{
  "module_name": "pfc-sh7734.c",
  "hash_id": "32a7ec378cf32fd3406f1c8d9948abe796f32f54d12aa39f9c4e928aaa3b1e74",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-sh7734.c",
  "human_readable_source": "\n \n#include <linux/kernel.h>\n#include <cpu/sh7734.h>\n\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_GP(fn, sfx)\t\t\t\t\t\t\\\n\tPORT_GP_32(0, fn, sfx),\t\t\t\t\t\t\\\n\tPORT_GP_32(1, fn, sfx),\t\t\t\t\t\t\\\n\tPORT_GP_32(2, fn, sfx),\t\t\t\t\t\t\\\n\tPORT_GP_32(3, fn, sfx),\t\t\t\t\t\t\\\n\tPORT_GP_32(4, fn, sfx),\t\t\t\t\t\t\\\n\tPORT_GP_12(5, fn, sfx)\n\n#undef _GP_DATA\n#define _GP_DATA(bank, pin, name, sfx, cfg)\t\t\t\t\\\n\tPINMUX_DATA(name##_DATA, name##_FN, name##_IN, name##_OUT)\n\n#define _GP_INOUTSEL(bank, pin, name, sfx, cfg)\tname##_IN, name##_OUT\n#define _GP_INDT(bank, pin, name, sfx, cfg)\tname##_DATA\n#define GP_INOUTSEL(bank)\tPORT_GP_32_REV(bank, _GP_INOUTSEL, unused)\n#define GP_INDT(bank)\t\tPORT_GP_32_REV(bank, _GP_INDT, unused)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),  \n\tPINMUX_DATA_END,\n\n\tPINMUX_INPUT_BEGIN,\n\tGP_ALL(IN),  \n\tPINMUX_INPUT_END,\n\n\tPINMUX_OUTPUT_BEGIN,\n\tGP_ALL(OUT),  \n\tPINMUX_OUTPUT_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),  \n\n\t \n\tFN_IP1_9_8, FN_IP1_11_10, FN_IP1_13_12, FN_IP1_15_14,\n\tFN_IP0_7_6, FN_IP0_9_8, FN_IP0_11_10, FN_IP0_13_12,\n\tFN_IP0_15_14, FN_IP0_17_16, FN_IP0_19_18, FN_IP0_21_20,\n\tFN_IP0_23_22, FN_IP0_25_24, FN_IP0_27_26, FN_IP0_29_28,\n\tFN_IP0_31_30, FN_IP1_1_0, FN_IP1_3_2, FN_IP1_5_4,\n\tFN_IP1_7_6, FN_IP11_28, FN_IP0_1_0, FN_IP0_3_2,\n\tFN_IP0_5_4, FN_IP1_17_16, FN_IP1_19_18, FN_IP1_22_20,\n\tFN_IP1_25_23, FN_IP1_28_26, FN_IP1_31_29, FN_IP2_2_0,\n\n\t \n\tFN_IP3_20, FN_IP3_29_27, FN_IP11_20_19, FN_IP11_22_21,\n\tFN_IP2_16_14, FN_IP2_19_17, FN_IP2_22_20, FN_IP2_24_23,\n\tFN_IP2_27_25, FN_IP2_30_28, FN_IP3_1_0, FN_CLKOUT,\n\tFN_BS, FN_CS0, FN_IP3_2, FN_EX_CS0,\n\tFN_IP3_5_3, FN_IP3_8_6, FN_IP3_11_9, FN_IP3_14_12,\n\tFN_IP3_17_15, FN_RD, FN_IP3_19_18, FN_WE0,\n\tFN_WE1, FN_IP2_4_3, FN_IP3_23_21, FN_IP3_26_24,\n\tFN_IP2_7_5, FN_IP2_10_8, FN_IP2_13_11, FN_IP11_25_23,\n\n\t \n\tFN_IP11_6_4, FN_IP11_9_7, FN_IP11_11_10, FN_IP4_2_0,\n\tFN_IP8_29_28, FN_IP11_27_26, FN_IP8_22_20, FN_IP8_25_23,\n\tFN_IP11_12, FN_IP8_27_26, FN_IP4_5_3, FN_IP4_8_6,\n\tFN_IP4_11_9, FN_IP4_14_12, FN_IP4_17_15, FN_IP4_19_18,\n\tFN_IP4_21_20, FN_IP4_23_22, FN_IP4_25_24, FN_IP4_27_26,\n\tFN_IP4_29_28, FN_IP4_31_30, FN_IP5_2_0, FN_IP5_5_3,\n\tFN_IP5_8_6, FN_IP5_11_9, FN_IP5_14_12, FN_IP5_17_15,\n\tFN_IP5_20_18, FN_IP5_22_21, FN_IP5_24_23, FN_IP5_26_25,\n\n\t \n\tFN_IP6_2_0, FN_IP6_5_3, FN_IP6_7_6, FN_IP6_9_8,\n\tFN_IP6_11_10, FN_IP6_13_12, FN_IP6_15_14, FN_IP6_17_16,\n\tFN_IP6_20_18, FN_IP6_23_21, FN_IP7_2_0, FN_IP7_5_3,\n\tFN_IP7_8_6, FN_IP7_11_9, FN_IP7_14_12, FN_IP7_17_15,\n\tFN_IP7_20_18, FN_IP7_23_21, FN_IP7_26_24, FN_IP7_28_27,\n\tFN_IP7_30_29, FN_IP8_1_0, FN_IP8_3_2, FN_IP8_5_4,\n\tFN_IP8_7_6, FN_IP8_9_8, FN_IP8_11_10, FN_IP8_13_12,\n\tFN_IP8_15_14, FN_IP8_17_16, FN_IP8_19_18, FN_IP9_1_0,\n\n\t \n\tFN_IP9_19_18, FN_IP9_21_20, FN_IP9_23_22, FN_IP9_25_24,\n\tFN_IP9_11_10, FN_IP9_13_12, FN_IP9_15_14, FN_IP9_17_16,\n\tFN_IP9_3_2, FN_IP9_5_4, FN_IP9_7_6, FN_IP9_9_8,\n\tFN_IP9_27_26, FN_IP9_29_28, FN_IP10_2_0, FN_IP10_5_3,\n\tFN_IP10_8_6, FN_IP10_11_9, FN_IP10_14_12, FN_IP10_15,\n\tFN_IP10_18_16, FN_IP10_21_19, FN_IP11_0, FN_IP11_1,\n\tFN_SCL0, FN_IP11_2, FN_PENC0, FN_IP11_15_13,  \n\tFN_USB_OVC0, FN_IP11_18_16,\n\tFN_IP10_22, FN_IP10_24_23,\n\n\t \n\tFN_IP10_25, FN_IP11_3, FN_IRQ2_B, FN_IRQ3_B,\n\tFN_IP10_27_26,  \n\tFN_IP10_29_28,  \n\n\t \n\tFN_A15, FN_ST0_VCO_CLKIN, FN_LCD_DATA15_A, FN_TIOC3D_C,\n\tFN_A14, FN_LCD_DATA14_A, FN_TIOC3C_C,\n\tFN_A13, FN_LCD_DATA13_A, FN_TIOC3B_C,\n\tFN_A12, FN_LCD_DATA12_A, FN_TIOC3A_C,\n\tFN_A11, FN_ST0_D7, FN_LCD_DATA11_A, FN_TIOC2B_C,\n\tFN_A10, FN_ST0_D6, FN_LCD_DATA10_A, FN_TIOC2A_C,\n\tFN_A9, FN_ST0_D5, FN_LCD_DATA9_A, FN_TIOC1B_C,\n\tFN_A8, FN_ST0_D4, FN_LCD_DATA8_A, FN_TIOC1A_C,\n\tFN_A7, FN_ST0_D3, FN_LCD_DATA7_A, FN_TIOC0D_C,\n\tFN_A6, FN_ST0_D2, FN_LCD_DATA6_A, FN_TIOC0C_C,\n\tFN_A5, FN_ST0_D1, FN_LCD_DATA5_A, FN_TIOC0B_C,\n\tFN_A4, FN_ST0_D0, FN_LCD_DATA4_A, FN_TIOC0A_C,\n\tFN_A3, FN_ST0_VLD, FN_LCD_DATA3_A, FN_TCLKD_C,\n\tFN_A2, FN_ST0_SYC, FN_LCD_DATA2_A, FN_TCLKC_C,\n\tFN_A1, FN_ST0_REQ, FN_LCD_DATA1_A, FN_TCLKB_C,\n\tFN_A0, FN_ST0_CLKIN, FN_LCD_DATA0_A, FN_TCLKA_C,\n\n\t \n\tFN_D3, FN_SD0_DAT3_A, FN_MMC_D3_A, FN_ST1_D6, FN_FD3_A,\n\tFN_D2, FN_SD0_DAT2_A, FN_MMC_D2_A, FN_ST1_D5, FN_FD2_A,\n\tFN_D1, FN_SD0_DAT1_A, FN_MMC_D1_A, FN_ST1_D4, FN_FD1_A,\n\tFN_D0, FN_SD0_DAT0_A, FN_MMC_D0_A, FN_ST1_D3, FN_FD0_A,\n\tFN_A25, FN_TX2_D, FN_ST1_D2,\n\tFN_A24, FN_RX2_D, FN_ST1_D1,\n\tFN_A23, FN_ST1_D0, FN_LCD_M_DISP_A,\n\tFN_A22, FN_ST1_VLD, FN_LCD_VEPWC_A,\n\tFN_A21, FN_ST1_SYC, FN_LCD_VCPWC_A,\n\tFN_A20, FN_ST1_REQ, FN_LCD_FLM_A,\n\tFN_A19, FN_ST1_CLKIN, FN_LCD_CLK_A,\tFN_TIOC4D_C,\n\tFN_A18, FN_ST1_PWM, FN_LCD_CL2_A, FN_TIOC4C_C,\n\tFN_A17, FN_ST1_VCO_CLKIN, FN_LCD_CL1_A,\tFN_TIOC4B_C,\n\tFN_A16, FN_ST0_PWM, FN_LCD_DON_A, FN_TIOC4A_C,\n\n\t \n\tFN_D14, FN_TX2_B, FN_FSE_A, FN_ET0_TX_CLK_B,\n\tFN_D13, FN_RX2_B, FN_FRB_A,\tFN_ET0_ETXD6_B,\n\tFN_D12, FN_FWE_A, FN_ET0_ETXD5_B,\n\tFN_D11, FN_RSPI_MISO_A, FN_QMI_QIO1_A, FN_FRE_A,\n\t\tFN_ET0_ETXD3_B,\n\tFN_D10, FN_RSPI_MOSI_A, FN_QMO_QIO0_A, FN_FALE_A,\n\t\tFN_ET0_ETXD2_B,\n\tFN_D9, FN_SD0_CMD_A, FN_MMC_CMD_A, FN_QIO3_A, FN_FCLE_A,\n\t\tFN_ET0_ETXD1_B,\n\tFN_D8, FN_SD0_CLK_A, FN_MMC_CLK_A, FN_QIO2_A, FN_FCE_A,\n\t\tFN_ET0_GTX_CLK_B,\n\tFN_D7, FN_RSPI_SSL_A, FN_MMC_D7_A, FN_QSSL_A, FN_FD7_A,\n\tFN_D6, FN_RSPI_RSPCK_A, FN_MMC_D6_A, FN_QSPCLK_A, FN_FD6_A,\n\tFN_D5, FN_SD0_WP_A, FN_MMC_D5_A, FN_FD5_A,\n\tFN_D4, FN_SD0_CD_A, FN_MMC_D4_A, FN_ST1_D7, FN_FD4_A,\n\n\t \n\tFN_DRACK0, FN_SD1_DAT2_A, FN_ATAG, FN_TCLK1_A, FN_ET0_ETXD7,\n\tFN_EX_WAIT2, FN_SD1_DAT1_A, FN_DACK2, FN_CAN1_RX_C,\n\t\tFN_ET0_MAGIC_C, FN_ET0_ETXD6_A,\n\tFN_EX_WAIT1, FN_SD1_DAT0_A, FN_DREQ2, FN_CAN1_TX_C,\n\t\tFN_ET0_LINK_C, FN_ET0_ETXD5_A,\n\tFN_EX_WAIT0, FN_TCLK1_B,\n\tFN_RD_WR, FN_TCLK0, FN_CAN_CLK_B, FN_ET0_ETXD4,\n\tFN_EX_CS5, FN_SD1_CMD_A, FN_ATADIR, FN_QSSL_B, FN_ET0_ETXD3_A,\n\tFN_EX_CS4, FN_SD1_WP_A, FN_ATAWR, FN_QMI_QIO1_B, FN_ET0_ETXD2_A,\n\tFN_EX_CS3, FN_SD1_CD_A, FN_ATARD, FN_QMO_QIO0_B, FN_ET0_ETXD1_A,\n\tFN_EX_CS2, FN_TX3_B, FN_ATACS1, FN_QSPCLK_B, FN_ET0_GTX_CLK_A,\n\tFN_EX_CS1, FN_RX3_B, FN_ATACS0, FN_QIO2_B, FN_ET0_ETXD0,\n\tFN_CS1_A26, FN_QIO3_B,\n\tFN_D15, FN_SCK2_B,\n\n\t \n\tFN_SCK2_A, FN_VI0_G3,\n\tFN_RTS1_B, FN_VI0_G2,\n\tFN_CTS1_B, FN_VI0_DATA7_VI0_G1,\n\tFN_TX1_B, FN_VI0_DATA6_VI0_G0, FN_ET0_PHY_INT_A,\n\tFN_RX1_B, FN_VI0_DATA5_VI0_B5, FN_ET0_MAGIC_A,\n\tFN_SCK1_B, FN_VI0_DATA4_VI0_B4, FN_ET0_LINK_A,\n\tFN_RTS0_B, FN_VI0_DATA3_VI0_B3, FN_ET0_MDIO_A,\n\tFN_CTS0_B, FN_VI0_DATA2_VI0_B2, FN_RMII0_MDIO_A, FN_ET0_MDC,\n\tFN_HTX0_A, FN_TX1_A, FN_VI0_DATA1_VI0_B1, FN_RMII0_MDC_A, FN_ET0_COL,\n\tFN_HRX0_A, FN_RX1_A, FN_VI0_DATA0_VI0_B0, FN_RMII0_CRS_DV_A, FN_ET0_CRS,\n\tFN_HSCK0_A, FN_SCK1_A, FN_VI0_VSYNC, FN_RMII0_RX_ER_A, FN_ET0_RX_ER,\n\tFN_HRTS0_A, FN_RTS1_A, FN_VI0_HSYNC, FN_RMII0_TXD_EN_A, FN_ET0_RX_DV,\n\tFN_HCTS0_A, FN_CTS1_A, FN_VI0_FIELD, FN_RMII0_RXD1_A, FN_ET0_ERXD7,\n\n\t \n\tFN_SD2_CLK_A, FN_RX2_A, FN_VI0_G4, FN_ET0_RX_CLK_B,\n\tFN_SD2_CMD_A, FN_TX2_A, FN_VI0_G5, FN_ET0_ERXD2_B,\n\tFN_SD2_DAT0_A, FN_RX3_A, FN_VI0_R0, FN_ET0_ERXD3_B,\n\tFN_SD2_DAT1_A, FN_TX3_A, FN_VI0_R1, FN_ET0_MDIO_B,\n\tFN_SD2_DAT2_A, FN_RX4_A, FN_VI0_R2, FN_ET0_LINK_B,\n\tFN_SD2_DAT3_A, FN_TX4_A, FN_VI0_R3, FN_ET0_MAGIC_B,\n\tFN_SD2_CD_A, FN_RX5_A, FN_VI0_R4, FN_ET0_PHY_INT_B,\n\tFN_SD2_WP_A, FN_TX5_A, FN_VI0_R5,\n\tFN_REF125CK, FN_ADTRG, FN_RX5_C,\n\tFN_REF50CK, FN_CTS1_E, FN_HCTS0_D,\n\n\t \n\tFN_DU0_DR0, FN_SCIF_CLK_B, FN_HRX0_D, FN_IETX_A, FN_TCLKA_A, FN_HIFD00,\n\tFN_DU0_DR1, FN_SCK0_B, FN_HTX0_D, FN_IERX_A, FN_TCLKB_A, FN_HIFD01,\n\tFN_DU0_DR2, FN_RX0_B, FN_TCLKC_A, FN_HIFD02,\n\tFN_DU0_DR3, FN_TX0_B, FN_TCLKD_A, FN_HIFD03,\n\tFN_DU0_DR4, FN_CTS0_C, FN_TIOC0A_A, FN_HIFD04,\n\tFN_DU0_DR5, FN_RTS0_C, FN_TIOC0B_A, FN_HIFD05,\n\tFN_DU0_DR6, FN_SCK1_C, FN_TIOC0C_A, FN_HIFD06,\n\tFN_DU0_DR7, FN_RX1_C, FN_TIOC0D_A, FN_HIFD07,\n\tFN_DU0_DG0, FN_TX1_C, FN_HSCK0_D, FN_IECLK_A, FN_TIOC1A_A, FN_HIFD08,\n\tFN_DU0_DG1, FN_CTS1_C, FN_HRTS0_D, FN_TIOC1B_A, FN_HIFD09,\n\n\t \n\tFN_DU0_DG2, FN_RTS1_C, FN_RMII0_MDC_B, FN_TIOC2A_A, FN_HIFD10,\n\tFN_DU0_DG3, FN_SCK2_C, FN_RMII0_MDIO_B, FN_TIOC2B_A, FN_HIFD11,\n\tFN_DU0_DG4, FN_RX2_C, FN_RMII0_CRS_DV_B, FN_TIOC3A_A, FN_HIFD12,\n\tFN_DU0_DG5, FN_TX2_C, FN_RMII0_RX_ER_B, FN_TIOC3B_A, FN_HIFD13,\n\tFN_DU0_DG6, FN_RX3_C, FN_RMII0_RXD0_B, FN_TIOC3C_A, FN_HIFD14,\n\tFN_DU0_DG7, FN_TX3_C, FN_RMII0_RXD1_B, FN_TIOC3D_A, FN_HIFD15,\n\tFN_DU0_DB0, FN_RX4_C, FN_RMII0_TXD_EN_B, FN_TIOC4A_A, FN_HIFCS,\n\tFN_DU0_DB1, FN_TX4_C, FN_RMII0_TXD0_B, FN_TIOC4B_A, FN_HIFRS,\n\tFN_DU0_DB2, FN_RX5_B, FN_RMII0_TXD1_B, FN_TIOC4C_A, FN_HIFWR,\n\tFN_DU0_DB3, FN_TX5_B, FN_TIOC4D_A, FN_HIFRD,\n\tFN_DU0_DB4, FN_HIFINT,\n\n\t \n\tFN_DU0_DB5, FN_HIFDREQ,\n\tFN_DU0_DB6, FN_HIFRDY,\n\tFN_DU0_DB7, FN_SSI_SCK0_B, FN_HIFEBL_B,\n\tFN_DU0_DOTCLKIN, FN_HSPI_CS0_C, FN_SSI_WS0_B,\n\tFN_DU0_DOTCLKOUT, FN_HSPI_CLK0_C, FN_SSI_SDATA0_B,\n\tFN_DU0_EXHSYNC_DU0_HSYNC, FN_HSPI_TX0_C, FN_SSI_SCK1_B,\n\tFN_DU0_EXVSYNC_DU0_VSYNC, FN_HSPI_RX0_C, FN_SSI_WS1_B,\n\tFN_DU0_EXODDF_DU0_ODDF, FN_CAN0_RX_B, FN_HSCK0_B, FN_SSI_SDATA1_B,\n\tFN_DU0_DISP, FN_CAN0_TX_B, FN_HRX0_B, FN_AUDIO_CLKA_B,\n\tFN_DU0_CDE, FN_HTX0_B, FN_AUDIO_CLKB_B, FN_LCD_VCPWC_B,\n\tFN_IRQ0_A, FN_HSPI_TX_B, FN_RX3_E, FN_ET0_ERXD0,\n\tFN_IRQ1_A, FN_HSPI_RX_B, FN_TX3_E, FN_ET0_ERXD1,\n\tFN_IRQ2_A, FN_CTS0_A, FN_HCTS0_B, FN_ET0_ERXD2_A,\n\tFN_IRQ3_A, FN_RTS0_A, FN_HRTS0_B, FN_ET0_ERXD3_A,\n\n\t \n\tFN_VI1_CLK_A, FN_FD0_B, FN_LCD_DATA0_B,\n\tFN_VI1_0_A, FN_FD1_B, FN_LCD_DATA1_B,\n\tFN_VI1_1_A, FN_FD2_B, FN_LCD_DATA2_B,\n\tFN_VI1_2_A, FN_FD3_B, FN_LCD_DATA3_B,\n\tFN_VI1_3_A, FN_FD4_B, FN_LCD_DATA4_B,\n\tFN_VI1_4_A, FN_FD5_B, FN_LCD_DATA5_B,\n\tFN_VI1_5_A, FN_FD6_B, FN_LCD_DATA6_B,\n\tFN_VI1_6_A, FN_FD7_B, FN_LCD_DATA7_B,\n\tFN_VI1_7_A, FN_FCE_B, FN_LCD_DATA8_B,\n\tFN_SSI_SCK0_A, FN_TIOC1A_B, FN_LCD_DATA9_B,\n\tFN_SSI_WS0_A, FN_TIOC1B_B, FN_LCD_DATA10_B,\n\tFN_SSI_SDATA0_A, FN_VI1_0_B, FN_TIOC2A_B, FN_LCD_DATA11_B,\n\tFN_SSI_SCK1_A, FN_VI1_1_B, FN_TIOC2B_B, FN_LCD_DATA12_B,\n\tFN_SSI_WS1_A, FN_VI1_2_B, FN_LCD_DATA13_B,\n\tFN_SSI_SDATA1_A, FN_VI1_3_B, FN_LCD_DATA14_B,\n\n\t \n\tFN_SSI_SCK23, FN_VI1_4_B, FN_RX1_D, FN_FCLE_B, FN_LCD_DATA15_B,\n\tFN_SSI_WS23, FN_VI1_5_B, FN_TX1_D, FN_HSCK0_C, FN_FALE_B, FN_LCD_DON_B,\n\tFN_SSI_SDATA2, FN_VI1_6_B, FN_HRX0_C, FN_FRE_B, FN_LCD_CL1_B,\n\tFN_SSI_SDATA3, FN_VI1_7_B, FN_HTX0_C, FN_FWE_B, FN_LCD_CL2_B,\n\tFN_AUDIO_CLKA_A, FN_VI1_CLK_B, FN_SCK1_D, FN_IECLK_B, FN_LCD_FLM_B,\n\tFN_AUDIO_CLKB_A, FN_LCD_CLK_B,\n\tFN_AUDIO_CLKC, FN_SCK1_E, FN_HCTS0_C, FN_FRB_B, FN_LCD_VEPWC_B,\n\tFN_AUDIO_CLKOUT, FN_TX1_E, FN_HRTS0_C, FN_FSE_B, FN_LCD_M_DISP_B,\n\tFN_CAN_CLK_A, FN_RX4_D,\n\tFN_CAN0_TX_A, FN_TX4_D, FN_MLB_CLK,\n\tFN_CAN1_RX_A, FN_IRQ1_B,\n\tFN_CAN0_RX_A, FN_IRQ0_B, FN_MLB_SIG,\n\tFN_CAN1_TX_A, FN_TX5_C, FN_MLB_DAT,\n\n\t \n\tFN_SCL1, FN_SCIF_CLK_C,\n\tFN_SDA1, FN_RX1_E,\n\tFN_SDA0, FN_HIFEBL_A,\n\tFN_SDSELF, FN_RTS1_E,\n\tFN_SCIF_CLK_A, FN_HSPI_CLK_A, FN_VI0_CLK, FN_RMII0_TXD0_A, FN_ET0_ERXD4,\n\tFN_SCK0_A, FN_HSPI_CS_A, FN_VI0_CLKENB, FN_RMII0_TXD1_A, FN_ET0_ERXD5,\n\tFN_RX0_A, FN_HSPI_RX_A, FN_RMII0_RXD0_A, FN_ET0_ERXD6,\n\tFN_TX0_A, FN_HSPI_TX_A,\n\tFN_PENC1, FN_TX3_D, FN_CAN1_TX_B, FN_TX5_D, FN_IETX_B,\n\tFN_USB_OVC1, FN_RX3_D, FN_CAN1_RX_B, FN_RX5_D, FN_IERX_B,\n\tFN_DREQ0, FN_SD1_CLK_A, FN_ET0_TX_EN,\n\tFN_DACK0, FN_SD1_DAT3_A, FN_ET0_TX_ER,\n\tFN_DREQ1, FN_HSPI_CLK_B, FN_RX4_B, FN_ET0_PHY_INT_C, FN_ET0_TX_CLK_A,\n\tFN_DACK1, FN_HSPI_CS_B, FN_TX4_B, FN_ET0_RX_CLK_A,\n\tFN_PRESETOUT, FN_ST_CLKOUT,\n\n\t \n\tFN_SEL_IEBUS_0, FN_SEL_IEBUS_1,\n\tFN_SEL_RQSPI_0, FN_SEL_RQSPI_1,\n\tFN_SEL_VIN1_0, FN_SEL_VIN1_1,\n\tFN_SEL_HIF_0, FN_SEL_HIF_1,\n\tFN_SEL_RSPI_0, FN_SEL_RSPI_1,\n\tFN_SEL_LCDC_0, FN_SEL_LCDC_1,\n\tFN_SEL_ET0_CTL_0, FN_SEL_ET0_CTL_1, FN_SEL_ET0_CTL_2,\n\tFN_SEL_ET0_0, FN_SEL_ET0_1,\n\tFN_SEL_RMII_0, FN_SEL_RMII_1,\n\tFN_SEL_TMU_0, FN_SEL_TMU_1,\n\tFN_SEL_HSPI_0, FN_SEL_HSPI_1, FN_SEL_HSPI_2,\n\tFN_SEL_HSCIF_0, FN_SEL_HSCIF_1, FN_SEL_HSCIF_2, FN_SEL_HSCIF_3,\n\tFN_SEL_RCAN_CLK_0, FN_SEL_RCAN_CLK_1,\n\tFN_SEL_RCAN1_0, FN_SEL_RCAN1_1, FN_SEL_RCAN1_2,\n\tFN_SEL_RCAN0_0, FN_SEL_RCAN0_1,\n\tFN_SEL_SDHI2_0, FN_SEL_SDHI2_1,\n\tFN_SEL_SDHI1_0, FN_SEL_SDHI1_1,\n\tFN_SEL_SDHI0_0, FN_SEL_SDHI0_1,\n\tFN_SEL_SSI1_0, FN_SEL_SSI1_1,\n\tFN_SEL_SSI0_0, FN_SEL_SSI0_1,\n\tFN_SEL_AUDIO_CLKB_0, FN_SEL_AUDIO_CLKB_1,\n\tFN_SEL_AUDIO_CLKA_0, FN_SEL_AUDIO_CLKA_1,\n\tFN_SEL_FLCTL_0, FN_SEL_FLCTL_1,\n\tFN_SEL_MMC_0, FN_SEL_MMC_1,\n\tFN_SEL_INTC_0, FN_SEL_INTC_1,\n\n\t \n\tFN_SEL_MTU2_CLK_0, FN_SEL_MTU2_CLK_1,\n\tFN_SEL_MTU2_CH4_0, FN_SEL_MTU2_CH4_1,\n\tFN_SEL_MTU2_CH3_0, FN_SEL_MTU2_CH3_1,\n\tFN_SEL_MTU2_CH2_0, FN_SEL_MTU2_CH2_1, FN_SEL_MTU2_CH2_2,\n\tFN_SEL_MTU2_CH1_0, FN_SEL_MTU2_CH1_1, FN_SEL_MTU2_CH1_2,\n\tFN_SEL_MTU2_CH0_0, FN_SEL_MTU2_CH0_1,\n\tFN_SEL_SCIF5_0, FN_SEL_SCIF5_1,\n\tFN_SEL_SCIF5_2, FN_SEL_SCIF5_3,\n\tFN_SEL_SCIF4_0, FN_SEL_SCIF4_1,\n\tFN_SEL_SCIF4_2, FN_SEL_SCIF4_3,\n\tFN_SEL_SCIF3_0, FN_SEL_SCIF3_1, FN_SEL_SCIF3_2,\n\t\tFN_SEL_SCIF3_3, FN_SEL_SCIF3_4,\n\tFN_SEL_SCIF2_0, FN_SEL_SCIF2_1, FN_SEL_SCIF2_2,\n\t\tFN_SEL_SCIF2_3,\n\tFN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2,\n\t\tFN_SEL_SCIF1_3, FN_SEL_SCIF1_4,\n\tFN_SEL_SCIF0_0, FN_SEL_SCIF0_1, FN_SEL_SCIF0_2,\n\tFN_SEL_SCIF_CLK_0, FN_SEL_SCIF_CLK_1, FN_SEL_SCIF_CLK_2,\n\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\n\tCLKOUT_MARK, BS_MARK, CS0_MARK, EX_CS0_MARK, RD_MARK,\n\tWE0_MARK, WE1_MARK,\n\n\tSCL0_MARK, PENC0_MARK, USB_OVC0_MARK,\n\n\tIRQ2_B_MARK, IRQ3_B_MARK,\n\n\t \n\tA15_MARK, ST0_VCO_CLKIN_MARK, LCD_DATA15_A_MARK, TIOC3D_C_MARK,\n\tA14_MARK, LCD_DATA14_A_MARK, TIOC3C_C_MARK,\n\tA13_MARK, LCD_DATA13_A_MARK, TIOC3B_C_MARK,\n\tA12_MARK, LCD_DATA12_A_MARK, TIOC3A_C_MARK,\n\tA11_MARK, ST0_D7_MARK, LCD_DATA11_A_MARK, TIOC2B_C_MARK,\n\tA10_MARK, ST0_D6_MARK, LCD_DATA10_A_MARK, TIOC2A_C_MARK,\n\tA9_MARK, ST0_D5_MARK, LCD_DATA9_A_MARK, TIOC1B_C_MARK,\n\tA8_MARK, ST0_D4_MARK, LCD_DATA8_A_MARK, TIOC1A_C_MARK,\n\tA7_MARK, ST0_D3_MARK, LCD_DATA7_A_MARK, TIOC0D_C_MARK,\n\tA6_MARK, ST0_D2_MARK, LCD_DATA6_A_MARK, TIOC0C_C_MARK,\n\tA5_MARK, ST0_D1_MARK, LCD_DATA5_A_MARK, TIOC0B_C_MARK,\n\tA4_MARK, ST0_D0_MARK, LCD_DATA4_A_MARK, TIOC0A_C_MARK,\n\tA3_MARK, ST0_VLD_MARK, LCD_DATA3_A_MARK, TCLKD_C_MARK,\n\tA2_MARK, ST0_SYC_MARK, LCD_DATA2_A_MARK, TCLKC_C_MARK,\n\tA1_MARK, ST0_REQ_MARK, LCD_DATA1_A_MARK, TCLKB_C_MARK,\n\tA0_MARK, ST0_CLKIN_MARK, LCD_DATA0_A_MARK, TCLKA_C_MARK,\n\n\t \n\tD3_MARK, SD0_DAT3_A_MARK, MMC_D3_A_MARK, ST1_D6_MARK, FD3_A_MARK,\n\tD2_MARK, SD0_DAT2_A_MARK, MMC_D2_A_MARK, ST1_D5_MARK, FD2_A_MARK,\n\tD1_MARK, SD0_DAT1_A_MARK, MMC_D1_A_MARK, ST1_D4_MARK, FD1_A_MARK,\n\tD0_MARK, SD0_DAT0_A_MARK, MMC_D0_A_MARK, ST1_D3_MARK, FD0_A_MARK,\n\tA25_MARK, TX2_D_MARK, ST1_D2_MARK,\n\tA24_MARK, RX2_D_MARK, ST1_D1_MARK,\n\tA23_MARK, ST1_D0_MARK, LCD_M_DISP_A_MARK,\n\tA22_MARK, ST1_VLD_MARK, LCD_VEPWC_A_MARK,\n\tA21_MARK, ST1_SYC_MARK, LCD_VCPWC_A_MARK,\n\tA20_MARK, ST1_REQ_MARK, LCD_FLM_A_MARK,\n\tA19_MARK, ST1_CLKIN_MARK, LCD_CLK_A_MARK,\tTIOC4D_C_MARK,\n\tA18_MARK, ST1_PWM_MARK, LCD_CL2_A_MARK, TIOC4C_C_MARK,\n\tA17_MARK, ST1_VCO_CLKIN_MARK, LCD_CL1_A_MARK, TIOC4B_C_MARK,\n\tA16_MARK, ST0_PWM_MARK, LCD_DON_A_MARK, TIOC4A_C_MARK,\n\n\t \n\tD14_MARK, TX2_B_MARK, FSE_A_MARK, ET0_TX_CLK_B_MARK,\n\tD13_MARK, RX2_B_MARK, FRB_A_MARK, ET0_ETXD6_B_MARK,\n\tD12_MARK, FWE_A_MARK, ET0_ETXD5_B_MARK,\n\tD11_MARK, RSPI_MISO_A_MARK, QMI_QIO1_A_MARK, FRE_A_MARK,\n\t\tET0_ETXD3_B_MARK,\n\tD10_MARK, RSPI_MOSI_A_MARK, QMO_QIO0_A_MARK, FALE_A_MARK,\n\t\tET0_ETXD2_B_MARK,\n\tD9_MARK, SD0_CMD_A_MARK, MMC_CMD_A_MARK, QIO3_A_MARK,\n\t\tFCLE_A_MARK, ET0_ETXD1_B_MARK,\n\tD8_MARK, SD0_CLK_A_MARK, MMC_CLK_A_MARK, QIO2_A_MARK,\n\t\tFCE_A_MARK, ET0_GTX_CLK_B_MARK,\n\tD7_MARK, RSPI_SSL_A_MARK, MMC_D7_A_MARK, QSSL_A_MARK,\n\t\tFD7_A_MARK,\n\tD6_MARK, RSPI_RSPCK_A_MARK, MMC_D6_A_MARK, QSPCLK_A_MARK,\n\t\tFD6_A_MARK,\n\tD5_MARK, SD0_WP_A_MARK, MMC_D5_A_MARK, FD5_A_MARK,\n\tD4_MARK, SD0_CD_A_MARK, MMC_D4_A_MARK, ST1_D7_MARK,\n\t\tFD4_A_MARK,\n\n\t \n\tDRACK0_MARK, SD1_DAT2_A_MARK, ATAG_MARK, TCLK1_A_MARK, ET0_ETXD7_MARK,\n\tEX_WAIT2_MARK, SD1_DAT1_A_MARK, DACK2_MARK, CAN1_RX_C_MARK,\n\t\tET0_MAGIC_C_MARK, ET0_ETXD6_A_MARK,\n\tEX_WAIT1_MARK, SD1_DAT0_A_MARK, DREQ2_MARK, CAN1_TX_C_MARK,\n\t\tET0_LINK_C_MARK, ET0_ETXD5_A_MARK,\n\tEX_WAIT0_MARK, TCLK1_B_MARK,\n\tRD_WR_MARK, TCLK0_MARK, CAN_CLK_B_MARK, ET0_ETXD4_MARK,\n\tEX_CS5_MARK, SD1_CMD_A_MARK, ATADIR_MARK, QSSL_B_MARK,\n\t\tET0_ETXD3_A_MARK,\n\tEX_CS4_MARK, SD1_WP_A_MARK, ATAWR_MARK, QMI_QIO1_B_MARK,\n\t\tET0_ETXD2_A_MARK,\n\tEX_CS3_MARK, SD1_CD_A_MARK, ATARD_MARK, QMO_QIO0_B_MARK,\n\t\tET0_ETXD1_A_MARK,\n\tEX_CS2_MARK, TX3_B_MARK, ATACS1_MARK, QSPCLK_B_MARK,\n\t\tET0_GTX_CLK_A_MARK,\n\tEX_CS1_MARK, RX3_B_MARK, ATACS0_MARK, QIO2_B_MARK,\n\t\tET0_ETXD0_MARK,\n\tCS1_A26_MARK, QIO3_B_MARK,\n\tD15_MARK, SCK2_B_MARK,\n\n\t \n\tSCK2_A_MARK, VI0_G3_MARK,\n\tRTS1_B_MARK, VI0_G2_MARK,\n\tCTS1_B_MARK, VI0_DATA7_VI0_G1_MARK,\n\tTX1_B_MARK, VI0_DATA6_VI0_G0_MARK, ET0_PHY_INT_A_MARK,\n\tRX1_B_MARK, VI0_DATA5_VI0_B5_MARK, ET0_MAGIC_A_MARK,\n\tSCK1_B_MARK, VI0_DATA4_VI0_B4_MARK, ET0_LINK_A_MARK,\n\tRTS0_B_MARK, VI0_DATA3_VI0_B3_MARK, ET0_MDIO_A_MARK,\n\tCTS0_B_MARK, VI0_DATA2_VI0_B2_MARK, RMII0_MDIO_A_MARK,\n\t\tET0_MDC_MARK,\n\tHTX0_A_MARK, TX1_A_MARK, VI0_DATA1_VI0_B1_MARK,\n\t\tRMII0_MDC_A_MARK, ET0_COL_MARK,\n\tHRX0_A_MARK, RX1_A_MARK, VI0_DATA0_VI0_B0_MARK,\n\t\tRMII0_CRS_DV_A_MARK, ET0_CRS_MARK,\n\tHSCK0_A_MARK, SCK1_A_MARK, VI0_VSYNC_MARK,\n\t\tRMII0_RX_ER_A_MARK, ET0_RX_ER_MARK,\n\tHRTS0_A_MARK, RTS1_A_MARK, VI0_HSYNC_MARK,\n\t\tRMII0_TXD_EN_A_MARK, ET0_RX_DV_MARK,\n\tHCTS0_A_MARK, CTS1_A_MARK, VI0_FIELD_MARK,\n\t\tRMII0_RXD1_A_MARK, ET0_ERXD7_MARK,\n\n\t \n\tSD2_CLK_A_MARK, RX2_A_MARK, VI0_G4_MARK, ET0_RX_CLK_B_MARK,\n\tSD2_CMD_A_MARK, TX2_A_MARK, VI0_G5_MARK, ET0_ERXD2_B_MARK,\n\tSD2_DAT0_A_MARK, RX3_A_MARK, VI0_R0_MARK, ET0_ERXD3_B_MARK,\n\tSD2_DAT1_A_MARK, TX3_A_MARK, VI0_R1_MARK, ET0_MDIO_B_MARK,\n\tSD2_DAT2_A_MARK, RX4_A_MARK, VI0_R2_MARK, ET0_LINK_B_MARK,\n\tSD2_DAT3_A_MARK, TX4_A_MARK, VI0_R3_MARK, ET0_MAGIC_B_MARK,\n\tSD2_CD_A_MARK, RX5_A_MARK, VI0_R4_MARK, ET0_PHY_INT_B_MARK,\n\tSD2_WP_A_MARK, TX5_A_MARK, VI0_R5_MARK,\n\tREF125CK_MARK, ADTRG_MARK, RX5_C_MARK,\n\tREF50CK_MARK, CTS1_E_MARK, HCTS0_D_MARK,\n\n\t \n\tDU0_DR0_MARK, SCIF_CLK_B_MARK, HRX0_D_MARK, IETX_A_MARK,\n\t\tTCLKA_A_MARK, HIFD00_MARK,\n\tDU0_DR1_MARK, SCK0_B_MARK, HTX0_D_MARK, IERX_A_MARK,\n\t\tTCLKB_A_MARK, HIFD01_MARK,\n\tDU0_DR2_MARK, RX0_B_MARK, TCLKC_A_MARK, HIFD02_MARK,\n\tDU0_DR3_MARK, TX0_B_MARK, TCLKD_A_MARK, HIFD03_MARK,\n\tDU0_DR4_MARK, CTS0_C_MARK, TIOC0A_A_MARK, HIFD04_MARK,\n\tDU0_DR5_MARK, RTS0_C_MARK, TIOC0B_A_MARK, HIFD05_MARK,\n\tDU0_DR6_MARK, SCK1_C_MARK, TIOC0C_A_MARK, HIFD06_MARK,\n\tDU0_DR7_MARK, RX1_C_MARK, TIOC0D_A_MARK, HIFD07_MARK,\n\tDU0_DG0_MARK, TX1_C_MARK, HSCK0_D_MARK, IECLK_A_MARK,\n\t\tTIOC1A_A_MARK, HIFD08_MARK,\n\tDU0_DG1_MARK, CTS1_C_MARK, HRTS0_D_MARK, TIOC1B_A_MARK,\n\t\tHIFD09_MARK,\n\n\t \n\tDU0_DG2_MARK, RTS1_C_MARK, RMII0_MDC_B_MARK, TIOC2A_A_MARK,\n\t\tHIFD10_MARK,\n\tDU0_DG3_MARK, SCK2_C_MARK, RMII0_MDIO_B_MARK, TIOC2B_A_MARK,\n\t\tHIFD11_MARK,\n\tDU0_DG4_MARK, RX2_C_MARK, RMII0_CRS_DV_B_MARK, TIOC3A_A_MARK,\n\t\tHIFD12_MARK,\n\tDU0_DG5_MARK, TX2_C_MARK, RMII0_RX_ER_B_MARK, TIOC3B_A_MARK,\n\t\tHIFD13_MARK,\n\tDU0_DG6_MARK, RX3_C_MARK, RMII0_RXD0_B_MARK, TIOC3C_A_MARK,\n\t\tHIFD14_MARK,\n\tDU0_DG7_MARK, TX3_C_MARK, RMII0_RXD1_B_MARK, TIOC3D_A_MARK,\n\t\tHIFD15_MARK,\n\tDU0_DB0_MARK, RX4_C_MARK, RMII0_TXD_EN_B_MARK, TIOC4A_A_MARK,\n\t\tHIFCS_MARK,\n\tDU0_DB1_MARK, TX4_C_MARK, RMII0_TXD0_B_MARK, TIOC4B_A_MARK,\n\t\tHIFRS_MARK,\n\tDU0_DB2_MARK, RX5_B_MARK, RMII0_TXD1_B_MARK, TIOC4C_A_MARK,\n\t\tHIFWR_MARK,\n\tDU0_DB3_MARK, TX5_B_MARK, TIOC4D_A_MARK, HIFRD_MARK,\n\tDU0_DB4_MARK, HIFINT_MARK,\n\n\t \n\tDU0_DB5_MARK, HIFDREQ_MARK,\n\tDU0_DB6_MARK, HIFRDY_MARK,\n\tDU0_DB7_MARK, SSI_SCK0_B_MARK, HIFEBL_B_MARK,\n\tDU0_DOTCLKIN_MARK, HSPI_CS0_C_MARK, SSI_WS0_B_MARK,\n\tDU0_DOTCLKOUT_MARK, HSPI_CLK0_C_MARK, SSI_SDATA0_B_MARK,\n\tDU0_EXHSYNC_DU0_HSYNC_MARK, HSPI_TX0_C_MARK, SSI_SCK1_B_MARK,\n\tDU0_EXVSYNC_DU0_VSYNC_MARK, HSPI_RX0_C_MARK, SSI_WS1_B_MARK,\n\tDU0_EXODDF_DU0_ODDF_MARK, CAN0_RX_B_MARK, HSCK0_B_MARK,\n\t\tSSI_SDATA1_B_MARK,\n\tDU0_DISP_MARK, CAN0_TX_B_MARK, HRX0_B_MARK, AUDIO_CLKA_B_MARK,\n\tDU0_CDE_MARK, HTX0_B_MARK, AUDIO_CLKB_B_MARK, LCD_VCPWC_B_MARK,\n\tIRQ0_A_MARK, HSPI_TX_B_MARK, RX3_E_MARK, ET0_ERXD0_MARK,\n\tIRQ1_A_MARK, HSPI_RX_B_MARK, TX3_E_MARK, ET0_ERXD1_MARK,\n\tIRQ2_A_MARK, CTS0_A_MARK, HCTS0_B_MARK, ET0_ERXD2_A_MARK,\n\tIRQ3_A_MARK, RTS0_A_MARK, HRTS0_B_MARK, ET0_ERXD3_A_MARK,\n\n\t \n\tVI1_CLK_A_MARK, FD0_B_MARK, LCD_DATA0_B_MARK,\n\tVI1_0_A_MARK, FD1_B_MARK, LCD_DATA1_B_MARK,\n\tVI1_1_A_MARK, FD2_B_MARK, LCD_DATA2_B_MARK,\n\tVI1_2_A_MARK, FD3_B_MARK, LCD_DATA3_B_MARK,\n\tVI1_3_A_MARK, FD4_B_MARK, LCD_DATA4_B_MARK,\n\tVI1_4_A_MARK, FD5_B_MARK, LCD_DATA5_B_MARK,\n\tVI1_5_A_MARK, FD6_B_MARK, LCD_DATA6_B_MARK,\n\tVI1_6_A_MARK, FD7_B_MARK, LCD_DATA7_B_MARK,\n\tVI1_7_A_MARK, FCE_B_MARK, LCD_DATA8_B_MARK,\n\tSSI_SCK0_A_MARK, TIOC1A_B_MARK, LCD_DATA9_B_MARK,\n\tSSI_WS0_A_MARK, TIOC1B_B_MARK, LCD_DATA10_B_MARK,\n\tSSI_SDATA0_A_MARK, VI1_0_B_MARK, TIOC2A_B_MARK, LCD_DATA11_B_MARK,\n\tSSI_SCK1_A_MARK, VI1_1_B_MARK, TIOC2B_B_MARK, LCD_DATA12_B_MARK,\n\tSSI_WS1_A_MARK, VI1_2_B_MARK, LCD_DATA13_B_MARK,\n\tSSI_SDATA1_A_MARK, VI1_3_B_MARK, LCD_DATA14_B_MARK,\n\n\t \n\tSSI_SCK23_MARK, VI1_4_B_MARK, RX1_D_MARK, FCLE_B_MARK,\n\t\tLCD_DATA15_B_MARK,\n\tSSI_WS23_MARK, VI1_5_B_MARK, TX1_D_MARK, HSCK0_C_MARK,\n\t\tFALE_B_MARK, LCD_DON_B_MARK,\n\tSSI_SDATA2_MARK, VI1_6_B_MARK, HRX0_C_MARK, FRE_B_MARK,\n\t\tLCD_CL1_B_MARK,\n\tSSI_SDATA3_MARK, VI1_7_B_MARK, HTX0_C_MARK, FWE_B_MARK,\n\t\tLCD_CL2_B_MARK,\n\tAUDIO_CLKA_A_MARK, VI1_CLK_B_MARK, SCK1_D_MARK, IECLK_B_MARK,\n\t\tLCD_FLM_B_MARK,\n\tAUDIO_CLKB_A_MARK, LCD_CLK_B_MARK,\n\tAUDIO_CLKC_MARK, SCK1_E_MARK, HCTS0_C_MARK, FRB_B_MARK,\n\t\tLCD_VEPWC_B_MARK,\n\tAUDIO_CLKOUT_MARK, TX1_E_MARK, HRTS0_C_MARK, FSE_B_MARK,\n\t\tLCD_M_DISP_B_MARK,\n\tCAN_CLK_A_MARK, RX4_D_MARK,\n\tCAN0_TX_A_MARK, TX4_D_MARK, MLB_CLK_MARK,\n\tCAN1_RX_A_MARK, IRQ1_B_MARK,\n\tCAN0_RX_A_MARK, IRQ0_B_MARK, MLB_SIG_MARK,\n\tCAN1_TX_A_MARK, TX5_C_MARK, MLB_DAT_MARK,\n\n\t \n\tSCL1_MARK, SCIF_CLK_C_MARK,\n\tSDA1_MARK, RX1_E_MARK,\n\tSDA0_MARK, HIFEBL_A_MARK,\n\tSDSELF_MARK, RTS1_E_MARK,\n\tSCIF_CLK_A_MARK, HSPI_CLK_A_MARK, VI0_CLK_MARK, RMII0_TXD0_A_MARK,\n\t\tET0_ERXD4_MARK,\n\tSCK0_A_MARK, HSPI_CS_A_MARK, VI0_CLKENB_MARK, RMII0_TXD1_A_MARK,\n\t\tET0_ERXD5_MARK,\n\tRX0_A_MARK, HSPI_RX_A_MARK, RMII0_RXD0_A_MARK, ET0_ERXD6_MARK,\n\tTX0_A_MARK, HSPI_TX_A_MARK,\n\tPENC1_MARK, TX3_D_MARK, CAN1_TX_B_MARK, TX5_D_MARK,\n\t\tIETX_B_MARK,\n\tUSB_OVC1_MARK, RX3_D_MARK, CAN1_RX_B_MARK, RX5_D_MARK,\n\t\tIERX_B_MARK,\n\tDREQ0_MARK, SD1_CLK_A_MARK, ET0_TX_EN_MARK,\n\tDACK0_MARK, SD1_DAT3_A_MARK, ET0_TX_ER_MARK,\n\tDREQ1_MARK, HSPI_CLK_B_MARK, RX4_B_MARK, ET0_PHY_INT_C_MARK,\n\t\tET0_TX_CLK_A_MARK,\n\tDACK1_MARK, HSPI_CS_B_MARK, TX4_B_MARK, ET0_RX_CLK_A_MARK,\n\tPRESETOUT_MARK, ST_CLKOUT_MARK,\n\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),  \n\n\tPINMUX_SINGLE(CLKOUT),\n\tPINMUX_SINGLE(BS),\n\tPINMUX_SINGLE(CS0),\n\tPINMUX_SINGLE(EX_CS0),\n\tPINMUX_SINGLE(RD),\n\tPINMUX_SINGLE(WE0),\n\tPINMUX_SINGLE(WE1),\n\tPINMUX_SINGLE(SCL0),\n\tPINMUX_SINGLE(PENC0),\n\tPINMUX_SINGLE(USB_OVC0),\n\tPINMUX_SINGLE(IRQ2_B),\n\tPINMUX_SINGLE(IRQ3_B),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0_1_0, A0),\n\tPINMUX_IPSR_GPSR(IP0_1_0, ST0_CLKIN),\n\tPINMUX_IPSR_MSEL(IP0_1_0, LCD_DATA0_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_1_0, TCLKA_C, SEL_MTU2_CLK_1),\n\n\tPINMUX_IPSR_GPSR(IP0_3_2, A1),\n\tPINMUX_IPSR_GPSR(IP0_3_2, ST0_REQ),\n\tPINMUX_IPSR_MSEL(IP0_3_2, LCD_DATA1_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_3_2, TCLKB_C, SEL_MTU2_CLK_1),\n\n\tPINMUX_IPSR_GPSR(IP0_5_4, A2),\n\tPINMUX_IPSR_GPSR(IP0_5_4, ST0_SYC),\n\tPINMUX_IPSR_MSEL(IP0_5_4, LCD_DATA2_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_5_4, TCLKC_C, SEL_MTU2_CLK_1),\n\n\tPINMUX_IPSR_GPSR(IP0_7_6, A3),\n\tPINMUX_IPSR_GPSR(IP0_7_6, ST0_VLD),\n\tPINMUX_IPSR_MSEL(IP0_7_6, LCD_DATA3_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_7_6, TCLKD_C, SEL_MTU2_CLK_1),\n\n\tPINMUX_IPSR_GPSR(IP0_9_8, A4),\n\tPINMUX_IPSR_GPSR(IP0_9_8, ST0_D0),\n\tPINMUX_IPSR_MSEL(IP0_9_8, LCD_DATA4_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_9_8, TIOC0A_C, SEL_MTU2_CH0_1),\n\n\tPINMUX_IPSR_GPSR(IP0_11_10, A5),\n\tPINMUX_IPSR_GPSR(IP0_11_10, ST0_D1),\n\tPINMUX_IPSR_MSEL(IP0_11_10, LCD_DATA5_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_11_10, TIOC0B_C, SEL_MTU2_CH0_1),\n\n\tPINMUX_IPSR_GPSR(IP0_13_12, A6),\n\tPINMUX_IPSR_GPSR(IP0_13_12, ST0_D2),\n\tPINMUX_IPSR_MSEL(IP0_13_12, LCD_DATA6_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_13_12, TIOC0C_C, SEL_MTU2_CH0_1),\n\n\tPINMUX_IPSR_GPSR(IP0_15_14, A7),\n\tPINMUX_IPSR_GPSR(IP0_15_14, ST0_D3),\n\tPINMUX_IPSR_MSEL(IP0_15_14, LCD_DATA7_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_15_14, TIOC0D_C, SEL_MTU2_CH0_1),\n\n\tPINMUX_IPSR_GPSR(IP0_17_16, A8),\n\tPINMUX_IPSR_GPSR(IP0_17_16, ST0_D4),\n\tPINMUX_IPSR_MSEL(IP0_17_16, LCD_DATA8_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_17_16, TIOC1A_C, SEL_MTU2_CH1_2),\n\n\tPINMUX_IPSR_GPSR(IP0_19_18, A9),\n\tPINMUX_IPSR_GPSR(IP0_19_18, ST0_D5),\n\tPINMUX_IPSR_MSEL(IP0_19_18, LCD_DATA9_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_19_18, TIOC1B_C, SEL_MTU2_CH1_2),\n\n\tPINMUX_IPSR_GPSR(IP0_21_20, A10),\n\tPINMUX_IPSR_GPSR(IP0_21_20, ST0_D6),\n\tPINMUX_IPSR_MSEL(IP0_21_20, LCD_DATA10_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_21_20, TIOC2A_C, SEL_MTU2_CH2_2),\n\n\tPINMUX_IPSR_GPSR(IP0_23_22, A11),\n\tPINMUX_IPSR_GPSR(IP0_23_22, ST0_D7),\n\tPINMUX_IPSR_MSEL(IP0_23_22, LCD_DATA11_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_23_22, TIOC2B_C, SEL_MTU2_CH2_2),\n\n\tPINMUX_IPSR_GPSR(IP0_25_24, A12),\n\tPINMUX_IPSR_MSEL(IP0_25_24, LCD_DATA12_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_25_24, TIOC3A_C, SEL_MTU2_CH3_1),\n\n\tPINMUX_IPSR_GPSR(IP0_27_26, A13),\n\tPINMUX_IPSR_MSEL(IP0_27_26, LCD_DATA13_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_27_26, TIOC3B_C, SEL_MTU2_CH3_1),\n\n\tPINMUX_IPSR_GPSR(IP0_29_28, A14),\n\tPINMUX_IPSR_MSEL(IP0_29_28, LCD_DATA14_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_29_28, TIOC3C_C, SEL_MTU2_CH3_1),\n\n\tPINMUX_IPSR_GPSR(IP0_31_30, A15),\n\tPINMUX_IPSR_GPSR(IP0_31_30, ST0_VCO_CLKIN),\n\tPINMUX_IPSR_MSEL(IP0_31_30, LCD_DATA15_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP0_31_30, TIOC3D_C, SEL_MTU2_CH3_1),\n\n\n\t \n\tPINMUX_IPSR_GPSR(IP1_1_0, A16),\n\tPINMUX_IPSR_GPSR(IP1_1_0, ST0_PWM),\n\tPINMUX_IPSR_MSEL(IP1_1_0, LCD_DON_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP1_1_0, TIOC4A_C, SEL_MTU2_CH4_1),\n\n\tPINMUX_IPSR_GPSR(IP1_3_2, A17),\n\tPINMUX_IPSR_GPSR(IP1_3_2, ST1_VCO_CLKIN),\n\tPINMUX_IPSR_MSEL(IP1_3_2, LCD_CL1_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP1_3_2, TIOC4B_C, SEL_MTU2_CH4_1),\n\n\tPINMUX_IPSR_GPSR(IP1_5_4, A18),\n\tPINMUX_IPSR_GPSR(IP1_5_4, ST1_PWM),\n\tPINMUX_IPSR_MSEL(IP1_5_4, LCD_CL2_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP1_5_4, TIOC4C_C, SEL_MTU2_CH4_1),\n\n\tPINMUX_IPSR_GPSR(IP1_7_6, A19),\n\tPINMUX_IPSR_GPSR(IP1_7_6, ST1_CLKIN),\n\tPINMUX_IPSR_MSEL(IP1_7_6, LCD_CLK_A, SEL_LCDC_0),\n\tPINMUX_IPSR_MSEL(IP1_7_6, TIOC4D_C, SEL_MTU2_CH4_1),\n\n\tPINMUX_IPSR_GPSR(IP1_9_8, A20),\n\tPINMUX_IPSR_GPSR(IP1_9_8, ST1_REQ),\n\tPINMUX_IPSR_MSEL(IP1_9_8, LCD_FLM_A, SEL_LCDC_0),\n\n\tPINMUX_IPSR_GPSR(IP1_11_10, A21),\n\tPINMUX_IPSR_GPSR(IP1_11_10, ST1_SYC),\n\tPINMUX_IPSR_MSEL(IP1_11_10, LCD_VCPWC_A, SEL_LCDC_0),\n\n\tPINMUX_IPSR_GPSR(IP1_13_12, A22),\n\tPINMUX_IPSR_GPSR(IP1_13_12, ST1_VLD),\n\tPINMUX_IPSR_MSEL(IP1_13_12, LCD_VEPWC_A, SEL_LCDC_0),\n\n\tPINMUX_IPSR_GPSR(IP1_15_14, A23),\n\tPINMUX_IPSR_GPSR(IP1_15_14, ST1_D0),\n\tPINMUX_IPSR_MSEL(IP1_15_14, LCD_M_DISP_A, SEL_LCDC_0),\n\n\tPINMUX_IPSR_GPSR(IP1_17_16, A24),\n\tPINMUX_IPSR_MSEL(IP1_17_16, RX2_D, SEL_SCIF2_3),\n\tPINMUX_IPSR_GPSR(IP1_17_16, ST1_D1),\n\n\tPINMUX_IPSR_GPSR(IP1_19_18, A25),\n\tPINMUX_IPSR_MSEL(IP1_17_16, RX2_D, SEL_SCIF2_3),\n\tPINMUX_IPSR_GPSR(IP1_17_16, ST1_D2),\n\n\tPINMUX_IPSR_GPSR(IP1_22_20, D0),\n\tPINMUX_IPSR_MSEL(IP1_22_20, SD0_DAT0_A, SEL_SDHI0_0),\n\tPINMUX_IPSR_MSEL(IP1_22_20, MMC_D0_A, SEL_MMC_0),\n\tPINMUX_IPSR_GPSR(IP1_22_20, ST1_D3),\n\tPINMUX_IPSR_MSEL(IP1_22_20, FD0_A, SEL_FLCTL_0),\n\n\tPINMUX_IPSR_GPSR(IP1_25_23, D1),\n\tPINMUX_IPSR_MSEL(IP1_25_23, SD0_DAT0_A, SEL_SDHI0_0),\n\tPINMUX_IPSR_MSEL(IP1_25_23, MMC_D1_A, SEL_MMC_0),\n\tPINMUX_IPSR_GPSR(IP1_25_23, ST1_D4),\n\tPINMUX_IPSR_MSEL(IP1_25_23, FD1_A, SEL_FLCTL_0),\n\n\tPINMUX_IPSR_GPSR(IP1_28_26, D2),\n\tPINMUX_IPSR_MSEL(IP1_28_26, SD0_DAT0_A, SEL_SDHI0_0),\n\tPINMUX_IPSR_MSEL(IP1_28_26, MMC_D2_A, SEL_MMC_0),\n\tPINMUX_IPSR_GPSR(IP1_28_26, ST1_D5),\n\tPINMUX_IPSR_MSEL(IP1_28_26, FD2_A, SEL_FLCTL_0),\n\n\tPINMUX_IPSR_GPSR(IP1_31_29, D3),\n\tPINMUX_IPSR_MSEL(IP1_31_29, SD0_DAT0_A, SEL_SDHI0_0),\n\tPINMUX_IPSR_MSEL(IP1_31_29, MMC_D3_A, SEL_MMC_0),\n\tPINMUX_IPSR_GPSR(IP1_31_29, ST1_D6),\n\tPINMUX_IPSR_MSEL(IP1_31_29, FD3_A, SEL_FLCTL_0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2_2_0, D4),\n\tPINMUX_IPSR_MSEL(IP2_2_0, SD0_CD_A, SEL_SDHI0_0),\n\tPINMUX_IPSR_MSEL(IP2_2_0, MMC_D4_A, SEL_MMC_0),\n\tPINMUX_IPSR_GPSR(IP2_2_0, ST1_D7),\n\tPINMUX_IPSR_MSEL(IP2_2_0, FD4_A, SEL_FLCTL_0),\n\n\tPINMUX_IPSR_GPSR(IP2_4_3, D5),\n\tPINMUX_IPSR_MSEL(IP2_4_3, SD0_WP_A, SEL_SDHI0_0),\n\tPINMUX_IPSR_MSEL(IP2_4_3, MMC_D5_A, SEL_MMC_0),\n\tPINMUX_IPSR_MSEL(IP2_4_3, FD5_A, SEL_FLCTL_0),\n\n\tPINMUX_IPSR_GPSR(IP2_7_5, D6),\n\tPINMUX_IPSR_MSEL(IP2_7_5, RSPI_RSPCK_A, SEL_RSPI_0),\n\tPINMUX_IPSR_MSEL(IP2_7_5, MMC_D6_A, SEL_MMC_0),\n\tPINMUX_IPSR_MSEL(IP2_7_5, QSPCLK_A, SEL_RQSPI_0),\n\tPINMUX_IPSR_MSEL(IP2_7_5, FD6_A, SEL_FLCTL_0),\n\n\tPINMUX_IPSR_GPSR(IP2_10_8, D7),\n\tPINMUX_IPSR_MSEL(IP2_10_8, RSPI_SSL_A, SEL_RSPI_0),\n\tPINMUX_IPSR_MSEL(IP2_10_8, MMC_D7_A, SEL_MMC_0),\n\tPINMUX_IPSR_MSEL(IP2_10_8, QSSL_A, SEL_RQSPI_0),\n\tPINMUX_IPSR_MSEL(IP2_10_8, FD7_A, SEL_FLCTL_0),\n\n\tPINMUX_IPSR_GPSR(IP2_13_11, D8),\n\tPINMUX_IPSR_MSEL(IP2_13_11, SD0_CLK_A, SEL_SDHI0_0),\n\tPINMUX_IPSR_MSEL(IP2_13_11, MMC_CLK_A, SEL_MMC_0),\n\tPINMUX_IPSR_MSEL(IP2_13_11, QIO2_A, SEL_RQSPI_0),\n\tPINMUX_IPSR_MSEL(IP2_13_11, FCE_A, SEL_FLCTL_0),\n\tPINMUX_IPSR_MSEL(IP2_13_11, ET0_GTX_CLK_B, SEL_ET0_1),\n\n\tPINMUX_IPSR_GPSR(IP2_16_14, D9),\n\tPINMUX_IPSR_MSEL(IP2_16_14, SD0_CMD_A, SEL_SDHI0_0),\n\tPINMUX_IPSR_MSEL(IP2_16_14, MMC_CMD_A, SEL_MMC_0),\n\tPINMUX_IPSR_MSEL(IP2_16_14, QIO3_A, SEL_RQSPI_0),\n\tPINMUX_IPSR_MSEL(IP2_16_14, FCLE_A, SEL_FLCTL_0),\n\tPINMUX_IPSR_MSEL(IP2_16_14, ET0_ETXD1_B, SEL_ET0_1),\n\n\tPINMUX_IPSR_GPSR(IP2_19_17, D10),\n\tPINMUX_IPSR_MSEL(IP2_19_17, RSPI_MOSI_A, SEL_RSPI_0),\n\tPINMUX_IPSR_MSEL(IP2_19_17, QMO_QIO0_A, SEL_RQSPI_0),\n\tPINMUX_IPSR_MSEL(IP2_19_17, FALE_A, SEL_FLCTL_0),\n\tPINMUX_IPSR_MSEL(IP2_19_17, ET0_ETXD2_B, SEL_ET0_1),\n\n\tPINMUX_IPSR_GPSR(IP2_22_20, D11),\n\tPINMUX_IPSR_MSEL(IP2_22_20, RSPI_MISO_A, SEL_RSPI_0),\n\tPINMUX_IPSR_MSEL(IP2_22_20, QMI_QIO1_A, SEL_RQSPI_0),\n\tPINMUX_IPSR_MSEL(IP2_22_20, FRE_A, SEL_FLCTL_0),\n\n\tPINMUX_IPSR_GPSR(IP2_24_23, D12),\n\tPINMUX_IPSR_MSEL(IP2_24_23, FWE_A, SEL_FLCTL_0),\n\tPINMUX_IPSR_MSEL(IP2_24_23, ET0_ETXD5_B, SEL_ET0_1),\n\n\tPINMUX_IPSR_GPSR(IP2_27_25, D13),\n\tPINMUX_IPSR_MSEL(IP2_27_25, RX2_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_MSEL(IP2_27_25, FRB_A, SEL_FLCTL_0),\n\tPINMUX_IPSR_MSEL(IP2_27_25, ET0_ETXD6_B, SEL_ET0_1),\n\n\tPINMUX_IPSR_GPSR(IP2_30_28, D14),\n\tPINMUX_IPSR_MSEL(IP2_30_28, TX2_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_MSEL(IP2_30_28, FSE_A, SEL_FLCTL_0),\n\tPINMUX_IPSR_MSEL(IP2_30_28, ET0_TX_CLK_B, SEL_ET0_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3_1_0, D15),\n\tPINMUX_IPSR_MSEL(IP3_1_0, SCK2_B, SEL_SCIF2_1),\n\n\tPINMUX_IPSR_GPSR(IP3_2, CS1_A26),\n\tPINMUX_IPSR_MSEL(IP3_2, QIO3_B, SEL_RQSPI_1),\n\n\tPINMUX_IPSR_GPSR(IP3_5_3, EX_CS1),\n\tPINMUX_IPSR_MSEL(IP3_5_3, RX3_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_GPSR(IP3_5_3, ATACS0),\n\tPINMUX_IPSR_MSEL(IP3_5_3, QIO2_B, SEL_RQSPI_1),\n\tPINMUX_IPSR_GPSR(IP3_5_3, ET0_ETXD0),\n\n\tPINMUX_IPSR_GPSR(IP3_8_6, EX_CS2),\n\tPINMUX_IPSR_MSEL(IP3_8_6, TX3_B, SEL_SCIF3_1),\n\tPINMUX_IPSR_GPSR(IP3_8_6, ATACS1),\n\tPINMUX_IPSR_MSEL(IP3_8_6, QSPCLK_B, SEL_RQSPI_1),\n\tPINMUX_IPSR_MSEL(IP3_8_6, ET0_GTX_CLK_A, SEL_ET0_0),\n\n\tPINMUX_IPSR_GPSR(IP3_11_9, EX_CS3),\n\tPINMUX_IPSR_MSEL(IP3_11_9, SD1_CD_A, SEL_SDHI1_0),\n\tPINMUX_IPSR_GPSR(IP3_11_9, ATARD),\n\tPINMUX_IPSR_MSEL(IP3_11_9, QMO_QIO0_B, SEL_RQSPI_1),\n\tPINMUX_IPSR_MSEL(IP3_11_9, ET0_ETXD1_A, SEL_ET0_0),\n\n\tPINMUX_IPSR_GPSR(IP3_14_12, EX_CS4),\n\tPINMUX_IPSR_MSEL(IP3_14_12, SD1_WP_A, SEL_SDHI1_0),\n\tPINMUX_IPSR_GPSR(IP3_14_12, ATAWR),\n\tPINMUX_IPSR_MSEL(IP3_14_12, QMI_QIO1_B, SEL_RQSPI_1),\n\tPINMUX_IPSR_MSEL(IP3_14_12, ET0_ETXD2_A, SEL_ET0_0),\n\n\tPINMUX_IPSR_GPSR(IP3_17_15, EX_CS5),\n\tPINMUX_IPSR_MSEL(IP3_17_15, SD1_CMD_A, SEL_SDHI1_0),\n\tPINMUX_IPSR_GPSR(IP3_17_15, ATADIR),\n\tPINMUX_IPSR_MSEL(IP3_17_15, QSSL_B, SEL_RQSPI_1),\n\tPINMUX_IPSR_MSEL(IP3_17_15, ET0_ETXD3_A, SEL_ET0_0),\n\n\tPINMUX_IPSR_GPSR(IP3_19_18, RD_WR),\n\tPINMUX_IPSR_GPSR(IP3_19_18, TCLK0),\n\tPINMUX_IPSR_MSEL(IP3_19_18, CAN_CLK_B, SEL_RCAN_CLK_1),\n\tPINMUX_IPSR_GPSR(IP3_19_18, ET0_ETXD4),\n\n\tPINMUX_IPSR_GPSR(IP3_20, EX_WAIT0),\n\tPINMUX_IPSR_MSEL(IP3_20, TCLK1_B, SEL_TMU_1),\n\n\tPINMUX_IPSR_GPSR(IP3_23_21, EX_WAIT1),\n\tPINMUX_IPSR_MSEL(IP3_23_21, SD1_DAT0_A, SEL_SDHI1_0),\n\tPINMUX_IPSR_GPSR(IP3_23_21, DREQ2),\n\tPINMUX_IPSR_MSEL(IP3_23_21, CAN1_TX_C, SEL_RCAN1_2),\n\tPINMUX_IPSR_MSEL(IP3_23_21, ET0_LINK_C, SEL_ET0_CTL_2),\n\tPINMUX_IPSR_MSEL(IP3_23_21, ET0_ETXD5_A, SEL_ET0_0),\n\n\tPINMUX_IPSR_GPSR(IP3_26_24, EX_WAIT2),\n\tPINMUX_IPSR_MSEL(IP3_26_24, SD1_DAT1_A, SEL_SDHI1_0),\n\tPINMUX_IPSR_GPSR(IP3_26_24, DACK2),\n\tPINMUX_IPSR_MSEL(IP3_26_24, CAN1_RX_C, SEL_RCAN1_2),\n\tPINMUX_IPSR_MSEL(IP3_26_24, ET0_MAGIC_C, SEL_ET0_CTL_2),\n\tPINMUX_IPSR_MSEL(IP3_26_24, ET0_ETXD6_A, SEL_ET0_0),\n\n\tPINMUX_IPSR_GPSR(IP3_29_27, DRACK0),\n\tPINMUX_IPSR_MSEL(IP3_29_27, SD1_DAT2_A, SEL_SDHI1_0),\n\tPINMUX_IPSR_GPSR(IP3_29_27, ATAG),\n\tPINMUX_IPSR_MSEL(IP3_29_27, TCLK1_A, SEL_TMU_0),\n\tPINMUX_IPSR_GPSR(IP3_29_27, ET0_ETXD7),\n\n\t \n\tPINMUX_IPSR_MSEL(IP4_2_0, HCTS0_A, SEL_HSCIF_0),\n\tPINMUX_IPSR_MSEL(IP4_2_0, CTS1_A, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP4_2_0, VI0_FIELD),\n\tPINMUX_IPSR_MSEL(IP4_2_0, RMII0_RXD1_A, SEL_RMII_0),\n\tPINMUX_IPSR_GPSR(IP4_2_0, ET0_ERXD7),\n\n\tPINMUX_IPSR_MSEL(IP4_5_3, HRTS0_A, SEL_HSCIF_0),\n\tPINMUX_IPSR_MSEL(IP4_5_3, RTS1_A, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP4_5_3, VI0_HSYNC),\n\tPINMUX_IPSR_MSEL(IP4_5_3, RMII0_TXD_EN_A, SEL_RMII_0),\n\tPINMUX_IPSR_GPSR(IP4_5_3, ET0_RX_DV),\n\n\tPINMUX_IPSR_MSEL(IP4_8_6, HSCK0_A, SEL_HSCIF_0),\n\tPINMUX_IPSR_MSEL(IP4_8_6, SCK1_A, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP4_8_6, VI0_VSYNC),\n\tPINMUX_IPSR_MSEL(IP4_8_6, RMII0_RX_ER_A, SEL_RMII_0),\n\tPINMUX_IPSR_GPSR(IP4_8_6, ET0_RX_ER),\n\n\tPINMUX_IPSR_MSEL(IP4_11_9, HRX0_A, SEL_HSCIF_0),\n\tPINMUX_IPSR_MSEL(IP4_11_9, RX1_A, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP4_11_9, VI0_DATA0_VI0_B0),\n\tPINMUX_IPSR_MSEL(IP4_11_9, RMII0_CRS_DV_A, SEL_RMII_0),\n\tPINMUX_IPSR_GPSR(IP4_11_9, ET0_CRS),\n\n\tPINMUX_IPSR_MSEL(IP4_14_12, HTX0_A, SEL_HSCIF_0),\n\tPINMUX_IPSR_MSEL(IP4_14_12, TX1_A, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP4_14_12, VI0_DATA1_VI0_B1),\n\tPINMUX_IPSR_MSEL(IP4_14_12, RMII0_MDC_A, SEL_RMII_0),\n\tPINMUX_IPSR_GPSR(IP4_14_12, ET0_COL),\n\n\tPINMUX_IPSR_MSEL(IP4_17_15, CTS0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_GPSR(IP4_17_15, VI0_DATA2_VI0_B2),\n\tPINMUX_IPSR_MSEL(IP4_17_15, RMII0_MDIO_A, SEL_RMII_0),\n\tPINMUX_IPSR_GPSR(IP4_17_15, ET0_MDC),\n\n\tPINMUX_IPSR_MSEL(IP4_19_18, RTS0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_GPSR(IP4_19_18, VI0_DATA3_VI0_B3),\n\tPINMUX_IPSR_MSEL(IP4_19_18, ET0_MDIO_A, SEL_ET0_0),\n\n\tPINMUX_IPSR_MSEL(IP4_21_20, SCK1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP4_21_20, VI0_DATA4_VI0_B4),\n\tPINMUX_IPSR_MSEL(IP4_21_20, ET0_LINK_A, SEL_ET0_CTL_0),\n\n\tPINMUX_IPSR_MSEL(IP4_23_22, RX1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP4_23_22, VI0_DATA5_VI0_B5),\n\tPINMUX_IPSR_MSEL(IP4_23_22, ET0_MAGIC_A, SEL_ET0_CTL_0),\n\n\tPINMUX_IPSR_MSEL(IP4_25_24, TX1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP4_25_24, VI0_DATA6_VI0_G0),\n\tPINMUX_IPSR_MSEL(IP4_25_24, ET0_PHY_INT_A, SEL_ET0_CTL_0),\n\n\tPINMUX_IPSR_MSEL(IP4_27_26, CTS1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP4_27_26, VI0_DATA7_VI0_G1),\n\n\tPINMUX_IPSR_MSEL(IP4_29_28, RTS1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP4_29_28, VI0_G2),\n\n\tPINMUX_IPSR_MSEL(IP4_31_30, SCK2_A, SEL_SCIF2_0),\n\tPINMUX_IPSR_GPSR(IP4_31_30, VI0_G3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP5_2_0, SD2_CLK_A, SEL_SDHI2_0),\n\tPINMUX_IPSR_MSEL(IP5_2_0, RX2_A, SEL_SCIF2_0),\n\tPINMUX_IPSR_GPSR(IP5_2_0, VI0_G4),\n\tPINMUX_IPSR_MSEL(IP5_2_0, ET0_RX_CLK_B, SEL_ET0_1),\n\n\tPINMUX_IPSR_MSEL(IP5_5_3, SD2_CMD_A, SEL_SDHI2_0),\n\tPINMUX_IPSR_MSEL(IP5_5_3, TX2_A, SEL_SCIF2_0),\n\tPINMUX_IPSR_GPSR(IP5_5_3, VI0_G5),\n\tPINMUX_IPSR_MSEL(IP5_5_3, ET0_ERXD2_B, SEL_ET0_1),\n\n\tPINMUX_IPSR_MSEL(IP5_8_6, SD2_DAT0_A, SEL_SDHI2_0),\n\tPINMUX_IPSR_MSEL(IP5_8_6, RX3_A, SEL_SCIF3_0),\n\tPINMUX_IPSR_GPSR(IP4_8_6, VI0_R0),\n\tPINMUX_IPSR_MSEL(IP4_8_6, ET0_ERXD2_B, SEL_ET0_1),\n\n\tPINMUX_IPSR_MSEL(IP5_11_9, SD2_DAT1_A, SEL_SDHI2_0),\n\tPINMUX_IPSR_MSEL(IP5_11_9, TX3_A, SEL_SCIF3_0),\n\tPINMUX_IPSR_GPSR(IP5_11_9, VI0_R1),\n\tPINMUX_IPSR_MSEL(IP5_11_9, ET0_MDIO_B, SEL_ET0_1),\n\n\tPINMUX_IPSR_MSEL(IP5_14_12, SD2_DAT2_A, SEL_SDHI2_0),\n\tPINMUX_IPSR_MSEL(IP5_14_12, RX4_A, SEL_SCIF4_0),\n\tPINMUX_IPSR_GPSR(IP5_14_12, VI0_R2),\n\tPINMUX_IPSR_MSEL(IP5_14_12, ET0_LINK_B, SEL_ET0_CTL_1),\n\n\tPINMUX_IPSR_MSEL(IP5_17_15, SD2_DAT3_A, SEL_SDHI2_0),\n\tPINMUX_IPSR_MSEL(IP5_17_15, TX4_A, SEL_SCIF4_0),\n\tPINMUX_IPSR_GPSR(IP5_17_15, VI0_R3),\n\tPINMUX_IPSR_MSEL(IP5_17_15, ET0_MAGIC_B, SEL_ET0_CTL_1),\n\n\tPINMUX_IPSR_MSEL(IP5_20_18, SD2_CD_A, SEL_SDHI2_0),\n\tPINMUX_IPSR_MSEL(IP5_20_18, RX5_A, SEL_SCIF5_0),\n\tPINMUX_IPSR_GPSR(IP5_20_18, VI0_R4),\n\tPINMUX_IPSR_MSEL(IP5_20_18, ET0_PHY_INT_B, SEL_ET0_CTL_1),\n\n\tPINMUX_IPSR_MSEL(IP5_22_21, SD2_WP_A, SEL_SDHI2_0),\n\tPINMUX_IPSR_MSEL(IP5_22_21, TX5_A, SEL_SCIF5_0),\n\tPINMUX_IPSR_GPSR(IP5_22_21, VI0_R5),\n\n\tPINMUX_IPSR_GPSR(IP5_24_23, REF125CK),\n\tPINMUX_IPSR_GPSR(IP5_24_23, ADTRG),\n\tPINMUX_IPSR_MSEL(IP5_24_23, RX5_C, SEL_SCIF5_2),\n\tPINMUX_IPSR_GPSR(IP5_26_25, REF50CK),\n\tPINMUX_IPSR_MSEL(IP5_26_25, CTS1_E, SEL_SCIF1_3),\n\tPINMUX_IPSR_MSEL(IP5_26_25, HCTS0_D, SEL_HSCIF_3),\n\n\t \n\tPINMUX_IPSR_GPSR(IP6_2_0, DU0_DR0),\n\tPINMUX_IPSR_MSEL(IP6_2_0, SCIF_CLK_B, SEL_SCIF_CLK_1),\n\tPINMUX_IPSR_MSEL(IP6_2_0, HRX0_D, SEL_HSCIF_3),\n\tPINMUX_IPSR_MSEL(IP6_2_0, IETX_A, SEL_IEBUS_0),\n\tPINMUX_IPSR_MSEL(IP6_2_0, TCLKA_A, SEL_MTU2_CLK_0),\n\tPINMUX_IPSR_GPSR(IP6_2_0, HIFD00),\n\n\tPINMUX_IPSR_GPSR(IP6_5_3, DU0_DR1),\n\tPINMUX_IPSR_MSEL(IP6_5_3, SCK0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP6_5_3, HTX0_D, SEL_HSCIF_3),\n\tPINMUX_IPSR_MSEL(IP6_5_3, IERX_A, SEL_IEBUS_0),\n\tPINMUX_IPSR_MSEL(IP6_5_3, TCLKB_A, SEL_MTU2_CLK_0),\n\tPINMUX_IPSR_GPSR(IP6_5_3, HIFD01),\n\n\tPINMUX_IPSR_GPSR(IP6_7_6, DU0_DR2),\n\tPINMUX_IPSR_MSEL(IP6_7_6, RX0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP6_7_6, TCLKC_A, SEL_MTU2_CLK_0),\n\tPINMUX_IPSR_GPSR(IP6_7_6, HIFD02),\n\n\tPINMUX_IPSR_GPSR(IP6_9_8, DU0_DR3),\n\tPINMUX_IPSR_MSEL(IP6_9_8, TX0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP6_9_8, TCLKD_A, SEL_MTU2_CLK_0),\n\tPINMUX_IPSR_GPSR(IP6_9_8, HIFD03),\n\n\tPINMUX_IPSR_GPSR(IP6_11_10, DU0_DR4),\n\tPINMUX_IPSR_MSEL(IP6_11_10, CTS0_C, SEL_SCIF0_2),\n\tPINMUX_IPSR_MSEL(IP6_11_10, TIOC0A_A, SEL_MTU2_CH0_0),\n\tPINMUX_IPSR_GPSR(IP6_11_10, HIFD04),\n\n\tPINMUX_IPSR_GPSR(IP6_13_12, DU0_DR5),\n\tPINMUX_IPSR_MSEL(IP6_13_12, RTS0_C, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP6_13_12, TIOC0B_A, SEL_MTU2_CH0_0),\n\tPINMUX_IPSR_GPSR(IP6_13_12, HIFD05),\n\n\tPINMUX_IPSR_GPSR(IP6_15_14, DU0_DR6),\n\tPINMUX_IPSR_MSEL(IP6_15_14, SCK1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP6_15_14, TIOC0C_A, SEL_MTU2_CH0_0),\n\tPINMUX_IPSR_GPSR(IP6_15_14, HIFD06),\n\n\tPINMUX_IPSR_GPSR(IP6_17_16, DU0_DR7),\n\tPINMUX_IPSR_MSEL(IP6_17_16, RX1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP6_17_16, TIOC0D_A, SEL_MTU2_CH0_0),\n\tPINMUX_IPSR_GPSR(IP6_17_16, HIFD07),\n\n\tPINMUX_IPSR_GPSR(IP6_20_18, DU0_DG0),\n\tPINMUX_IPSR_MSEL(IP6_20_18, TX1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP6_20_18, HSCK0_D, SEL_HSCIF_3),\n\tPINMUX_IPSR_MSEL(IP6_20_18, IECLK_A, SEL_IEBUS_0),\n\tPINMUX_IPSR_MSEL(IP6_20_18, TIOC1A_A, SEL_MTU2_CH1_0),\n\tPINMUX_IPSR_GPSR(IP6_20_18, HIFD08),\n\n\tPINMUX_IPSR_GPSR(IP6_23_21, DU0_DG1),\n\tPINMUX_IPSR_MSEL(IP6_23_21, CTS1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP6_23_21, HRTS0_D, SEL_HSCIF_3),\n\tPINMUX_IPSR_MSEL(IP6_23_21, TIOC1B_A, SEL_MTU2_CH1_0),\n\tPINMUX_IPSR_GPSR(IP6_23_21, HIFD09),\n\n\t \n\tPINMUX_IPSR_GPSR(IP7_2_0, DU0_DG2),\n\tPINMUX_IPSR_MSEL(IP7_2_0, RTS1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP7_2_0, RMII0_MDC_B, SEL_RMII_1),\n\tPINMUX_IPSR_MSEL(IP7_2_0, TIOC2A_A, SEL_MTU2_CH2_0),\n\tPINMUX_IPSR_GPSR(IP7_2_0, HIFD10),\n\n\tPINMUX_IPSR_GPSR(IP7_5_3, DU0_DG3),\n\tPINMUX_IPSR_MSEL(IP7_5_3, SCK2_C, SEL_SCIF2_2),\n\tPINMUX_IPSR_MSEL(IP7_5_3, RMII0_MDIO_B, SEL_RMII_1),\n\tPINMUX_IPSR_MSEL(IP7_5_3, TIOC2B_A, SEL_MTU2_CH2_0),\n\tPINMUX_IPSR_GPSR(IP7_5_3, HIFD11),\n\n\tPINMUX_IPSR_GPSR(IP7_8_6, DU0_DG4),\n\tPINMUX_IPSR_MSEL(IP7_8_6, RX2_C, SEL_SCIF2_2),\n\tPINMUX_IPSR_MSEL(IP7_8_6, RMII0_CRS_DV_B, SEL_RMII_1),\n\tPINMUX_IPSR_MSEL(IP7_8_6, TIOC3A_A, SEL_MTU2_CH3_0),\n\tPINMUX_IPSR_GPSR(IP7_8_6, HIFD12),\n\n\tPINMUX_IPSR_GPSR(IP7_11_9, DU0_DG5),\n\tPINMUX_IPSR_MSEL(IP7_11_9, TX2_C, SEL_SCIF2_2),\n\tPINMUX_IPSR_MSEL(IP7_11_9, RMII0_RX_ER_B, SEL_RMII_1),\n\tPINMUX_IPSR_MSEL(IP7_11_9, TIOC3B_A, SEL_MTU2_CH3_0),\n\tPINMUX_IPSR_GPSR(IP7_11_9, HIFD13),\n\n\tPINMUX_IPSR_GPSR(IP7_14_12, DU0_DG6),\n\tPINMUX_IPSR_MSEL(IP7_14_12, RX3_C, SEL_SCIF3_2),\n\tPINMUX_IPSR_MSEL(IP7_14_12, RMII0_RXD0_B, SEL_RMII_1),\n\tPINMUX_IPSR_MSEL(IP7_14_12, TIOC3C_A, SEL_MTU2_CH3_0),\n\tPINMUX_IPSR_GPSR(IP7_14_12, HIFD14),\n\n\tPINMUX_IPSR_GPSR(IP7_17_15, DU0_DG7),\n\tPINMUX_IPSR_MSEL(IP7_17_15, TX3_C, SEL_SCIF3_2),\n\tPINMUX_IPSR_MSEL(IP7_17_15, RMII0_RXD1_B, SEL_RMII_1),\n\tPINMUX_IPSR_MSEL(IP7_17_15, TIOC3D_A, SEL_MTU2_CH3_0),\n\tPINMUX_IPSR_GPSR(IP7_17_15, HIFD15),\n\n\tPINMUX_IPSR_GPSR(IP7_20_18, DU0_DB0),\n\tPINMUX_IPSR_MSEL(IP7_20_18, RX4_C, SEL_SCIF4_2),\n\tPINMUX_IPSR_MSEL(IP7_20_18, RMII0_TXD_EN_B, SEL_RMII_1),\n\tPINMUX_IPSR_MSEL(IP7_20_18, TIOC4A_A, SEL_MTU2_CH4_0),\n\tPINMUX_IPSR_GPSR(IP7_20_18, HIFCS),\n\n\tPINMUX_IPSR_GPSR(IP7_23_21, DU0_DB1),\n\tPINMUX_IPSR_MSEL(IP7_23_21, TX4_C, SEL_SCIF4_2),\n\tPINMUX_IPSR_MSEL(IP7_23_21, RMII0_TXD0_B, SEL_RMII_1),\n\tPINMUX_IPSR_MSEL(IP7_23_21, TIOC4B_A, SEL_MTU2_CH4_0),\n\tPINMUX_IPSR_GPSR(IP7_23_21, HIFWR),\n\n\tPINMUX_IPSR_GPSR(IP7_26_24, DU0_DB2),\n\tPINMUX_IPSR_MSEL(IP7_26_24, RX5_B, SEL_SCIF5_1),\n\tPINMUX_IPSR_MSEL(IP7_26_24, RMII0_TXD1_B, SEL_RMII_1),\n\tPINMUX_IPSR_MSEL(IP7_26_24, TIOC4C_A, SEL_MTU2_CH4_0),\n\n\tPINMUX_IPSR_GPSR(IP7_28_27, DU0_DB3),\n\tPINMUX_IPSR_MSEL(IP7_28_27, TX5_B, SEL_SCIF5_1),\n\tPINMUX_IPSR_MSEL(IP7_28_27, TIOC4D_A, SEL_MTU2_CH4_0),\n\tPINMUX_IPSR_GPSR(IP7_28_27, HIFRD),\n\n\tPINMUX_IPSR_GPSR(IP7_30_29, DU0_DB4),\n\tPINMUX_IPSR_GPSR(IP7_30_29, HIFINT),\n\n\t \n\tPINMUX_IPSR_GPSR(IP8_1_0, DU0_DB5),\n\tPINMUX_IPSR_GPSR(IP8_1_0, HIFDREQ),\n\n\tPINMUX_IPSR_GPSR(IP8_3_2, DU0_DB6),\n\tPINMUX_IPSR_GPSR(IP8_3_2, HIFRDY),\n\n\tPINMUX_IPSR_GPSR(IP8_5_4, DU0_DB7),\n\tPINMUX_IPSR_MSEL(IP8_5_4, SSI_SCK0_B, SEL_SSI0_1),\n\tPINMUX_IPSR_MSEL(IP8_5_4, HIFEBL_B, SEL_HIF_1),\n\n\tPINMUX_IPSR_GPSR(IP8_7_6, DU0_DOTCLKIN),\n\tPINMUX_IPSR_MSEL(IP8_7_6, HSPI_CS0_C, SEL_HSPI_2),\n\tPINMUX_IPSR_MSEL(IP8_7_6, SSI_WS0_B, SEL_SSI0_1),\n\n\tPINMUX_IPSR_GPSR(IP8_9_8, DU0_DOTCLKOUT),\n\tPINMUX_IPSR_MSEL(IP8_9_8, HSPI_CLK0_C, SEL_HSPI_2),\n\tPINMUX_IPSR_MSEL(IP8_9_8, SSI_SDATA0_B, SEL_SSI0_1),\n\n\tPINMUX_IPSR_GPSR(IP8_11_10, DU0_EXHSYNC_DU0_HSYNC),\n\tPINMUX_IPSR_MSEL(IP8_11_10, HSPI_TX0_C, SEL_HSPI_2),\n\tPINMUX_IPSR_MSEL(IP8_11_10, SSI_SCK1_B, SEL_SSI1_1),\n\n\tPINMUX_IPSR_GPSR(IP8_13_12, DU0_EXVSYNC_DU0_VSYNC),\n\tPINMUX_IPSR_MSEL(IP8_13_12, HSPI_RX0_C, SEL_HSPI_2),\n\tPINMUX_IPSR_MSEL(IP8_13_12, SSI_WS1_B, SEL_SSI1_1),\n\n\tPINMUX_IPSR_GPSR(IP8_15_14, DU0_EXODDF_DU0_ODDF),\n\tPINMUX_IPSR_MSEL(IP8_15_14, CAN0_RX_B, SEL_RCAN0_1),\n\tPINMUX_IPSR_MSEL(IP8_15_14, HSCK0_B, SEL_HSCIF_1),\n\tPINMUX_IPSR_MSEL(IP8_15_14, SSI_SDATA1_B, SEL_SSI1_1),\n\n\tPINMUX_IPSR_GPSR(IP8_17_16, DU0_DISP),\n\tPINMUX_IPSR_MSEL(IP8_17_16, CAN0_TX_B, SEL_RCAN0_1),\n\tPINMUX_IPSR_MSEL(IP8_17_16, HRX0_B, SEL_HSCIF_1),\n\tPINMUX_IPSR_MSEL(IP8_17_16, AUDIO_CLKA_B, SEL_AUDIO_CLKA_1),\n\n\tPINMUX_IPSR_GPSR(IP8_19_18, DU0_CDE),\n\tPINMUX_IPSR_MSEL(IP8_19_18, HTX0_B, SEL_HSCIF_1),\n\tPINMUX_IPSR_MSEL(IP8_19_18, AUDIO_CLKB_B, SEL_AUDIO_CLKB_1),\n\tPINMUX_IPSR_MSEL(IP8_19_18, LCD_VCPWC_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP8_22_20, IRQ0_A, SEL_INTC_0),\n\tPINMUX_IPSR_MSEL(IP8_22_20, HSPI_TX_B, SEL_HSPI_1),\n\tPINMUX_IPSR_MSEL(IP8_22_20, RX3_E, SEL_SCIF3_4),\n\tPINMUX_IPSR_GPSR(IP8_22_20, ET0_ERXD0),\n\n\tPINMUX_IPSR_MSEL(IP8_25_23, IRQ1_A, SEL_INTC_0),\n\tPINMUX_IPSR_MSEL(IP8_25_23, HSPI_RX_B, SEL_HSPI_1),\n\tPINMUX_IPSR_MSEL(IP8_25_23, TX3_E, SEL_SCIF3_4),\n\tPINMUX_IPSR_GPSR(IP8_25_23, ET0_ERXD1),\n\n\tPINMUX_IPSR_MSEL(IP8_27_26, IRQ2_A, SEL_INTC_0),\n\tPINMUX_IPSR_MSEL(IP8_27_26, CTS0_A, SEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP8_27_26, HCTS0_B, SEL_HSCIF_1),\n\tPINMUX_IPSR_MSEL(IP8_27_26, ET0_ERXD2_A, SEL_ET0_0),\n\n\tPINMUX_IPSR_MSEL(IP8_29_28, IRQ3_A, SEL_INTC_0),\n\tPINMUX_IPSR_MSEL(IP8_29_28, RTS0_A, SEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP8_29_28, HRTS0_B, SEL_HSCIF_1),\n\tPINMUX_IPSR_MSEL(IP8_29_28, ET0_ERXD3_A, SEL_ET0_0),\n\n\t \n\tPINMUX_IPSR_MSEL(IP9_1_0, VI1_CLK_A, SEL_VIN1_0),\n\tPINMUX_IPSR_MSEL(IP9_1_0, FD0_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP9_1_0, LCD_DATA0_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_3_2, VI1_0_A, SEL_VIN1_0),\n\tPINMUX_IPSR_MSEL(IP9_3_2, FD1_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP9_3_2, LCD_DATA1_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_5_4, VI1_1_A, SEL_VIN1_0),\n\tPINMUX_IPSR_MSEL(IP9_5_4, FD2_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP9_5_4, LCD_DATA2_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_7_6, VI1_2_A, SEL_VIN1_0),\n\tPINMUX_IPSR_MSEL(IP9_7_6, FD3_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP9_7_6, LCD_DATA3_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_9_8, VI1_3_A, SEL_VIN1_0),\n\tPINMUX_IPSR_MSEL(IP9_9_8, FD4_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP9_9_8, LCD_DATA4_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_11_10, VI1_4_A, SEL_VIN1_0),\n\tPINMUX_IPSR_MSEL(IP9_11_10, FD5_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP9_11_10, LCD_DATA5_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_13_12, VI1_5_A, SEL_VIN1_0),\n\tPINMUX_IPSR_MSEL(IP9_13_12, FD6_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP9_13_12, LCD_DATA6_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_15_14, VI1_6_A, SEL_VIN1_0),\n\tPINMUX_IPSR_MSEL(IP9_15_14, FD7_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP9_15_14, LCD_DATA7_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_17_16, VI1_7_A, SEL_VIN1_0),\n\tPINMUX_IPSR_MSEL(IP9_17_16, FCE_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP9_17_16, LCD_DATA8_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_19_18, SSI_SCK0_A, SEL_SSI0_0),\n\tPINMUX_IPSR_MSEL(IP9_19_18, TIOC1A_B, SEL_MTU2_CH1_1),\n\tPINMUX_IPSR_MSEL(IP9_19_18, LCD_DATA9_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_21_20, SSI_WS0_A, SEL_SSI0_0),\n\tPINMUX_IPSR_MSEL(IP9_21_20, TIOC1B_B, SEL_MTU2_CH1_1),\n\tPINMUX_IPSR_MSEL(IP9_21_20, LCD_DATA10_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_23_22, SSI_SDATA0_A, SEL_SSI0_0),\n\tPINMUX_IPSR_MSEL(IP9_23_22, VI1_0_B, SEL_VIN1_1),\n\tPINMUX_IPSR_MSEL(IP9_23_22, TIOC2A_B, SEL_MTU2_CH2_1),\n\tPINMUX_IPSR_MSEL(IP9_23_22, LCD_DATA11_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_25_24, SSI_SCK1_A, SEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP9_25_24, VI1_1_B, SEL_VIN1_1),\n\tPINMUX_IPSR_MSEL(IP9_25_24, TIOC2B_B, SEL_MTU2_CH2_1),\n\tPINMUX_IPSR_MSEL(IP9_25_24, LCD_DATA12_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_27_26, SSI_WS1_A, SEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP9_27_26, VI1_2_B, SEL_VIN1_1),\n\tPINMUX_IPSR_MSEL(IP9_27_26, LCD_DATA13_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP9_29_28, SSI_SDATA1_A, SEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP9_29_28, VI1_3_B, SEL_VIN1_1),\n\tPINMUX_IPSR_MSEL(IP9_29_28, LCD_DATA14_B, SEL_LCDC_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP10_2_0, SSI_SCK23),\n\tPINMUX_IPSR_MSEL(IP10_2_0, VI1_4_B, SEL_VIN1_1),\n\tPINMUX_IPSR_MSEL(IP10_2_0, RX1_D, SEL_SCIF1_3),\n\tPINMUX_IPSR_MSEL(IP10_2_0, FCLE_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP10_2_0, LCD_DATA15_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_GPSR(IP10_5_3, SSI_WS23),\n\tPINMUX_IPSR_MSEL(IP10_5_3, VI1_5_B, SEL_VIN1_1),\n\tPINMUX_IPSR_MSEL(IP10_5_3, TX1_D, SEL_SCIF1_3),\n\tPINMUX_IPSR_MSEL(IP10_5_3, HSCK0_C, SEL_HSCIF_2),\n\tPINMUX_IPSR_MSEL(IP10_5_3, FALE_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP10_5_3, LCD_DON_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_GPSR(IP10_8_6, SSI_SDATA2),\n\tPINMUX_IPSR_MSEL(IP10_8_6, VI1_6_B, SEL_VIN1_1),\n\tPINMUX_IPSR_MSEL(IP10_8_6, HRX0_C, SEL_HSCIF_2),\n\tPINMUX_IPSR_MSEL(IP10_8_6, FRE_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP10_8_6, LCD_CL1_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_GPSR(IP10_11_9, SSI_SDATA3),\n\tPINMUX_IPSR_MSEL(IP10_11_9, VI1_7_B, SEL_VIN1_1),\n\tPINMUX_IPSR_MSEL(IP10_11_9, HTX0_C, SEL_HSCIF_2),\n\tPINMUX_IPSR_MSEL(IP10_11_9, FWE_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP10_11_9, LCD_CL2_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP10_14_12, AUDIO_CLKA_A, SEL_AUDIO_CLKA_0),\n\tPINMUX_IPSR_MSEL(IP10_14_12, VI1_CLK_B, SEL_VIN1_1),\n\tPINMUX_IPSR_MSEL(IP10_14_12, SCK1_D, SEL_SCIF1_3),\n\tPINMUX_IPSR_MSEL(IP10_14_12, IECLK_B, SEL_IEBUS_1),\n\tPINMUX_IPSR_MSEL(IP10_14_12, LCD_FLM_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP10_15, AUDIO_CLKB_A, SEL_AUDIO_CLKB_0),\n\tPINMUX_IPSR_MSEL(IP10_15, LCD_CLK_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_GPSR(IP10_18_16, AUDIO_CLKC),\n\tPINMUX_IPSR_MSEL(IP10_18_16, SCK1_E, SEL_SCIF1_4),\n\tPINMUX_IPSR_MSEL(IP10_18_16, HCTS0_C, SEL_HSCIF_2),\n\tPINMUX_IPSR_MSEL(IP10_18_16, FRB_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP10_18_16, LCD_VEPWC_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_GPSR(IP10_21_19, AUDIO_CLKOUT),\n\tPINMUX_IPSR_MSEL(IP10_21_19, TX1_E, SEL_SCIF1_4),\n\tPINMUX_IPSR_MSEL(IP10_21_19, HRTS0_C, SEL_HSCIF_2),\n\tPINMUX_IPSR_MSEL(IP10_21_19, FSE_B, SEL_FLCTL_1),\n\tPINMUX_IPSR_MSEL(IP10_21_19, LCD_M_DISP_B, SEL_LCDC_1),\n\n\tPINMUX_IPSR_MSEL(IP10_22, CAN_CLK_A, SEL_RCAN_CLK_0),\n\tPINMUX_IPSR_MSEL(IP10_22, RX4_D, SEL_SCIF4_3),\n\n\tPINMUX_IPSR_MSEL(IP10_24_23, CAN0_TX_A, SEL_RCAN0_0),\n\tPINMUX_IPSR_MSEL(IP10_24_23, TX4_D, SEL_SCIF4_3),\n\tPINMUX_IPSR_GPSR(IP10_24_23, MLB_CLK),\n\n\tPINMUX_IPSR_MSEL(IP10_25, CAN1_RX_A, SEL_RCAN1_0),\n\tPINMUX_IPSR_MSEL(IP10_25, IRQ1_B, SEL_INTC_1),\n\n\tPINMUX_IPSR_MSEL(IP10_27_26, CAN0_RX_A, SEL_RCAN0_0),\n\tPINMUX_IPSR_MSEL(IP10_27_26, IRQ0_B, SEL_INTC_1),\n\tPINMUX_IPSR_GPSR(IP10_27_26, MLB_SIG),\n\n\tPINMUX_IPSR_MSEL(IP10_29_28, CAN1_TX_A, SEL_RCAN1_0),\n\tPINMUX_IPSR_MSEL(IP10_29_28, TX5_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_GPSR(IP10_29_28, MLB_DAT),\n\n\t \n\tPINMUX_IPSR_GPSR(IP11_0, SCL1),\n\tPINMUX_IPSR_MSEL(IP11_0, SCIF_CLK_C, SEL_SCIF_CLK_2),\n\n\tPINMUX_IPSR_GPSR(IP11_1, SDA1),\n\tPINMUX_IPSR_MSEL(IP11_0, RX1_E, SEL_SCIF1_4),\n\n\tPINMUX_IPSR_GPSR(IP11_2, SDA0),\n\tPINMUX_IPSR_MSEL(IP11_2, HIFEBL_A, SEL_HIF_0),\n\n\tPINMUX_IPSR_GPSR(IP11_3, SDSELF),\n\tPINMUX_IPSR_MSEL(IP11_3, RTS1_E, SEL_SCIF1_3),\n\n\tPINMUX_IPSR_MSEL(IP11_6_4, SCIF_CLK_A, SEL_SCIF_CLK_0),\n\tPINMUX_IPSR_MSEL(IP11_6_4, HSPI_CLK_A, SEL_HSPI_0),\n\tPINMUX_IPSR_GPSR(IP11_6_4, VI0_CLK),\n\tPINMUX_IPSR_MSEL(IP11_6_4, RMII0_TXD0_A, SEL_RMII_0),\n\tPINMUX_IPSR_GPSR(IP11_6_4, ET0_ERXD4),\n\n\tPINMUX_IPSR_MSEL(IP11_9_7, SCK0_A, SEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP11_9_7, HSPI_CS_A, SEL_HSPI_0),\n\tPINMUX_IPSR_GPSR(IP11_9_7, VI0_CLKENB),\n\tPINMUX_IPSR_MSEL(IP11_9_7, RMII0_TXD1_A, SEL_RMII_0),\n\tPINMUX_IPSR_GPSR(IP11_9_7, ET0_ERXD5),\n\n\tPINMUX_IPSR_MSEL(IP11_11_10, RX0_A, SEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP11_11_10, HSPI_RX_A, SEL_HSPI_0),\n\tPINMUX_IPSR_MSEL(IP11_11_10, RMII0_RXD0_A, SEL_RMII_0),\n\tPINMUX_IPSR_GPSR(IP11_11_10, ET0_ERXD6),\n\n\tPINMUX_IPSR_MSEL(IP11_12, TX0_A, SEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP11_12, HSPI_TX_A, SEL_HSPI_0),\n\n\tPINMUX_IPSR_GPSR(IP11_15_13, PENC1),\n\tPINMUX_IPSR_MSEL(IP11_15_13, TX3_D, SEL_SCIF3_3),\n\tPINMUX_IPSR_MSEL(IP11_15_13, CAN1_TX_B,  SEL_RCAN1_1),\n\tPINMUX_IPSR_MSEL(IP11_15_13, TX5_D, SEL_SCIF5_3),\n\tPINMUX_IPSR_MSEL(IP11_15_13, IETX_B, SEL_IEBUS_1),\n\n\tPINMUX_IPSR_GPSR(IP11_18_16, USB_OVC1),\n\tPINMUX_IPSR_MSEL(IP11_18_16, RX3_D, SEL_SCIF3_3),\n\tPINMUX_IPSR_MSEL(IP11_18_16, CAN1_RX_B, SEL_RCAN1_1),\n\tPINMUX_IPSR_MSEL(IP11_18_16, RX5_D, SEL_SCIF5_3),\n\tPINMUX_IPSR_MSEL(IP11_18_16, IERX_B, SEL_IEBUS_1),\n\n\tPINMUX_IPSR_GPSR(IP11_20_19, DREQ0),\n\tPINMUX_IPSR_MSEL(IP11_20_19, SD1_CLK_A, SEL_SDHI1_0),\n\tPINMUX_IPSR_GPSR(IP11_20_19, ET0_TX_EN),\n\n\tPINMUX_IPSR_GPSR(IP11_22_21, DACK0),\n\tPINMUX_IPSR_MSEL(IP11_22_21, SD1_DAT3_A, SEL_SDHI1_0),\n\tPINMUX_IPSR_GPSR(IP11_22_21, ET0_TX_ER),\n\n\tPINMUX_IPSR_GPSR(IP11_25_23, DREQ1),\n\tPINMUX_IPSR_MSEL(IP11_25_23, HSPI_CLK_B, SEL_HSPI_1),\n\tPINMUX_IPSR_MSEL(IP11_25_23, RX4_B, SEL_SCIF4_1),\n\tPINMUX_IPSR_MSEL(IP11_25_23, ET0_PHY_INT_C, SEL_ET0_CTL_0),\n\tPINMUX_IPSR_MSEL(IP11_25_23, ET0_TX_CLK_A, SEL_ET0_0),\n\n\tPINMUX_IPSR_GPSR(IP11_27_26, DACK1),\n\tPINMUX_IPSR_MSEL(IP11_27_26, HSPI_CS_B, SEL_HSPI_1),\n\tPINMUX_IPSR_MSEL(IP11_27_26, TX4_B, SEL_SCIF3_1),\n\tPINMUX_IPSR_MSEL(IP11_27_26, ET0_RX_CLK_A, SEL_ET0_0),\n\n\tPINMUX_IPSR_GPSR(IP11_28, PRESETOUT),\n\tPINMUX_IPSR_GPSR(IP11_28, ST_CLKOUT),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n};\n\n#define PINMUX_FN_BASE\tARRAY_SIZE(pinmux_pins)\n\nstatic const struct pinmux_func pinmux_func_gpios[] = {\n\tGPIO_FN(CLKOUT), GPIO_FN(BS), GPIO_FN(CS0), GPIO_FN(EX_CS0),\n\tGPIO_FN(RD), GPIO_FN(WE0), GPIO_FN(WE1),\n\tGPIO_FN(SCL0), GPIO_FN(PENC0), GPIO_FN(USB_OVC0),\n\tGPIO_FN(IRQ2_B), GPIO_FN(IRQ3_B),\n\n\t \n\tGPIO_FN(A0), GPIO_FN(ST0_CLKIN), GPIO_FN(LCD_DATA0_A),\n\tGPIO_FN(TCLKA_C),\n\tGPIO_FN(A1), GPIO_FN(ST0_REQ), GPIO_FN(LCD_DATA1_A),\n\tGPIO_FN(TCLKB_C),\n\tGPIO_FN(A2), GPIO_FN(ST0_SYC), GPIO_FN(LCD_DATA2_A),\n\tGPIO_FN(TCLKC_C),\n\tGPIO_FN(A3), GPIO_FN(ST0_VLD), GPIO_FN(LCD_DATA3_A),\n\tGPIO_FN(TCLKD_C),\n\tGPIO_FN(A4), GPIO_FN(ST0_D0), GPIO_FN(LCD_DATA4_A),\n\tGPIO_FN(TIOC0A_C),\n\tGPIO_FN(A5), GPIO_FN(ST0_D1), GPIO_FN(LCD_DATA5_A),\n\tGPIO_FN(TIOC0B_C),\n\tGPIO_FN(A6), GPIO_FN(ST0_D2), GPIO_FN(LCD_DATA6_A),\n\tGPIO_FN(TIOC0C_C),\n\tGPIO_FN(A7), GPIO_FN(ST0_D3), GPIO_FN(LCD_DATA7_A),\n\tGPIO_FN(TIOC0D_C),\n\tGPIO_FN(A8), GPIO_FN(ST0_D4), GPIO_FN(LCD_DATA8_A),\n\tGPIO_FN(TIOC1A_C),\n\tGPIO_FN(A9), GPIO_FN(ST0_D5), GPIO_FN(LCD_DATA9_A),\n\tGPIO_FN(TIOC1B_C),\n\tGPIO_FN(A10), GPIO_FN(ST0_D6), GPIO_FN(LCD_DATA10_A),\n\tGPIO_FN(TIOC2A_C),\n\tGPIO_FN(A11), GPIO_FN(ST0_D7), GPIO_FN(LCD_DATA11_A),\n\tGPIO_FN(TIOC2B_C),\n\tGPIO_FN(A12), GPIO_FN(LCD_DATA12_A), GPIO_FN(TIOC3A_C),\n\tGPIO_FN(A13), GPIO_FN(LCD_DATA13_A), GPIO_FN(TIOC3B_C),\n\tGPIO_FN(A14), GPIO_FN(LCD_DATA14_A), GPIO_FN(TIOC3C_C),\n\tGPIO_FN(A15), GPIO_FN(ST0_VCO_CLKIN), GPIO_FN(LCD_DATA15_A),\n\tGPIO_FN(TIOC3D_C),\n\n\t \n\tGPIO_FN(A16), GPIO_FN(ST0_PWM), GPIO_FN(LCD_DON_A),\n\tGPIO_FN(TIOC4A_C),\n\tGPIO_FN(A17), GPIO_FN(ST1_VCO_CLKIN), GPIO_FN(LCD_CL1_A),\n\tGPIO_FN(TIOC4B_C),\n\tGPIO_FN(A18), GPIO_FN(ST1_PWM), GPIO_FN(LCD_CL2_A),\n\tGPIO_FN(TIOC4C_C),\n\tGPIO_FN(A19), GPIO_FN(ST1_CLKIN), GPIO_FN(LCD_CLK_A),\n\tGPIO_FN(TIOC4D_C),\n\tGPIO_FN(A20), GPIO_FN(ST1_REQ), GPIO_FN(LCD_FLM_A),\n\tGPIO_FN(A21), GPIO_FN(ST1_SYC), GPIO_FN(LCD_VCPWC_A),\n\tGPIO_FN(A22), GPIO_FN(ST1_VLD), GPIO_FN(LCD_VEPWC_A),\n\tGPIO_FN(A23), GPIO_FN(ST1_D0), GPIO_FN(LCD_M_DISP_A),\n\tGPIO_FN(A24), GPIO_FN(RX2_D), GPIO_FN(ST1_D1),\n\tGPIO_FN(A25), GPIO_FN(TX2_D), GPIO_FN(ST1_D2),\n\tGPIO_FN(D0), GPIO_FN(SD0_DAT0_A), GPIO_FN(MMC_D0_A),\n\tGPIO_FN(ST1_D3), GPIO_FN(FD0_A),\n\tGPIO_FN(D1), GPIO_FN(SD0_DAT1_A), GPIO_FN(MMC_D1_A),\n\tGPIO_FN(ST1_D4), GPIO_FN(FD1_A),\n\tGPIO_FN(D2), GPIO_FN(SD0_DAT2_A), GPIO_FN(MMC_D2_A),\n\tGPIO_FN(ST1_D5), GPIO_FN(FD2_A),\n\tGPIO_FN(D3), GPIO_FN(SD0_DAT3_A), GPIO_FN(MMC_D3_A),\n\tGPIO_FN(ST1_D6), GPIO_FN(FD3_A),\n\n\t \n\tGPIO_FN(D4), GPIO_FN(SD0_CD_A), GPIO_FN(MMC_D4_A), GPIO_FN(ST1_D7),\n\tGPIO_FN(FD4_A),\n\tGPIO_FN(D5), GPIO_FN(SD0_WP_A), GPIO_FN(MMC_D5_A), GPIO_FN(FD5_A),\n\tGPIO_FN(D6), GPIO_FN(RSPI_RSPCK_A), GPIO_FN(MMC_D6_A),\n\t\tGPIO_FN(QSPCLK_A),\n\tGPIO_FN(FD6_A),\n\tGPIO_FN(D7), GPIO_FN(RSPI_SSL_A), GPIO_FN(MMC_D7_A), GPIO_FN(QSSL_A),\n\tGPIO_FN(FD7_A),\n\tGPIO_FN(D8), GPIO_FN(SD0_CLK_A), GPIO_FN(MMC_CLK_A), GPIO_FN(QIO2_A),\n\tGPIO_FN(FCE_A), GPIO_FN(ET0_GTX_CLK_B),\n\tGPIO_FN(D9), GPIO_FN(SD0_CMD_A), GPIO_FN(MMC_CMD_A), GPIO_FN(QIO3_A),\n\tGPIO_FN(FCLE_A), GPIO_FN(ET0_ETXD1_B),\n\tGPIO_FN(D10), GPIO_FN(RSPI_MOSI_A), GPIO_FN(QMO_QIO0_A),\n\t\tGPIO_FN(FALE_A), GPIO_FN(ET0_ETXD2_B),\n\tGPIO_FN(D11), GPIO_FN(RSPI_MISO_A), GPIO_FN(QMI_QIO1_A), GPIO_FN(FRE_A),\n\t\tGPIO_FN(ET0_ETXD3_B),\n\tGPIO_FN(D12), GPIO_FN(FWE_A), GPIO_FN(ET0_ETXD5_B),\n\tGPIO_FN(D13), GPIO_FN(RX2_B), GPIO_FN(FRB_A), GPIO_FN(ET0_ETXD6_B),\n\tGPIO_FN(D14), GPIO_FN(TX2_B), GPIO_FN(FSE_A), GPIO_FN(ET0_TX_CLK_B),\n\n\t \n\tGPIO_FN(D15), GPIO_FN(SCK2_B),\n\tGPIO_FN(CS1_A26), GPIO_FN(QIO3_B),\n\tGPIO_FN(EX_CS1), GPIO_FN(RX3_B), GPIO_FN(ATACS0), GPIO_FN(QIO2_B),\n\tGPIO_FN(ET0_ETXD0),\n\tGPIO_FN(EX_CS2), GPIO_FN(TX3_B), GPIO_FN(ATACS1), GPIO_FN(QSPCLK_B),\n\tGPIO_FN(ET0_GTX_CLK_A),\n\tGPIO_FN(EX_CS3), GPIO_FN(SD1_CD_A), GPIO_FN(ATARD), GPIO_FN(QMO_QIO0_B),\n\tGPIO_FN(ET0_ETXD1_A),\n\tGPIO_FN(EX_CS4), GPIO_FN(SD1_WP_A), GPIO_FN(ATAWR), GPIO_FN(QMI_QIO1_B),\n\tGPIO_FN(ET0_ETXD2_A),\n\tGPIO_FN(EX_CS5), GPIO_FN(SD1_CMD_A), GPIO_FN(ATADIR), GPIO_FN(QSSL_B),\n\tGPIO_FN(ET0_ETXD3_A),\n\tGPIO_FN(RD_WR), GPIO_FN(TCLK0), GPIO_FN(CAN_CLK_B), GPIO_FN(ET0_ETXD4),\n\tGPIO_FN(EX_WAIT0), GPIO_FN(TCLK1_B),\n\tGPIO_FN(EX_WAIT1), GPIO_FN(SD1_DAT0_A), GPIO_FN(DREQ2),\n\t\tGPIO_FN(CAN1_TX_C), GPIO_FN(ET0_LINK_C), GPIO_FN(ET0_ETXD5_A),\n\tGPIO_FN(EX_WAIT2), GPIO_FN(SD1_DAT1_A), GPIO_FN(DACK2),\n\t\tGPIO_FN(CAN1_RX_C), GPIO_FN(ET0_MAGIC_C), GPIO_FN(ET0_ETXD6_A),\n\tGPIO_FN(DRACK0), GPIO_FN(SD1_DAT2_A), GPIO_FN(ATAG), GPIO_FN(TCLK1_A),\n\tGPIO_FN(ET0_ETXD7),\n\n\t \n\tGPIO_FN(HCTS0_A), GPIO_FN(CTS1_A), GPIO_FN(VI0_FIELD),\n\t\tGPIO_FN(RMII0_RXD1_A), GPIO_FN(ET0_ERXD7),\n\tGPIO_FN(HRTS0_A), GPIO_FN(RTS1_A), GPIO_FN(VI0_HSYNC),\n\t\tGPIO_FN(RMII0_TXD_EN_A), GPIO_FN(ET0_RX_DV),\n\tGPIO_FN(HSCK0_A), GPIO_FN(SCK1_A), GPIO_FN(VI0_VSYNC),\n\t\tGPIO_FN(RMII0_RX_ER_A), GPIO_FN(ET0_RX_ER),\n\tGPIO_FN(HRX0_A), GPIO_FN(RX1_A), GPIO_FN(VI0_DATA0_VI0_B0),\n\t\tGPIO_FN(RMII0_CRS_DV_A), GPIO_FN(ET0_CRS),\n\tGPIO_FN(HTX0_A), GPIO_FN(TX1_A), GPIO_FN(VI0_DATA1_VI0_B1),\n\t\tGPIO_FN(RMII0_MDC_A), GPIO_FN(ET0_COL),\n\tGPIO_FN(CTS0_B), GPIO_FN(VI0_DATA2_VI0_B2), GPIO_FN(RMII0_MDIO_A),\n\t\tGPIO_FN(ET0_MDC),\n\tGPIO_FN(RTS0_B), GPIO_FN(VI0_DATA3_VI0_B3), GPIO_FN(ET0_MDIO_A),\n\tGPIO_FN(SCK1_B), GPIO_FN(VI0_DATA4_VI0_B4), GPIO_FN(ET0_LINK_A),\n\tGPIO_FN(RX1_B), GPIO_FN(VI0_DATA5_VI0_B5), GPIO_FN(ET0_MAGIC_A),\n\tGPIO_FN(TX1_B), GPIO_FN(VI0_DATA6_VI0_G0), GPIO_FN(ET0_PHY_INT_A),\n\tGPIO_FN(CTS1_B), GPIO_FN(VI0_DATA7_VI0_G1),\n\tGPIO_FN(RTS1_B), GPIO_FN(VI0_G2),\n\tGPIO_FN(SCK2_A), GPIO_FN(VI0_G3),\n\n\t \n\tGPIO_FN(REF50CK), GPIO_FN(CTS1_E), GPIO_FN(HCTS0_D),\n\tGPIO_FN(REF125CK), GPIO_FN(ADTRG), GPIO_FN(RX5_C),\n\tGPIO_FN(SD2_WP_A), GPIO_FN(TX5_A), GPIO_FN(VI0_R5),\n\tGPIO_FN(SD2_CD_A), GPIO_FN(RX5_A), GPIO_FN(VI0_R4),\n\t\tGPIO_FN(ET0_PHY_INT_B),\n\tGPIO_FN(SD2_DAT3_A), GPIO_FN(TX4_A), GPIO_FN(VI0_R3),\n\t\tGPIO_FN(ET0_MAGIC_B),\n\tGPIO_FN(SD2_DAT2_A), GPIO_FN(RX4_A), GPIO_FN(VI0_R2),\n\t\tGPIO_FN(ET0_LINK_B),\n\tGPIO_FN(SD2_DAT1_A), GPIO_FN(TX3_A), GPIO_FN(VI0_R1),\n\t\tGPIO_FN(ET0_MDIO_B),\n\tGPIO_FN(SD2_DAT0_A), GPIO_FN(RX3_A), GPIO_FN(VI0_R0),\n\t\tGPIO_FN(ET0_ERXD3_B),\n\tGPIO_FN(SD2_CMD_A), GPIO_FN(TX2_A), GPIO_FN(VI0_G5),\n\t\tGPIO_FN(ET0_ERXD2_B),\n\tGPIO_FN(SD2_CLK_A), GPIO_FN(RX2_A), GPIO_FN(VI0_G4),\n\t\tGPIO_FN(ET0_RX_CLK_B),\n\n\t \n\tGPIO_FN(DU0_DG1), GPIO_FN(CTS1_C), GPIO_FN(HRTS0_D),\n\t\tGPIO_FN(TIOC1B_A), GPIO_FN(HIFD09),\n\tGPIO_FN(DU0_DG0), GPIO_FN(TX1_C), GPIO_FN(HSCK0_D),\n\t\tGPIO_FN(IECLK_A), GPIO_FN(TIOC1A_A), GPIO_FN(HIFD08),\n\tGPIO_FN(DU0_DR7), GPIO_FN(RX1_C), GPIO_FN(TIOC0D_A),\n\t\tGPIO_FN(HIFD07),\n\tGPIO_FN(DU0_DR6), GPIO_FN(SCK1_C), GPIO_FN(TIOC0C_A),\n\t\tGPIO_FN(HIFD06),\n\tGPIO_FN(DU0_DR5), GPIO_FN(RTS0_C), GPIO_FN(TIOC0B_A),\n\t\tGPIO_FN(HIFD05),\n\tGPIO_FN(DU0_DR4), GPIO_FN(CTS0_C), GPIO_FN(TIOC0A_A),\n\t\tGPIO_FN(HIFD04),\n\tGPIO_FN(DU0_DR3), GPIO_FN(TX0_B), GPIO_FN(TCLKD_A), GPIO_FN(HIFD03),\n\tGPIO_FN(DU0_DR2), GPIO_FN(RX0_B), GPIO_FN(TCLKC_A), GPIO_FN(HIFD02),\n\tGPIO_FN(DU0_DR1), GPIO_FN(SCK0_B), GPIO_FN(HTX0_D),\n\t\tGPIO_FN(IERX_A), GPIO_FN(TCLKB_A), GPIO_FN(HIFD01),\n\tGPIO_FN(DU0_DR0), GPIO_FN(SCIF_CLK_B), GPIO_FN(HRX0_D),\n\t\tGPIO_FN(IETX_A), GPIO_FN(TCLKA_A), GPIO_FN(HIFD00),\n\n\t \n\tGPIO_FN(DU0_DB4), GPIO_FN(HIFINT),\n\tGPIO_FN(DU0_DB3), GPIO_FN(TX5_B), GPIO_FN(TIOC4D_A), GPIO_FN(HIFRD),\n\tGPIO_FN(DU0_DB2), GPIO_FN(RX5_B), GPIO_FN(RMII0_TXD1_B),\n\t\tGPIO_FN(TIOC4C_A), GPIO_FN(HIFWR),\n\tGPIO_FN(DU0_DB1), GPIO_FN(TX4_C), GPIO_FN(RMII0_TXD0_B),\n\t\tGPIO_FN(TIOC4B_A), GPIO_FN(HIFRS),\n\tGPIO_FN(DU0_DB0), GPIO_FN(RX4_C), GPIO_FN(RMII0_TXD_EN_B),\n\t\tGPIO_FN(TIOC4A_A), GPIO_FN(HIFCS),\n\tGPIO_FN(DU0_DG7), GPIO_FN(TX3_C), GPIO_FN(RMII0_RXD1_B),\n\t\tGPIO_FN(TIOC3D_A), GPIO_FN(HIFD15),\n\tGPIO_FN(DU0_DG6), GPIO_FN(RX3_C), GPIO_FN(RMII0_RXD0_B),\n\t\tGPIO_FN(TIOC3C_A), GPIO_FN(HIFD14),\n\tGPIO_FN(DU0_DG5), GPIO_FN(TX2_C), GPIO_FN(RMII0_RX_ER_B),\n\t\tGPIO_FN(TIOC3B_A), GPIO_FN(HIFD13),\n\tGPIO_FN(DU0_DG4), GPIO_FN(RX2_C), GPIO_FN(RMII0_CRS_DV_B),\n\t\tGPIO_FN(TIOC3A_A), GPIO_FN(HIFD12),\n\tGPIO_FN(DU0_DG3), GPIO_FN(SCK2_C), GPIO_FN(RMII0_MDIO_B),\n\t\tGPIO_FN(TIOC2B_A), GPIO_FN(HIFD11),\n\tGPIO_FN(DU0_DG2), GPIO_FN(RTS1_C), GPIO_FN(RMII0_MDC_B),\n\t\tGPIO_FN(TIOC2A_A), GPIO_FN(HIFD10),\n\n\t \n\tGPIO_FN(IRQ3_A), GPIO_FN(RTS0_A), GPIO_FN(HRTS0_B),\n\t\tGPIO_FN(ET0_ERXD3_A),\n\tGPIO_FN(IRQ2_A), GPIO_FN(CTS0_A), GPIO_FN(HCTS0_B),\n\t\tGPIO_FN(ET0_ERXD2_A),\n\tGPIO_FN(IRQ1_A), GPIO_FN(HSPI_RX_B), GPIO_FN(TX3_E),\n\t\tGPIO_FN(ET0_ERXD1),\n\tGPIO_FN(IRQ0_A), GPIO_FN(HSPI_TX_B), GPIO_FN(RX3_E),\n\t\tGPIO_FN(ET0_ERXD0),\n\tGPIO_FN(DU0_CDE), GPIO_FN(HTX0_B), GPIO_FN(AUDIO_CLKB_B),\n\t\tGPIO_FN(LCD_VCPWC_B),\n\tGPIO_FN(DU0_DISP), GPIO_FN(CAN0_TX_B), GPIO_FN(HRX0_B),\n\t\tGPIO_FN(AUDIO_CLKA_B),\n\tGPIO_FN(DU0_EXODDF_DU0_ODDF), GPIO_FN(CAN0_RX_B), GPIO_FN(HSCK0_B),\n\t\tGPIO_FN(SSI_SDATA1_B),\n\tGPIO_FN(DU0_EXVSYNC_DU0_VSYNC), GPIO_FN(HSPI_RX0_C),\n\t\tGPIO_FN(SSI_WS1_B),\n\tGPIO_FN(DU0_EXHSYNC_DU0_HSYNC), GPIO_FN(HSPI_TX0_C),\n\t\tGPIO_FN(SSI_SCK1_B),\n\tGPIO_FN(DU0_DOTCLKOUT), GPIO_FN(HSPI_CLK0_C),\n\t\tGPIO_FN(SSI_SDATA0_B),\n\tGPIO_FN(DU0_DOTCLKIN), GPIO_FN(HSPI_CS0_C),\n\t\tGPIO_FN(SSI_WS0_B),\n\tGPIO_FN(DU0_DB7), GPIO_FN(SSI_SCK0_B), GPIO_FN(HIFEBL_B),\n\tGPIO_FN(DU0_DB6), GPIO_FN(HIFRDY),\n\tGPIO_FN(DU0_DB5), GPIO_FN(HIFDREQ),\n\n\t \n\tGPIO_FN(SSI_SDATA1_A), GPIO_FN(VI1_3_B), GPIO_FN(LCD_DATA14_B),\n\tGPIO_FN(SSI_WS1_A), GPIO_FN(VI1_2_B), GPIO_FN(LCD_DATA13_B),\n\tGPIO_FN(SSI_SCK1_A), GPIO_FN(VI1_1_B), GPIO_FN(TIOC2B_B),\n\t\tGPIO_FN(LCD_DATA12_B),\n\tGPIO_FN(SSI_SDATA0_A), GPIO_FN(VI1_0_B), GPIO_FN(TIOC2A_B),\n\t\tGPIO_FN(LCD_DATA11_B),\n\tGPIO_FN(SSI_WS0_A), GPIO_FN(TIOC1B_B), GPIO_FN(LCD_DATA10_B),\n\tGPIO_FN(SSI_SCK0_A), GPIO_FN(TIOC1A_B), GPIO_FN(LCD_DATA9_B),\n\tGPIO_FN(VI1_7_A), GPIO_FN(FCE_B), GPIO_FN(LCD_DATA8_B),\n\tGPIO_FN(VI1_6_A), GPIO_FN(FD7_B), GPIO_FN(LCD_DATA7_B),\n\tGPIO_FN(VI1_5_A), GPIO_FN(FD6_B), GPIO_FN(LCD_DATA6_B),\n\tGPIO_FN(VI1_4_A), GPIO_FN(FD5_B), GPIO_FN(LCD_DATA5_B),\n\tGPIO_FN(VI1_3_A), GPIO_FN(FD4_B), GPIO_FN(LCD_DATA4_B),\n\tGPIO_FN(VI1_2_A), GPIO_FN(FD3_B), GPIO_FN(LCD_DATA3_B),\n\tGPIO_FN(VI1_1_A), GPIO_FN(FD2_B), GPIO_FN(LCD_DATA2_B),\n\tGPIO_FN(VI1_0_A), GPIO_FN(FD1_B), GPIO_FN(LCD_DATA1_B),\n\tGPIO_FN(VI1_CLK_A), GPIO_FN(FD0_B), GPIO_FN(LCD_DATA0_B),\n\n\t \n\tGPIO_FN(CAN1_TX_A), GPIO_FN(TX5_C), GPIO_FN(MLB_DAT),\n\tGPIO_FN(CAN0_RX_A), GPIO_FN(IRQ0_B), GPIO_FN(MLB_SIG),\n\tGPIO_FN(CAN1_RX_A), GPIO_FN(IRQ1_B),\n\tGPIO_FN(CAN0_TX_A), GPIO_FN(TX4_D), GPIO_FN(MLB_CLK),\n\tGPIO_FN(CAN_CLK_A), GPIO_FN(RX4_D),\n\tGPIO_FN(AUDIO_CLKOUT), GPIO_FN(TX1_E), GPIO_FN(HRTS0_C),\n\t\tGPIO_FN(FSE_B), GPIO_FN(LCD_M_DISP_B),\n\tGPIO_FN(AUDIO_CLKC), GPIO_FN(SCK1_E), GPIO_FN(HCTS0_C),\n\t\tGPIO_FN(FRB_B), GPIO_FN(LCD_VEPWC_B),\n\tGPIO_FN(AUDIO_CLKB_A), GPIO_FN(LCD_CLK_B),\n\tGPIO_FN(AUDIO_CLKA_A), GPIO_FN(VI1_CLK_B), GPIO_FN(SCK1_D),\n\t\tGPIO_FN(IECLK_B), GPIO_FN(LCD_FLM_B),\n\tGPIO_FN(SSI_SDATA3), GPIO_FN(VI1_7_B), GPIO_FN(HTX0_C),\n\t\tGPIO_FN(FWE_B), GPIO_FN(LCD_CL2_B),\n\tGPIO_FN(SSI_SDATA2), GPIO_FN(VI1_6_B), GPIO_FN(HRX0_C),\n\t\tGPIO_FN(FRE_B), GPIO_FN(LCD_CL1_B),\n\tGPIO_FN(SSI_WS23), GPIO_FN(VI1_5_B), GPIO_FN(TX1_D),\n\t\tGPIO_FN(HSCK0_C), GPIO_FN(FALE_B), GPIO_FN(LCD_DON_B),\n\tGPIO_FN(SSI_SCK23), GPIO_FN(VI1_4_B), GPIO_FN(RX1_D),\n\t\tGPIO_FN(FCLE_B), GPIO_FN(LCD_DATA15_B),\n\n\t \n\tGPIO_FN(PRESETOUT), GPIO_FN(ST_CLKOUT),\n\tGPIO_FN(DACK1), GPIO_FN(HSPI_CS_B), GPIO_FN(TX4_B),\n\t\tGPIO_FN(ET0_RX_CLK_A),\n\tGPIO_FN(DREQ1), GPIO_FN(HSPI_CLK_B), GPIO_FN(RX4_B),\n\t\tGPIO_FN(ET0_PHY_INT_C), GPIO_FN(ET0_TX_CLK_A),\n\tGPIO_FN(DACK0), GPIO_FN(SD1_DAT3_A), GPIO_FN(ET0_TX_ER),\n\tGPIO_FN(DREQ0), GPIO_FN(SD1_CLK_A), GPIO_FN(ET0_TX_EN),\n\tGPIO_FN(USB_OVC1), GPIO_FN(RX3_D), GPIO_FN(CAN1_RX_B),\n\t\tGPIO_FN(RX5_D), GPIO_FN(IERX_B),\n\tGPIO_FN(PENC1), GPIO_FN(TX3_D), GPIO_FN(CAN1_TX_B),\n\t\tGPIO_FN(TX5_D), GPIO_FN(IETX_B),\n\tGPIO_FN(TX0_A), GPIO_FN(HSPI_TX_A),\n\tGPIO_FN(RX0_A), GPIO_FN(HSPI_RX_A), GPIO_FN(RMII0_RXD0_A),\n\t\tGPIO_FN(ET0_ERXD6),\n\tGPIO_FN(SCK0_A), GPIO_FN(HSPI_CS_A), GPIO_FN(VI0_CLKENB),\n\t\tGPIO_FN(RMII0_TXD1_A), GPIO_FN(ET0_ERXD5),\n\tGPIO_FN(SCIF_CLK_A), GPIO_FN(HSPI_CLK_A), GPIO_FN(VI0_CLK),\n\t\tGPIO_FN(RMII0_TXD0_A), GPIO_FN(ET0_ERXD4),\n\tGPIO_FN(SDSELF), GPIO_FN(RTS1_E),\n\tGPIO_FN(SDA0), GPIO_FN(HIFEBL_A),\n\tGPIO_FN(SDA1), GPIO_FN(RX1_E),\n\tGPIO_FN(SCL1), GPIO_FN(SCIF_CLK_C),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"GPSR0\", 0xFFFC0004, 32, 1, GROUP(\n\t\tGP_0_31_FN, FN_IP2_2_0,\n\t\tGP_0_30_FN, FN_IP1_31_29,\n\t\tGP_0_29_FN, FN_IP1_28_26,\n\t\tGP_0_28_FN, FN_IP1_25_23,\n\t\tGP_0_27_FN, FN_IP1_22_20,\n\t\tGP_0_26_FN, FN_IP1_19_18,\n\t\tGP_0_25_FN, FN_IP1_17_16,\n\t\tGP_0_24_FN, FN_IP0_5_4,\n\t\tGP_0_23_FN, FN_IP0_3_2,\n\t\tGP_0_22_FN, FN_IP0_1_0,\n\t\tGP_0_21_FN, FN_IP11_28,\n\t\tGP_0_20_FN, FN_IP1_7_6,\n\t\tGP_0_19_FN, FN_IP1_5_4,\n\t\tGP_0_18_FN, FN_IP1_3_2,\n\t\tGP_0_17_FN, FN_IP1_1_0,\n\t\tGP_0_16_FN, FN_IP0_31_30,\n\t\tGP_0_15_FN, FN_IP0_29_28,\n\t\tGP_0_14_FN, FN_IP0_27_26,\n\t\tGP_0_13_FN, FN_IP0_25_24,\n\t\tGP_0_12_FN, FN_IP0_23_22,\n\t\tGP_0_11_FN, FN_IP0_21_20,\n\t\tGP_0_10_FN, FN_IP0_19_18,\n\t\tGP_0_9_FN, FN_IP0_17_16,\n\t\tGP_0_8_FN, FN_IP0_15_14,\n\t\tGP_0_7_FN, FN_IP0_13_12,\n\t\tGP_0_6_FN, FN_IP0_11_10,\n\t\tGP_0_5_FN, FN_IP0_9_8,\n\t\tGP_0_4_FN, FN_IP0_7_6,\n\t\tGP_0_3_FN, FN_IP1_15_14,\n\t\tGP_0_2_FN, FN_IP1_13_12,\n\t\tGP_0_1_FN, FN_IP1_11_10,\n\t\tGP_0_0_FN, FN_IP1_9_8 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xFFFC0008, 32, 1, GROUP(\n\t\tGP_1_31_FN, FN_IP11_25_23,\n\t\tGP_1_30_FN, FN_IP2_13_11,\n\t\tGP_1_29_FN, FN_IP2_10_8,\n\t\tGP_1_28_FN, FN_IP2_7_5,\n\t\tGP_1_27_FN, FN_IP3_26_24,\n\t\tGP_1_26_FN, FN_IP3_23_21,\n\t\tGP_1_25_FN, FN_IP2_4_3,\n\t\tGP_1_24_FN, FN_WE1,\n\t\tGP_1_23_FN, FN_WE0,\n\t\tGP_1_22_FN, FN_IP3_19_18,\n\t\tGP_1_21_FN, FN_RD,\n\t\tGP_1_20_FN, FN_IP3_17_15,\n\t\tGP_1_19_FN, FN_IP3_14_12,\n\t\tGP_1_18_FN, FN_IP3_11_9,\n\t\tGP_1_17_FN, FN_IP3_8_6,\n\t\tGP_1_16_FN, FN_IP3_5_3,\n\t\tGP_1_15_FN, FN_EX_CS0,\n\t\tGP_1_14_FN, FN_IP3_2,\n\t\tGP_1_13_FN, FN_CS0,\n\t\tGP_1_12_FN, FN_BS,\n\t\tGP_1_11_FN, FN_CLKOUT,\n\t\tGP_1_10_FN, FN_IP3_1_0,\n\t\tGP_1_9_FN, FN_IP2_30_28,\n\t\tGP_1_8_FN, FN_IP2_27_25,\n\t\tGP_1_7_FN, FN_IP2_24_23,\n\t\tGP_1_6_FN, FN_IP2_22_20,\n\t\tGP_1_5_FN, FN_IP2_19_17,\n\t\tGP_1_4_FN, FN_IP2_16_14,\n\t\tGP_1_3_FN, FN_IP11_22_21,\n\t\tGP_1_2_FN, FN_IP11_20_19,\n\t\tGP_1_1_FN, FN_IP3_29_27,\n\t\tGP_1_0_FN, FN_IP3_20 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xFFFC000C, 32, 1, GROUP(\n\t\tGP_2_31_FN, FN_IP4_31_30,\n\t\tGP_2_30_FN, FN_IP5_2_0,\n\t\tGP_2_29_FN, FN_IP5_5_3,\n\t\tGP_2_28_FN, FN_IP5_8_6,\n\t\tGP_2_27_FN, FN_IP5_11_9,\n\t\tGP_2_26_FN, FN_IP5_14_12,\n\t\tGP_2_25_FN, FN_IP5_17_15,\n\t\tGP_2_24_FN, FN_IP5_20_18,\n\t\tGP_2_23_FN, FN_IP5_22_21,\n\t\tGP_2_22_FN, FN_IP5_24_23,\n\t\tGP_2_21_FN, FN_IP5_26_25,\n\t\tGP_2_20_FN, FN_IP4_29_28,\n\t\tGP_2_19_FN, FN_IP4_27_26,\n\t\tGP_2_18_FN, FN_IP4_25_24,\n\t\tGP_2_17_FN, FN_IP4_23_22,\n\t\tGP_2_16_FN, FN_IP4_21_20,\n\t\tGP_2_15_FN, FN_IP4_19_18,\n\t\tGP_2_14_FN, FN_IP4_17_15,\n\t\tGP_2_13_FN, FN_IP4_14_12,\n\t\tGP_2_12_FN, FN_IP4_11_9,\n\t\tGP_2_11_FN, FN_IP4_8_6,\n\t\tGP_2_10_FN, FN_IP4_5_3,\n\t\tGP_2_9_FN, FN_IP8_27_26,\n\t\tGP_2_8_FN, FN_IP11_12,\n\t\tGP_2_7_FN, FN_IP8_25_23,\n\t\tGP_2_6_FN, FN_IP8_22_20,\n\t\tGP_2_5_FN, FN_IP11_27_26,\n\t\tGP_2_4_FN, FN_IP8_29_28,\n\t\tGP_2_3_FN, FN_IP4_2_0,\n\t\tGP_2_2_FN, FN_IP11_11_10,\n\t\tGP_2_1_FN, FN_IP11_9_7,\n\t\tGP_2_0_FN, FN_IP11_6_4 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR3\", 0xFFFC0010, 32, 1, GROUP(\n\t\tGP_3_31_FN, FN_IP9_1_0,\n\t\tGP_3_30_FN, FN_IP8_19_18,\n\t\tGP_3_29_FN, FN_IP8_17_16,\n\t\tGP_3_28_FN, FN_IP8_15_14,\n\t\tGP_3_27_FN, FN_IP8_13_12,\n\t\tGP_3_26_FN, FN_IP8_11_10,\n\t\tGP_3_25_FN, FN_IP8_9_8,\n\t\tGP_3_24_FN, FN_IP8_7_6,\n\t\tGP_3_23_FN, FN_IP8_5_4,\n\t\tGP_3_22_FN, FN_IP8_3_2,\n\t\tGP_3_21_FN, FN_IP8_1_0,\n\t\tGP_3_20_FN, FN_IP7_30_29,\n\t\tGP_3_19_FN, FN_IP7_28_27,\n\t\tGP_3_18_FN, FN_IP7_26_24,\n\t\tGP_3_17_FN, FN_IP7_23_21,\n\t\tGP_3_16_FN, FN_IP7_20_18,\n\t\tGP_3_15_FN, FN_IP7_17_15,\n\t\tGP_3_14_FN, FN_IP7_14_12,\n\t\tGP_3_13_FN, FN_IP7_11_9,\n\t\tGP_3_12_FN, FN_IP7_8_6,\n\t\tGP_3_11_FN, FN_IP7_5_3,\n\t\tGP_3_10_FN, FN_IP7_2_0,\n\t\tGP_3_9_FN, FN_IP6_23_21,\n\t\tGP_3_8_FN, FN_IP6_20_18,\n\t\tGP_3_7_FN, FN_IP6_17_16,\n\t\tGP_3_6_FN, FN_IP6_15_14,\n\t\tGP_3_5_FN, FN_IP6_13_12,\n\t\tGP_3_4_FN, FN_IP6_11_10,\n\t\tGP_3_3_FN, FN_IP6_9_8,\n\t\tGP_3_2_FN, FN_IP6_7_6,\n\t\tGP_3_1_FN, FN_IP6_5_3,\n\t\tGP_3_0_FN, FN_IP6_2_0 ))\n\t},\n\n\t{ PINMUX_CFG_REG(\"GPSR4\", 0xFFFC0014, 32, 1, GROUP(\n\t\tGP_4_31_FN, FN_IP10_24_23,\n\t\tGP_4_30_FN, FN_IP10_22,\n\t\tGP_4_29_FN, FN_IP11_18_16,\n\t\tGP_4_28_FN, FN_USB_OVC0,\n\t\tGP_4_27_FN, FN_IP11_15_13,\n\t\tGP_4_26_FN, FN_PENC0,\n\t\tGP_4_25_FN, FN_IP11_2,\n\t\tGP_4_24_FN, FN_SCL0,\n\t\tGP_4_23_FN, FN_IP11_1,\n\t\tGP_4_22_FN, FN_IP11_0,\n\t\tGP_4_21_FN, FN_IP10_21_19,\n\t\tGP_4_20_FN, FN_IP10_18_16,\n\t\tGP_4_19_FN, FN_IP10_15,\n\t\tGP_4_18_FN, FN_IP10_14_12,\n\t\tGP_4_17_FN, FN_IP10_11_9,\n\t\tGP_4_16_FN, FN_IP10_8_6,\n\t\tGP_4_15_FN, FN_IP10_5_3,\n\t\tGP_4_14_FN, FN_IP10_2_0,\n\t\tGP_4_13_FN, FN_IP9_29_28,\n\t\tGP_4_12_FN, FN_IP9_27_26,\n\t\tGP_4_11_FN, FN_IP9_9_8,\n\t\tGP_4_10_FN, FN_IP9_7_6,\n\t\tGP_4_9_FN, FN_IP9_5_4,\n\t\tGP_4_8_FN, FN_IP9_3_2,\n\t\tGP_4_7_FN, FN_IP9_17_16,\n\t\tGP_4_6_FN, FN_IP9_15_14,\n\t\tGP_4_5_FN, FN_IP9_13_12,\n\t\tGP_4_4_FN, FN_IP9_11_10,\n\t\tGP_4_3_FN, FN_IP9_25_24,\n\t\tGP_4_2_FN, FN_IP9_23_22,\n\t\tGP_4_1_FN, FN_IP9_21_20,\n\t\tGP_4_0_FN, FN_IP9_19_18 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR5\", 0xFFFC0018, 32,\n\t\t\t     GROUP(-20, 1, 1, -6, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_5_11_FN, FN_IP10_29_28,\n\t\tGP_5_10_FN, FN_IP10_27_26,\n\t\t \n\t\tGP_5_3_FN, FN_IRQ3_B,\n\t\tGP_5_2_FN, FN_IRQ2_B,\n\t\tGP_5_1_FN, FN_IP11_3,\n\t\tGP_5_0_FN, FN_IP10_25 ))\n\t},\n\n\t{ PINMUX_CFG_REG_VAR(\"IPSR0\", 0xFFFC001C, 32,\n\t\t\tGROUP(2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2),\n\t\t\tGROUP(\n\t\t \n\t\tFN_A15, FN_ST0_VCO_CLKIN, FN_LCD_DATA15_A,\n\t\t\tFN_TIOC3D_C,\n\t\t \n\t\tFN_A14, FN_LCD_DATA14_A, FN_TIOC3C_C, 0,\n\t\t \n\t\tFN_A13, FN_LCD_DATA13_A, FN_TIOC3B_C, 0,\n\t\t \n\t\tFN_A12, FN_LCD_DATA12_A, FN_TIOC3A_C, 0,\n\t\t \n\t\tFN_A11, FN_ST0_D7, FN_LCD_DATA11_A, FN_TIOC2B_C,\n\t\t \n\t\tFN_A10, FN_ST0_D6, FN_LCD_DATA10_A, FN_TIOC2A_C,\n\t\t \n\t\tFN_A9, FN_ST0_D5, FN_LCD_DATA9_A, FN_TIOC1B_C,\n\t\t \n\t\tFN_A8, FN_ST0_D4, FN_LCD_DATA8_A, FN_TIOC1A_C,\n\t\t \n\t\tFN_A7, FN_ST0_D3, FN_LCD_DATA7_A, FN_TIOC0D_C,\n\t\t \n\t\tFN_A6, FN_ST0_D2, FN_LCD_DATA6_A, FN_TIOC0C_C,\n\t\t \n\t\tFN_A5, FN_ST0_D1, FN_LCD_DATA5_A, FN_TIOC0B_C,\n\t\t \n\t\tFN_A4, FN_ST0_D0, FN_LCD_DATA4_A, FN_TIOC0A_C,\n\t\t \n\t\tFN_A3, FN_ST0_VLD, FN_LCD_DATA3_A, FN_TCLKD_C,\n\t\t \n\t\tFN_A2, FN_ST0_SYC, FN_LCD_DATA2_A, FN_TCLKC_C,\n\t\t \n\t\tFN_A1, FN_ST0_REQ, FN_LCD_DATA1_A, FN_TCLKB_C,\n\t\t \n\t\tFN_A0, FN_ST0_CLKIN, FN_LCD_DATA0_A, FN_TCLKA_C ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR1\", 0xFFFC0020, 32,\n\t\t\tGROUP(3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2),\n\t\t\tGROUP(\n\t\t \n\t\tFN_D3, FN_SD0_DAT3_A, FN_MMC_D3_A, FN_ST1_D6,\n\t\t\tFN_FD3_A, 0, 0, 0,\n\t\t \n\t\tFN_D2, FN_SD0_DAT2_A, FN_MMC_D2_A, FN_ST1_D5,\n\t\t\tFN_FD2_A, 0, 0, 0,\n\t\t \n\t\tFN_D1, FN_SD0_DAT1_A, FN_MMC_D1_A, FN_ST1_D4,\n\t\t\tFN_FD1_A, 0, 0, 0,\n\t\t \n\t\tFN_D0, FN_SD0_DAT0_A, FN_MMC_D0_A, FN_ST1_D3,\n\t\t\tFN_FD0_A, 0, 0, 0,\n\t\t \n\t\tFN_A25, FN_TX2_D, FN_ST1_D2, 0,\n\t\t \n\t\tFN_A24, FN_RX2_D, FN_ST1_D1, 0,\n\t\t \n\t\tFN_A23, FN_ST1_D0, FN_LCD_M_DISP_A, 0,\n\t\t \n\t\tFN_A22, FN_ST1_VLD, FN_LCD_VEPWC_A, 0,\n\t\t \n\t\tFN_A21, FN_ST1_SYC, FN_LCD_VCPWC_A, 0,\n\t\t \n\t\tFN_A20, FN_ST1_REQ, FN_LCD_FLM_A, 0,\n\t\t \n\t\tFN_A19, FN_ST1_CLKIN, FN_LCD_CLK_A,\tFN_TIOC4D_C,\n\t\t \n\t\tFN_A18, FN_ST1_PWM, FN_LCD_CL2_A, FN_TIOC4C_C,\n\t\t \n\t\tFN_A17, FN_ST1_VCO_CLKIN, FN_LCD_CL1_A,\tFN_TIOC4B_C,\n\t\t \n\t\tFN_A16, FN_ST0_PWM, FN_LCD_DON_A, FN_TIOC4A_C ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR2\", 0xFFFC0024, 32,\n\t\t\t     GROUP(-1, 3, 3, 2, 3, 3, 3, 3, 3, 3, 2, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_D14, FN_TX2_B, 0, FN_FSE_A,\n\t\t\tFN_ET0_TX_CLK_B, 0, 0, 0,\n\t\t \n\t\tFN_D13, FN_RX2_B, 0, FN_FRB_A,\n\t\t\tFN_ET0_ETXD6_B, 0, 0, 0,\n\t\t \n\t\tFN_D12, 0, FN_FWE_A, FN_ET0_ETXD5_B,\n\t\t \n\t\tFN_D11, FN_RSPI_MISO_A, 0, FN_QMI_QIO1_A,\n\t\t\tFN_FRE_A, FN_ET0_ETXD3_B, 0, 0,\n\t\t \n\t\tFN_D10, FN_RSPI_MOSI_A, 0, FN_QMO_QIO0_A,\n\t\t\tFN_FALE_A, FN_ET0_ETXD2_B, 0, 0,\n\t\t \n\t\tFN_D9, FN_SD0_CMD_A, FN_MMC_CMD_A, FN_QIO3_A,\n\t\t\tFN_FCLE_A, FN_ET0_ETXD1_B, 0, 0,\n\t\t \n\t\tFN_D8, FN_SD0_CLK_A, FN_MMC_CLK_A, FN_QIO2_A,\n\t\t\tFN_FCE_A, FN_ET0_GTX_CLK_B, 0, 0,\n\t\t \n\t\tFN_D7, FN_RSPI_SSL_A, FN_MMC_D7_A, FN_QSSL_A,\n\t\t\tFN_FD7_A, 0, 0, 0,\n\t\t \n\t\tFN_D6, FN_RSPI_RSPCK_A, FN_MMC_D6_A, FN_QSPCLK_A,\n\t\t\tFN_FD6_A, 0, 0, 0,\n\t\t \n\t\tFN_D5, FN_SD0_WP_A, FN_MMC_D5_A, FN_FD5_A,\n\t\t \n\t\tFN_D4, FN_SD0_CD_A, FN_MMC_D4_A, FN_ST1_D7,\n\t\t\tFN_FD4_A, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR3\", 0xFFFC0028, 32,\n\t\t\t     GROUP(-2, 3, 3, 3, 1, 2, 3, 3, 3, 3, 3, 1, 2),\n\t\t\t     GROUP(\n\t     \n\t     \n\t\tFN_DRACK0, FN_SD1_DAT2_A, FN_ATAG, FN_TCLK1_A,\n\t\tFN_ET0_ETXD7, 0, 0, 0,\n\t     \n\t\tFN_EX_WAIT2, FN_SD1_DAT1_A, FN_DACK2, FN_CAN1_RX_C,\n\t\tFN_ET0_MAGIC_C, FN_ET0_ETXD6_A, 0, 0,\n\t     \n\t\tFN_EX_WAIT1, FN_SD1_DAT0_A, FN_DREQ2, FN_CAN1_TX_C,\n\t\tFN_ET0_LINK_C, FN_ET0_ETXD5_A, 0, 0,\n\t     \n\t\tFN_EX_WAIT0, FN_TCLK1_B,\n\t     \n\t\tFN_RD_WR, FN_TCLK0, FN_CAN_CLK_B, FN_ET0_ETXD4,\n\t     \n\t\tFN_EX_CS5, FN_SD1_CMD_A, FN_ATADIR, FN_QSSL_B,\n\t\tFN_ET0_ETXD3_A, 0, 0, 0,\n\t     \n\t\tFN_EX_CS4, FN_SD1_WP_A, FN_ATAWR, FN_QMI_QIO1_B,\n\t\tFN_ET0_ETXD2_A, 0, 0, 0,\n\t     \n\t\tFN_EX_CS3, FN_SD1_CD_A, FN_ATARD, FN_QMO_QIO0_B,\n\t\tFN_ET0_ETXD1_A, 0, 0, 0,\n\t     \n\t\tFN_EX_CS2, FN_TX3_B, FN_ATACS1, FN_QSPCLK_B,\n\t\tFN_ET0_GTX_CLK_A, 0, 0, 0,\n\t     \n\t\tFN_EX_CS1, FN_RX3_B, FN_ATACS0, FN_QIO2_B,\n\t\tFN_ET0_ETXD0, 0, 0, 0,\n\t     \n\t\tFN_CS1_A26, FN_QIO3_B,\n\t     \n\t\tFN_D15, FN_SCK2_B, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR4\", 0xFFFC002C, 32,\n\t\t\t     GROUP(2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t     \n\t\t0, FN_SCK2_A, FN_VI0_G3, 0,\n\t     \n\t\t0, FN_RTS1_B, FN_VI0_G2, 0,\n\t     \n\t\t0, FN_CTS1_B, FN_VI0_DATA7_VI0_G1, 0,\n\t     \n\t\t0, FN_TX1_B, FN_VI0_DATA6_VI0_G0, FN_ET0_PHY_INT_A,\n\t     \n\t\t0, FN_RX1_B, FN_VI0_DATA5_VI0_B5, FN_ET0_MAGIC_A,\n\t     \n\t\t0, FN_SCK1_B, FN_VI0_DATA4_VI0_B4, FN_ET0_LINK_A,\n\t     \n\t\t0, FN_RTS0_B, FN_VI0_DATA3_VI0_B3, FN_ET0_MDIO_A,\n\t     \n\t\t0, FN_CTS0_B, FN_VI0_DATA2_VI0_B2, FN_RMII0_MDIO_A,\n\t\t\tFN_ET0_MDC, 0, 0, 0,\n\t     \n\t\tFN_HTX0_A, FN_TX1_A, FN_VI0_DATA1_VI0_B1, FN_RMII0_MDC_A,\n\t\t\tFN_ET0_COL, 0, 0, 0,\n\t     \n\t\tFN_HRX0_A, FN_RX1_A, FN_VI0_DATA0_VI0_B0, FN_RMII0_CRS_DV_A,\n\t\t\tFN_ET0_CRS, 0, 0, 0,\n\t     \n\t\tFN_HSCK0_A, FN_SCK1_A, FN_VI0_VSYNC, FN_RMII0_RX_ER_A,\n\t\t\tFN_ET0_RX_ER, 0, 0, 0,\n\t     \n\t\tFN_HRTS0_A, FN_RTS1_A, FN_VI0_HSYNC, FN_RMII0_TXD_EN_A,\n\t\t\tFN_ET0_RX_DV, 0, 0, 0,\n\t     \n\t\tFN_HCTS0_A, FN_CTS1_A, FN_VI0_FIELD, FN_RMII0_RXD1_A,\n\t\t\tFN_ET0_ERXD7, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR5\", 0xFFFC0030, 32,\n\t\t\t     GROUP(-5, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t     \n\t     \n\t\tFN_REF50CK, FN_CTS1_E, FN_HCTS0_D, 0,\n\t     \n\t\tFN_REF125CK, FN_ADTRG, FN_RX5_C, 0,\n\t     \n\t\tFN_SD2_WP_A, FN_TX5_A, FN_VI0_R5, 0,\n\t     \n\t\tFN_SD2_CD_A, FN_RX5_A, FN_VI0_R4, 0,\n\t\t0, 0, 0, FN_ET0_PHY_INT_B,\n\t     \n\t\tFN_SD2_DAT3_A, FN_TX4_A, FN_VI0_R3, 0,\n\t\t0, 0, 0, FN_ET0_MAGIC_B,\n\t     \n\t\tFN_SD2_DAT2_A, FN_RX4_A, FN_VI0_R2, 0,\n\t\t0, 0, 0, FN_ET0_LINK_B,\n\t     \n\t\tFN_SD2_DAT1_A, FN_TX3_A, FN_VI0_R1, 0,\n\t\t0, 0, 0, FN_ET0_MDIO_B,\n\t     \n\t\tFN_SD2_DAT0_A, FN_RX3_A, FN_VI0_R0, 0,\n\t\t0, 0, 0, FN_ET0_ERXD3_B,\n\t     \n\t\tFN_SD2_CMD_A, FN_TX2_A, FN_VI0_G5, 0,\n\t\t0, 0, 0, FN_ET0_ERXD2_B,\n\t     \n\t\tFN_SD2_CLK_A, FN_RX2_A, FN_VI0_G4, 0,\n\t\tFN_ET0_RX_CLK_B, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR6\", 0xFFFC0034, 32,\n\t\t\t     GROUP(-8, 3, 3, 2, 2, 2, 2, 2, 2, 3, 3),\n\t\t\t     GROUP(\n\t     \n\t     \n\t\tFN_DU0_DG1, FN_CTS1_C, FN_HRTS0_D, FN_TIOC1B_A,\n\t\tFN_HIFD09, 0, 0, 0,\n\t     \n\t\tFN_DU0_DG0, FN_TX1_C, FN_HSCK0_D, FN_IECLK_A,\n\t\tFN_TIOC1A_A, FN_HIFD08, 0, 0,\n\t     \n\t\tFN_DU0_DR7, FN_RX1_C, FN_TIOC0D_A, FN_HIFD07,\n\t     \n\t\tFN_DU0_DR6, FN_SCK1_C, FN_TIOC0C_A, FN_HIFD06,\n\t     \n\t\tFN_DU0_DR5, FN_RTS0_C, FN_TIOC0B_A, FN_HIFD05,\n\t     \n\t\tFN_DU0_DR4, FN_CTS0_C, FN_TIOC0A_A, FN_HIFD04,\n\t     \n\t\tFN_DU0_DR3, FN_TX0_B, FN_TCLKD_A, FN_HIFD03,\n\t     \n\t\tFN_DU0_DR2, FN_RX0_B, FN_TCLKC_A, FN_HIFD02,\n\t     \n\t\tFN_DU0_DR1, FN_SCK0_B, FN_HTX0_D, FN_IERX_A,\n\t\tFN_TCLKB_A, FN_HIFD01, 0, 0,\n\t     \n\t\tFN_DU0_DR0, FN_SCIF_CLK_B, FN_HRX0_D, FN_IETX_A,\n\t\tFN_TCLKA_A, FN_HIFD00, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR7\", 0xFFFC0038, 32,\n\t\t\t     GROUP(-1, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t     \n\t     \n\t\tFN_DU0_DB4, 0, FN_HIFINT, 0,\n\t     \n\t\tFN_DU0_DB3, FN_TX5_B, FN_TIOC4D_A, FN_HIFRD,\n\t     \n\t\tFN_DU0_DB2, FN_RX5_B, FN_RMII0_TXD1_B, FN_TIOC4C_A,\n\t\tFN_HIFWR, 0, 0, 0,\n\t     \n\t\tFN_DU0_DB1, FN_TX4_C, FN_RMII0_TXD0_B, FN_TIOC4B_A,\n\t\tFN_HIFRS, 0, 0, 0,\n\t     \n\t\tFN_DU0_DB0, FN_RX4_C, FN_RMII0_TXD_EN_B, FN_TIOC4A_A,\n\t\tFN_HIFCS, 0, 0, 0,\n\t     \n\t\tFN_DU0_DG7, FN_TX3_C, FN_RMII0_RXD1_B, FN_TIOC3D_A,\n\t\tFN_HIFD15, 0, 0, 0,\n\t     \n\t\tFN_DU0_DG6, FN_RX3_C, FN_RMII0_RXD0_B, FN_TIOC3C_A,\n\t\tFN_HIFD14, 0, 0, 0,\n\t     \n\t\tFN_DU0_DG5, FN_TX2_C, FN_RMII0_RX_ER_B, FN_TIOC3B_A,\n\t\tFN_HIFD13, 0, 0, 0,\n\t     \n\t\tFN_DU0_DG4, FN_RX2_C, FN_RMII0_CRS_DV_B, FN_TIOC3A_A,\n\t\tFN_HIFD12, 0, 0, 0,\n\t     \n\t\tFN_DU0_DG3, FN_SCK2_C, FN_RMII0_MDIO_B, FN_TIOC2B_A,\n\t\tFN_HIFD11, 0, 0, 0,\n\t     \n\t\tFN_DU0_DG2, FN_RTS1_C, FN_RMII0_MDC_B, FN_TIOC2A_A,\n\t\tFN_HIFD10, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR8\", 0xFFFC003C, 32,\n\t\t\t     GROUP(-2, 2, 2, 3, 3, 2, 2, 2, 2, 2, 2, 2,\n\t\t\t\t   2, 2, 2),\n\t\t\t     GROUP(\n\t     \n\t     \n\t\tFN_IRQ3_A, FN_RTS0_A, FN_HRTS0_B, FN_ET0_ERXD3_A,\n\t     \n\t\tFN_IRQ2_A, FN_CTS0_A, FN_HCTS0_B, FN_ET0_ERXD2_A,\n\t     \n\t\tFN_IRQ1_A, 0, FN_HSPI_RX_B, FN_TX3_E,\n\t\t\tFN_ET0_ERXD1, 0, 0, 0,\n\t     \n\t\tFN_IRQ0_A, 0, FN_HSPI_TX_B, FN_RX3_E,\n\t\t\tFN_ET0_ERXD0, 0, 0, 0,\n\t     \n\t\tFN_DU0_CDE, FN_HTX0_B, FN_AUDIO_CLKB_B, FN_LCD_VCPWC_B,\n\t     \n\t\tFN_DU0_DISP, FN_CAN0_TX_B, FN_HRX0_B, FN_AUDIO_CLKA_B,\n\t     \n\t\tFN_DU0_EXODDF_DU0_ODDF, FN_CAN0_RX_B, FN_HSCK0_B,\n\t\t\tFN_SSI_SDATA1_B,\n\t     \n\t\tFN_DU0_EXVSYNC_DU0_VSYNC, 0, FN_HSPI_RX0_C, FN_SSI_WS1_B,\n\t     \n\t\tFN_DU0_EXHSYNC_DU0_HSYNC, 0, FN_HSPI_TX0_C, FN_SSI_SCK1_B,\n\t     \n\t\tFN_DU0_DOTCLKOUT, 0, FN_HSPI_CLK0_C, FN_SSI_SDATA0_B,\n\t     \n\t\tFN_DU0_DOTCLKIN, 0, FN_HSPI_CS0_C, FN_SSI_WS0_B,\n\t     \n\t\tFN_DU0_DB7, 0, FN_SSI_SCK0_B, FN_HIFEBL_B,\n\t     \n\t\tFN_DU0_DB6, 0, FN_HIFRDY, 0,\n\t     \n\t\tFN_DU0_DB5, 0, FN_HIFDREQ, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR9\", 0xFFFC0040, 32,\n\t\t\t     GROUP(-2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2,\n\t\t\t\t   2, 2, 2, 2),\n\t\t\t     GROUP(\n\t     \n\t     \n\t\tFN_SSI_SDATA1_A, FN_VI1_3_B, FN_LCD_DATA14_B, 0,\n\t     \n\t\tFN_SSI_WS1_A, FN_VI1_2_B, FN_LCD_DATA13_B, 0,\n\t     \n\t\tFN_SSI_SCK1_A, FN_VI1_1_B, FN_TIOC2B_B, FN_LCD_DATA12_B,\n\t     \n\t\tFN_SSI_SDATA0_A, FN_VI1_0_B, FN_TIOC2A_B, FN_LCD_DATA11_B,\n\t     \n\t\tFN_SSI_WS0_A, FN_TIOC1B_B, FN_LCD_DATA10_B, 0,\n\t     \n\t\tFN_SSI_SCK0_A, FN_TIOC1A_B, FN_LCD_DATA9_B, 0,\n\t     \n\t\tFN_VI1_7_A, FN_FCE_B, FN_LCD_DATA8_B, 0,\n\t     \n\t\tFN_VI1_6_A, 0, FN_FD7_B, FN_LCD_DATA7_B,\n\t     \n\t\tFN_VI1_5_A, 0, FN_FD6_B, FN_LCD_DATA6_B,\n\t     \n\t\tFN_VI1_4_A, 0, FN_FD5_B, FN_LCD_DATA5_B,\n\t     \n\t\tFN_VI1_3_A, 0, FN_FD4_B, FN_LCD_DATA4_B,\n\t     \n\t\tFN_VI1_2_A, 0, FN_FD3_B, FN_LCD_DATA3_B,\n\t     \n\t\tFN_VI1_1_A, 0, FN_FD2_B, FN_LCD_DATA2_B,\n\t     \n\t\tFN_VI1_0_A, 0, FN_FD1_B, FN_LCD_DATA1_B,\n\t     \n\t\tFN_VI1_CLK_A, 0, FN_FD0_B, FN_LCD_DATA0_B ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR10\", 0xFFFC0044, 32,\n\t\t\t     GROUP(-2, 2, 2, 1, 2, 1, 3, 3, 1, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t     \n\t     \n\t\tFN_CAN1_TX_A, FN_TX5_C, FN_MLB_DAT, 0,\n\t     \n\t\tFN_CAN0_RX_A, FN_IRQ0_B, FN_MLB_SIG, 0,\n\t     \n\t\tFN_CAN1_RX_A, FN_IRQ1_B,\n\t     \n\t\tFN_CAN0_TX_A, FN_TX4_D, FN_MLB_CLK, 0,\n\t     \n\t\tFN_CAN_CLK_A, FN_RX4_D,\n\t     \n\t\tFN_AUDIO_CLKOUT, FN_TX1_E, 0, FN_HRTS0_C, FN_FSE_B,\n\t\tFN_LCD_M_DISP_B, 0, 0,\n\t     \n\t\tFN_AUDIO_CLKC, FN_SCK1_E, 0, FN_HCTS0_C, FN_FRB_B,\n\t\tFN_LCD_VEPWC_B, 0, 0,\n\t     \n\t\tFN_AUDIO_CLKB_A, FN_LCD_CLK_B,\n\t     \n\t\tFN_AUDIO_CLKA_A, FN_VI1_CLK_B, FN_SCK1_D, FN_IECLK_B,\n\t\tFN_LCD_FLM_B, 0, 0, 0,\n\t     \n\t\tFN_SSI_SDATA3, FN_VI1_7_B, 0, FN_HTX0_C, FN_FWE_B,\n\t\tFN_LCD_CL2_B, 0, 0,\n\t     \n\t\tFN_SSI_SDATA2, FN_VI1_6_B, 0, FN_HRX0_C, FN_FRE_B,\n\t\tFN_LCD_CL1_B, 0, 0,\n\t     \n\t\tFN_SSI_WS23, FN_VI1_5_B, FN_TX1_D, FN_HSCK0_C, FN_FALE_B,\n\t\tFN_LCD_DON_B, 0, 0,\n\t     \n\t\tFN_SSI_SCK23, FN_VI1_4_B, FN_RX1_D, FN_FCLE_B,\n\t\tFN_LCD_DATA15_B, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR11\", 0xFFFC0048, 32,\n\t\t\t     GROUP(-3, 1, 2, 3, 2, 2, 3, 3, 1, 2, 3, 3,\n\t\t\t\t   1, 1, 1, 1),\n\t\t\t     GROUP(\n\t     \n\t     \n\t\tFN_PRESETOUT, FN_ST_CLKOUT,\n\t     \n\t\tFN_DACK1, FN_HSPI_CS_B, FN_TX4_B, FN_ET0_RX_CLK_A,\n\t     \n\t\tFN_DREQ1, FN_HSPI_CLK_B, FN_RX4_B, FN_ET0_PHY_INT_C,\n\t\tFN_ET0_TX_CLK_A, 0, 0, 0,\n\t     \n\t\tFN_DACK0, FN_SD1_DAT3_A, FN_ET0_TX_ER, 0,\n\t     \n\t\tFN_DREQ0, FN_SD1_CLK_A, FN_ET0_TX_EN, 0,\n\t     \n\t\tFN_USB_OVC1, FN_RX3_D, FN_CAN1_RX_B, FN_RX5_D,\n\t\tFN_IERX_B, 0, 0, 0,\n\t     \n\t\tFN_PENC1, FN_TX3_D, FN_CAN1_TX_B, FN_TX5_D,\n\t\tFN_IETX_B, 0, 0, 0,\n\t     \n\t\tFN_TX0_A, FN_HSPI_TX_A,\n\t     \n\t\tFN_RX0_A, FN_HSPI_RX_A, FN_RMII0_RXD0_A, FN_ET0_ERXD6,\n\t     \n\t\tFN_SCK0_A, FN_HSPI_CS_A, FN_VI0_CLKENB, FN_RMII0_TXD1_A,\n\t\tFN_ET0_ERXD5, 0, 0, 0,\n\t     \n\t\tFN_SCIF_CLK_A, FN_HSPI_CLK_A, FN_VI0_CLK, FN_RMII0_TXD0_A,\n\t\tFN_ET0_ERXD4, 0, 0, 0,\n\t     \n\t\tFN_SDSELF, FN_RTS1_E,\n\t     \n\t\tFN_SDA0, FN_HIFEBL_A,\n\t     \n\t\tFN_SDA1, FN_RX1_E,\n\t     \n\t\tFN_SCL1, FN_SCIF_CLK_C ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL1\", 0xFFFC004C, 32,\n\t\t\t     GROUP(-3, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 2,\n\t\t\t\t   2, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SEL_IEBUS_0, FN_SEL_IEBUS_1,\n\t\t \n\t\tFN_SEL_RQSPI_0, FN_SEL_RQSPI_1,\n\t\t \n\t\tFN_SEL_VIN1_0, FN_SEL_VIN1_1,\n\t\t \n\t\tFN_SEL_HIF_0, FN_SEL_HIF_1,\n\t\t \n\t\tFN_SEL_RSPI_0, FN_SEL_RSPI_1,\n\t\t \n\t\tFN_SEL_LCDC_0, FN_SEL_LCDC_1,\n\t\t \n\t\tFN_SEL_ET0_CTL_0, FN_SEL_ET0_CTL_1, FN_SEL_ET0_CTL_2, 0,\n\t\t \n\t\tFN_SEL_ET0_0, FN_SEL_ET0_1,\n\t\t \n\t\tFN_SEL_RMII_0, FN_SEL_RMII_1,\n\t\t \n\t\tFN_SEL_TMU_0, FN_SEL_TMU_1,\n\t\t \n\t\tFN_SEL_HSPI_0, FN_SEL_HSPI_1, FN_SEL_HSPI_2, 0,\n\t\t \n\t\tFN_SEL_HSCIF_0, FN_SEL_HSCIF_1, FN_SEL_HSCIF_2, FN_SEL_HSCIF_3,\n\t\t \n\t\tFN_SEL_RCAN_CLK_0, FN_SEL_RCAN_CLK_1,\n\t\t \n\t\tFN_SEL_RCAN1_0, FN_SEL_RCAN1_1, FN_SEL_RCAN1_2, 0,\n\t\t \n\t\tFN_SEL_RCAN0_0, FN_SEL_RCAN0_1,\n\t\t \n\t\tFN_SEL_SDHI2_0, FN_SEL_SDHI2_1,\n\t\t \n\t\tFN_SEL_SDHI1_0, FN_SEL_SDHI1_1,\n\t\t \n\t\tFN_SEL_SDHI0_0, FN_SEL_SDHI0_1,\n\t\t \n\t\tFN_SEL_SSI1_0, FN_SEL_SSI1_1,\n\t\t \n\t\tFN_SEL_SSI0_0, FN_SEL_SSI0_1,\n\t\t \n\t\tFN_SEL_AUDIO_CLKB_0, FN_SEL_AUDIO_CLKB_1,\n\t\t \n\t\tFN_SEL_AUDIO_CLKA_0, FN_SEL_AUDIO_CLKA_1,\n\t\t \n\t\tFN_SEL_FLCTL_0, FN_SEL_FLCTL_1,\n\t\t \n\t\tFN_SEL_MMC_0, FN_SEL_MMC_1,\n\t\t \n\t\tFN_SEL_INTC_0, FN_SEL_INTC_1 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL2\", 0xFFFC0050, 32,\n\t\t\t     GROUP(-8, 1, 1, 1, 2, 2, 1, 2, 2, 3, 2, 3, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SEL_MTU2_CLK_0, FN_SEL_MTU2_CLK_1,\n\t\t \n\t\tFN_SEL_MTU2_CH4_0, FN_SEL_MTU2_CH4_1,\n\t\t \n\t\tFN_SEL_MTU2_CH3_0, FN_SEL_MTU2_CH3_1,\n\t\t \n\t\tFN_SEL_MTU2_CH2_0, FN_SEL_MTU2_CH2_1, FN_SEL_MTU2_CH2_2, 0,\n\t\t \n\t\tFN_SEL_MTU2_CH1_0, FN_SEL_MTU2_CH1_1, FN_SEL_MTU2_CH1_2, 0,\n\t\t \n\t\tFN_SEL_MTU2_CH0_0, FN_SEL_MTU2_CH0_1,\n\t\t \n\t\tFN_SEL_SCIF5_0, FN_SEL_SCIF5_1, FN_SEL_SCIF5_2, FN_SEL_SCIF5_3,\n\t\t \n\t\tFN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2, FN_SEL_SCIF4_3,\n\t\t \n\t\tFN_SEL_SCIF3_0, FN_SEL_SCIF3_1, FN_SEL_SCIF3_2, FN_SEL_SCIF3_3,\n\t\tFN_SEL_SCIF3_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_SCIF2_0, FN_SEL_SCIF2_1, FN_SEL_SCIF2_2, FN_SEL_SCIF2_3,\n\t\t \n\t\tFN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, FN_SEL_SCIF1_3,\n\t\t\tFN_SEL_SCIF1_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_SCIF0_0, FN_SEL_SCIF0_1, FN_SEL_SCIF0_2, 0,\n\t\t \n\t\tFN_SEL_SCIF_CLK_0, FN_SEL_SCIF_CLK_1, FN_SEL_SCIF_CLK_2, 0  ))\n\t},\n\t \n\t{ PINMUX_CFG_REG(\"INOUTSEL0\", 0xFFC40004, 32, 1, GROUP(GP_INOUTSEL(0)))\n\t},\n\t{ PINMUX_CFG_REG(\"INOUTSEL1\", 0xFFC41004, 32, 1, GROUP(GP_INOUTSEL(1)))\n\t},\n\t{ PINMUX_CFG_REG(\"INOUTSEL2\", 0xFFC42004, 32, 1, GROUP(GP_INOUTSEL(2)))\n\t},\n\t{ PINMUX_CFG_REG(\"INOUTSEL3\", 0xFFC43004, 32, 1, GROUP(GP_INOUTSEL(3)))\n\t},\n\t{ PINMUX_CFG_REG(\"INOUTSEL4\", 0xFFC44004, 32, 1, GROUP(GP_INOUTSEL(4)))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"INOUTSEL5\", 0xffc45004, 32,\n\t\t\t     GROUP(-20, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_5_11_IN, GP_5_11_OUT,\n\t\tGP_5_10_IN, GP_5_10_OUT,\n\t\tGP_5_9_IN, GP_5_9_OUT,\n\t\tGP_5_8_IN, GP_5_8_OUT,\n\t\tGP_5_7_IN, GP_5_7_OUT,\n\t\tGP_5_6_IN, GP_5_6_OUT,\n\t\tGP_5_5_IN, GP_5_5_OUT,\n\t\tGP_5_4_IN, GP_5_4_OUT,\n\t\tGP_5_3_IN, GP_5_3_OUT,\n\t\tGP_5_2_IN, GP_5_2_OUT,\n\t\tGP_5_1_IN, GP_5_1_OUT,\n\t\tGP_5_0_IN, GP_5_0_OUT ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_data_reg pinmux_data_regs[] = {\n\t \n\t{ PINMUX_DATA_REG(\"INDT0\", 0xFFC4000C, 32, GROUP(GP_INDT(0))) },\n\t{ PINMUX_DATA_REG(\"INDT1\", 0xFFC4100C, 32, GROUP(GP_INDT(1))) },\n\t{ PINMUX_DATA_REG(\"INDT2\", 0xFFC4200C, 32, GROUP(GP_INDT(2))) },\n\t{ PINMUX_DATA_REG(\"INDT3\", 0xFFC4300C, 32, GROUP(GP_INDT(3))) },\n\t{ PINMUX_DATA_REG(\"INDT4\", 0xFFC4400C, 32, GROUP(GP_INDT(4))) },\n\t{ PINMUX_DATA_REG(\"INDT5\", 0xFFC4500C, 32, GROUP(\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\tGP_5_11_DATA, GP_5_10_DATA, GP_5_9_DATA, GP_5_8_DATA,\n\t\tGP_5_7_DATA, GP_5_6_DATA, GP_5_5_DATA, GP_5_4_DATA,\n\t\tGP_5_3_DATA, GP_5_2_DATA, GP_5_1_DATA, GP_5_0_DATA ))\n\t},\n\t{   }\n};\n\nconst struct sh_pfc_soc_info sh7734_pinmux_info = {\n\t.name = \"sh7734_pfc\",\n\n\t.unlock_reg = 0xFFFC0000,\n\n\t.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },\n\t.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.func_gpios = pinmux_func_gpios,\n\t.nr_func_gpios = ARRAY_SIZE(pinmux_func_gpios),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.data_regs = pinmux_data_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}