
ubuntu-preinstalled/sg_wr_mode:     file format elf32-littlearm


Disassembly of section .init:

00000938 <.init>:
 938:	push	{r3, lr}
 93c:	bl	195c <strspn@plt+0xe90>
 940:	pop	{r3, pc}

Disassembly of section .plt:

00000944 <sg_simple_inquiry@plt-0x14>:
 944:	push	{lr}		; (str lr, [sp, #-4]!)
 948:	ldr	lr, [pc, #4]	; 954 <sg_simple_inquiry@plt-0x4>
 94c:	add	lr, pc, lr
 950:	ldr	pc, [lr, #8]!
 954:	strdeq	r2, [r1], -r4

00000958 <sg_simple_inquiry@plt>:
 958:	add	ip, pc, #0, 12
 95c:	add	ip, ip, #73728	; 0x12000
 960:	ldr	pc, [ip, #1524]!	; 0x5f4

00000964 <__cxa_finalize@plt>:
 964:	add	ip, pc, #0, 12
 968:	add	ip, ip, #73728	; 0x12000
 96c:	ldr	pc, [ip, #1516]!	; 0x5ec

00000970 <fgets@plt>:
 970:	add	ip, pc, #0, 12
 974:	add	ip, ip, #73728	; 0x12000
 978:	ldr	pc, [ip, #1508]!	; 0x5e4

0000097c <memcpy@plt>:
 97c:	add	ip, pc, #0, 12
 980:	add	ip, ip, #73728	; 0x12000
 984:	ldr	pc, [ip, #1500]!	; 0x5dc

00000988 <sg_cmds_close_device@plt>:
 988:	add	ip, pc, #0, 12
 98c:	add	ip, ip, #73728	; 0x12000
 990:	ldr	pc, [ip, #1492]!	; 0x5d4

00000994 <sg_mode_page_offset@plt>:
 994:	add	ip, pc, #0, 12
 998:	add	ip, ip, #73728	; 0x12000
 99c:	ldr	pc, [ip, #1484]!	; 0x5cc

000009a0 <__stack_chk_fail@plt>:
 9a0:	add	ip, pc, #0, 12
 9a4:	add	ip, ip, #73728	; 0x12000
 9a8:	ldr	pc, [ip, #1476]!	; 0x5c4

000009ac <pr2serr@plt>:
 9ac:	add	ip, pc, #0, 12
 9b0:	add	ip, ip, #73728	; 0x12000
 9b4:	ldr	pc, [ip, #1468]!	; 0x5bc

000009b8 <hex2stdout@plt>:
 9b8:	add	ip, pc, #0, 12
 9bc:	add	ip, ip, #73728	; 0x12000
 9c0:	ldr	pc, [ip, #1460]!	; 0x5b4

000009c4 <sg_ll_mode_sense10@plt>:
 9c4:	add	ip, pc, #0, 12
 9c8:	add	ip, ip, #73728	; 0x12000
 9cc:	ldr	pc, [ip, #1452]!	; 0x5ac

000009d0 <puts@plt>:
 9d0:	add	ip, pc, #0, 12
 9d4:	add	ip, ip, #73728	; 0x12000
 9d8:	ldr	pc, [ip, #1444]!	; 0x5a4

000009dc <sg_ll_mode_select6_v2@plt>:
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #73728	; 0x12000
 9e4:	ldr	pc, [ip, #1436]!	; 0x59c

000009e8 <__libc_start_main@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #73728	; 0x12000
 9f0:	ldr	pc, [ip, #1428]!	; 0x594

000009f4 <__gmon_start__@plt>:
 9f4:	add	ip, pc, #0, 12
 9f8:	add	ip, ip, #73728	; 0x12000
 9fc:	ldr	pc, [ip, #1420]!	; 0x58c

00000a00 <getopt_long@plt>:
 a00:	add	ip, pc, #0, 12
 a04:	add	ip, ip, #73728	; 0x12000
 a08:	ldr	pc, [ip, #1412]!	; 0x584

00000a0c <sg_ll_mode_select10_v2@plt>:
 a0c:	add	ip, pc, #0, 12
 a10:	add	ip, ip, #73728	; 0x12000
 a14:	ldr	pc, [ip, #1404]!	; 0x57c

00000a18 <__ctype_b_loc@plt>:
 a18:	add	ip, pc, #0, 12
 a1c:	add	ip, ip, #73728	; 0x12000
 a20:	ldr	pc, [ip, #1396]!	; 0x574

00000a24 <strlen@plt>:
 a24:	add	ip, pc, #0, 12
 a28:	add	ip, ip, #73728	; 0x12000
 a2c:	ldr	pc, [ip, #1388]!	; 0x56c

00000a30 <sg_ll_mode_sense6@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #73728	; 0x12000
 a38:	ldr	pc, [ip, #1380]!	; 0x564

00000a3c <strchr@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #73728	; 0x12000
 a44:	ldr	pc, [ip, #1372]!	; 0x55c

00000a48 <sg_if_can2stderr@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #73728	; 0x12000
 a50:	ldr	pc, [ip, #1364]!	; 0x554

00000a54 <__isoc99_sscanf@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #73728	; 0x12000
 a5c:	ldr	pc, [ip, #1356]!	; 0x54c

00000a60 <memset@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #73728	; 0x12000
 a68:	ldr	pc, [ip, #1348]!	; 0x544

00000a6c <sg_convert_errno@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #73728	; 0x12000
 a74:	ldr	pc, [ip, #1340]!	; 0x53c

00000a78 <sg_msense_calc_length@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #73728	; 0x12000
 a80:	ldr	pc, [ip, #1332]!	; 0x534

00000a84 <safe_strerror@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #73728	; 0x12000
 a8c:	ldr	pc, [ip, #1324]!	; 0x52c

00000a90 <strpbrk@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #73728	; 0x12000
 a98:	ldr	pc, [ip, #1316]!	; 0x524

00000a9c <sg_get_category_sense_str@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #73728	; 0x12000
 aa4:	ldr	pc, [ip, #1308]!	; 0x51c

00000aa8 <sg_cmds_open_device@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #73728	; 0x12000
 ab0:	ldr	pc, [ip, #1300]!	; 0x514

00000ab4 <abort@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #73728	; 0x12000
 abc:	ldr	pc, [ip, #1292]!	; 0x50c

00000ac0 <__snprintf_chk@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #73728	; 0x12000
 ac8:	ldr	pc, [ip, #1284]!	; 0x504

00000acc <strspn@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #73728	; 0x12000
 ad4:	ldr	pc, [ip, #1276]!	; 0x4fc

Disassembly of section .text:

00000ad8 <.text>:
     ad8:	svcmi	0x00f0e92d
     adc:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
     ae0:			; <UNDEFINED> instruction: 0xf04f8b04
     ae4:			; <UNDEFINED> instruction: 0xf8df0b00
     ae8:	pkhtbmi	r3, r0, r0, asr #24
     aec:	mcrrne	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
     af0:			; <UNDEFINED> instruction: 0xf8df447b
     af4:			; <UNDEFINED> instruction: 0xf5ad2c4c
     af8:	ldrbtmi	r5, [r9], #-3540	; 0xfffff22c
     afc:	cdp	0, 0, cr11, cr9, cr1, {4}
     b00:			; <UNDEFINED> instruction: 0xf8df3a10
     b04:	stcge	12, cr3, [r0], #-256	; 0xffffff00
     b08:	eorlt	pc, r8, sp, asr #17
     b0c:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
     b10:	tstls	r2, #2063597568	; 0x7b000000
     b14:	ldccc	8, cr15, [r0], #-892	; 0xfffffc84
     b18:	sublt	pc, ip, sp, asr #17
     b1c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
     b20:			; <UNDEFINED> instruction: 0xf8cdbb0c
     b24:			; <UNDEFINED> instruction: 0xf8cdb040
     b28:	mcr	0, 0, fp, cr9, cr8, {1}
     b2c:			; <UNDEFINED> instruction: 0xf8cd3a90
     b30:			; <UNDEFINED> instruction: 0xf04fb02c
     b34:			; <UNDEFINED> instruction: 0xf8cd33ff
     b38:	movwls	fp, #61524	; 0xf054
     b3c:	bicspl	pc, r3, #54525952	; 0x3400000
     b40:	eorlt	pc, r0, sp, asr #17
     b44:	stmib	sp, {r2, r3, r4, r8, r9, ip, sp}^
     b48:	stmpl	sl, {r1, r2, r8, r9, fp, ip, sp, pc}
     b4c:	andsvs	r6, sl, r2, lsl r8
     b50:	andeq	pc, r0, #79	; 0x4f
     b54:	blcc	ffd3eed8 <strspn@plt+0xffd3e40c>
     b58:	movwls	r4, #38011	; 0x947b
     b5c:	blcs	ffc3eee0 <strspn@plt+0xffc3e414>
     b60:	mrc	6, 0, r4, cr9, cr9, {1}
     b64:			; <UNDEFINED> instruction: 0x46403a10
     b68:	andls	pc, r0, sp, asr #17
     b6c:	strcs	r4, [r0, #-1146]	; 0xfffffb86
     b70:	andpl	pc, r0, r9, asr #17
     b74:	svc	0x0044f7ff
     b78:			; <UNDEFINED> instruction: 0xf0001c43
     b7c:			; <UNDEFINED> instruction: 0xf1a08293
     b80:	blcs	1001860 <strspn@plt+0x1000d94>
     b84:	orrhi	pc, r1, r0, lsl #4
     b88:			; <UNDEFINED> instruction: 0xf013e8df
     b8c:	cmneq	pc, ip, ror r1	; <UNPREDICTABLE>
     b90:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     b94:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     b98:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     b9c:	smceq	31
     ba0:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     ba4:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     ba8:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bac:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bb0:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bb4:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bb8:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bbc:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bc0:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bc4:	cmneq	pc, sp, asr r1	; <UNPREDICTABLE>
     bc8:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bcc:	cmneq	pc, sl, asr r1	; <UNPREDICTABLE>
     bd0:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bd4:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bd8:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bdc:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     be0:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     be4:	rscseq	r0, r6, pc, ror r1
     be8:	cmneq	pc, r4, asr #32
     bec:	cmneq	pc, r1, asr #32
     bf0:	cmneq	pc, r0, ror #2
     bf4:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     bf8:	ldrsbteq	r0, [r3], #-6
     bfc:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     c00:	cmneq	pc, r0, asr r0	; <UNPREDICTABLE>
     c04:	subeq	r0, sp, pc, ror r1
     c08:	cmneq	pc, pc, ror r1	; <UNPREDICTABLE>
     c0c:	movwcs	r0, #4167	; 0x1047
     c10:	str	r9, [r3, r6, lsl #6]!
     c14:	movwls	r2, #29441	; 0x7301
     c18:	blls	2baaa0 <strspn@plt+0x2b9fd4>
     c1c:	movwls	r3, #41729	; 0xa301
     c20:	movwls	r2, #54017	; 0xd301
     c24:	movwcs	lr, #6042	; 0x179a
     c28:			; <UNDEFINED> instruction: 0xe7979310
     c2c:	blcc	93efb0 <strspn@plt+0x93e4e4>
     c30:	bls	2490e8 <strspn@plt+0x24861c>
     c34:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
     c38:			; <UNDEFINED> instruction: 0xf7ff4628
     c3c:	stmdacs	r0, {r8, r9, sl, fp, sp, lr, pc}
     c40:	cmphi	r1, r0	; <UNPREDICTABLE>
     c44:	blne	43efc8 <strspn@plt+0x43e4fc>
     c48:	streq	pc, [ip], -r4, lsr #3
     c4c:	movweq	pc, #33188	; 0x81a4	; <UNPREDICTABLE>
     c50:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     c54:			; <UNDEFINED> instruction: 0xf7ff4632
     c58:	stmdacs	r2, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     c5c:	strbthi	pc, [sl], #-64	; 0xffffffc0	; <UNPREDICTABLE>
     c60:	stccc	8, cr15, [r8], {84}	; 0x54
     c64:	vpadd.i8	q1, q8, q15
     c68:	ldmdavs	r2!, {r0, r1, r3, r5, r6, sl, pc}
     c6c:	andls	r9, pc, #1275068416	; 0x4c000000
     c70:			; <UNDEFINED> instruction: 0xf50de774
     c74:	vst3.8	{d22,d24,d26}, [pc :128], r8
     c78:	svcne	0x00286200
     c7c:			; <UNDEFINED> instruction: 0xf7ff21ff
     c80:			; <UNDEFINED> instruction: 0xf8dfeef0
     c84:	bls	24f7cc <strspn@plt+0x24ed00>
     c88:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
     c8c:	tstls	r1, #31457280	; 0x1e00000
     c90:			; <UNDEFINED> instruction: 0xf0002b00
     c94:			; <UNDEFINED> instruction: 0x46188111
     c98:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     c9c:	blcs	b5ed70 <strspn@plt+0xb5e2a4>
     ca0:			; <UNDEFINED> instruction: 0xf0004682
     ca4:			; <UNDEFINED> instruction: 0xf8df830b
     ca8:	ldmdals	r1, {r2, r4, r5, r7, r9, fp, ip}
     cac:			; <UNDEFINED> instruction: 0xf7ff4479
     cb0:	strmi	lr, [r2, #3854]	; 0xf0e
     cb4:	rscshi	pc, r6, r0, asr #32
     cb8:	orrspl	pc, r3, #54525952	; 0x3400000
     cbc:	bge	fe83f040 <strspn@plt+0xfe83e574>
     cc0:			; <UNDEFINED> instruction: 0xf8cd331b
     cc4:	mrcls	0, 0, r9, cr1, cr0, {2}
     cc8:	cfstrscc	mvf4, [r5, #-1000]	; 0xfffffc18
     ccc:	bhi	43c4f4 <strspn@plt+0x43ba28>
     cd0:	bvc	fe43c4f8 <strspn@plt+0xfe43ba2c>
     cd4:	mul	r9, r9, r6
     cd8:	svclt	0x00182800
     cdc:	svclt	0x00984580
     ce0:	strmi	r4, [r9, #1600]!	; 0x640
     ce4:	streq	pc, [r1], -r0, lsl #2
     ce8:	orrhi	pc, r2, #0
     cec:	ldrbmi	r4, [r1], -r2, lsr #12
     cf0:			; <UNDEFINED> instruction: 0xf7ff4630
     cf4:	stmdacs	r1, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
     cf8:			; <UNDEFINED> instruction: 0xf0404607
     cfc:	stmdavs	r3!, {r5, r7, r9, pc}
     d00:	vpadd.i8	q1, q8, <illegal reg q15.5>
     d04:			; <UNDEFINED> instruction: 0x212c82a9
     d08:			; <UNDEFINED> instruction: 0xf8054630
     d0c:			; <UNDEFINED> instruction: 0xf7ff3f01
     d10:			; <UNDEFINED> instruction: 0x2120ee96
     d14:	ldrtmi	r4, [r0], -r0, lsl #13
     d18:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
     d1c:	svceq	0x0000f1b8
     d20:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
     d24:			; <UNDEFINED> instruction: 0x463ad1dd
     d28:	bhi	43c590 <strspn@plt+0x43bac4>
     d2c:	bvc	fe43c594 <strspn@plt+0xfe43bac8>
     d30:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
     d34:			; <UNDEFINED> instruction: 0xe7119215
     d38:			; <UNDEFINED> instruction: 0xf1a49809
     d3c:			; <UNDEFINED> instruction: 0xf8df0210
     d40:			; <UNDEFINED> instruction: 0xf8df3a14
     d44:	stmiapl	r3, {r5, r9, fp, ip}^
     d48:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
     d4c:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     d50:	tstle	sl, r1, lsl #16
     d54:	ldccc	8, cr15, [r0], {84}	; 0x54
     d58:	svcne	0x009a1f98
     d5c:	cmpmi	r3, r3, asr #4
     d60:			; <UNDEFINED> instruction: 0xf032930b
     d64:			; <UNDEFINED> instruction: 0xf43f0304
     d68:			; <UNDEFINED> instruction: 0xf8dfaef9
     d6c:	strcs	r0, [r1, #-2556]	; 0xfffff604
     d70:			; <UNDEFINED> instruction: 0xf7ff4478
     d74:	rsb	lr, pc, ip, lsl lr	; <UNPREDICTABLE>
     d78:	tstls	r8, #160, 22	; 0x28000
     d7c:			; <UNDEFINED> instruction: 0xf44fab9f
     d80:	mrscs	r6, R8_usr
     d84:			; <UNDEFINED> instruction: 0x46189317
     d88:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     d8c:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     d90:	ldmpl	r3, {r0, r3, r9, fp, ip, pc}^
     d94:	movwls	r6, #34843	; 0x881b
     d98:			; <UNDEFINED> instruction: 0xf0002b00
     d9c:	blls	221560 <strspn@plt+0x220a94>
     da0:	blcs	b5ee14 <strspn@plt+0xb5e348>
     da4:	adcshi	pc, r1, r0
     da8:	ldrtmi	r9, [r0], -r8, lsl #28
     dac:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
     db0:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     db4:			; <UNDEFINED> instruction: 0x46054479
     db8:			; <UNDEFINED> instruction: 0xf7ff4630
     dbc:	addmi	lr, r5, #136, 28	; 0x880
     dc0:	addhi	pc, r1, r0, asr #32
     dc4:	stmibvs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     dc8:	bvc	43c5f0 <strspn@plt+0x43bb24>
     dcc:			; <UNDEFINED> instruction: 0xf04f9b18
     dd0:			; <UNDEFINED> instruction: 0xf8dd0b00
     dd4:	ldrbtmi	sl, [lr], #-32	; 0xffffffe0
     dd8:	and	r1, ip, sp, asr pc
     ddc:	svclt	0x00182800
     de0:	svclt	0x00984582
     de4:			; <UNDEFINED> instruction: 0xf10b4650
     de8:			; <UNDEFINED> instruction: 0xf1000b01
     dec:			; <UNDEFINED> instruction: 0xf5bb0a01
     df0:			; <UNDEFINED> instruction: 0xf0006f00
     df4:			; <UNDEFINED> instruction: 0x4622823e
     df8:			; <UNDEFINED> instruction: 0x46504631
     dfc:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     e00:	strmi	r2, [r7], -r1, lsl #16
     e04:	eorshi	pc, pc, #64	; 0x40
     e08:	blcs	fffdae9c <strspn@plt+0xfffda3d0>
     e0c:	subhi	pc, r8, #0, 4
     e10:	ldrbmi	r2, [r0], -ip, lsr #2
     e14:	svccc	0x0001f805
     e18:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
     e1c:	strmi	r2, [r3], -r0, lsr #2
     e20:			; <UNDEFINED> instruction: 0x469a4650
     e24:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     e28:	svceq	0x0000f1ba
     e2c:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
     e30:			; <UNDEFINED> instruction: 0x463ed1d9
     e34:	bleq	7d268 <strspn@plt+0x7c79c>
     e38:	bvc	43c6a0 <strspn@plt+0x43bbd4>
     e3c:	str	r9, [sp], r8, lsl #12
     e40:	movwls	r2, #49921	; 0xc301
     e44:	movwcs	lr, #5770	; 0x168a
     e48:	str	r9, [r7], lr, lsl #6
     e4c:	stmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e50:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
     e54:	stc	7, cr15, [sl, #1020]!	; 0x3fc
     e58:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e5c:	bicspl	pc, r3, #54525952	; 0x3400000
     e60:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e64:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
     e68:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
     e6c:	subsmi	r6, r1, sl, lsl r8
     e70:	ldrbhi	pc, [r2], #-64	; 0xffffffc0	; <UNPREDICTABLE>
     e74:			; <UNDEFINED> instruction: 0xf50d4628
     e78:	ldrdlt	r5, [r1], -r4
     e7c:	blhi	13c178 <strspn@plt+0x13b6ac>
     e80:	svchi	0x00f0e8bd
     e84:	movwls	r2, #45825	; 0xb301
     e88:	strmi	lr, [r1], -r8, ror #12
     e8c:	stmiaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e90:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     e94:	stc	7, cr15, [sl, #1020]	; 0x3fc
     e98:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e9c:			; <UNDEFINED> instruction: 0xf7ff4478
     ea0:	ldrb	lr, [r9, r6, lsl #27]
     ea4:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     ea8:			; <UNDEFINED> instruction: 0xf8df1c42
     eac:	ldrbtmi	r0, [r9], #-2268	; 0xfffff724
     eb0:	tstcc	r0, r8, ror r4
     eb4:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
     eb8:	ldmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     ebc:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     ec0:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
     ec4:			; <UNDEFINED> instruction: 0xf8dfe7c8
     ec8:	mcrrne	8, 12, r1, r2, cr8
     ecc:	stmiaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     ed0:	ldrbtmi	r2, [r9], #-1281	; 0xfffffaff
     ed4:			; <UNDEFINED> instruction: 0xf7ff4478
     ed8:			; <UNDEFINED> instruction: 0xf8dfed6a
     edc:	ldrbtmi	r0, [r8], #-2236	; 0xfffff744
     ee0:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
     ee4:			; <UNDEFINED> instruction: 0xf8dfe7b8
     ee8:			; <UNDEFINED> instruction: 0xf1a418b4
     eec:	strtmi	r0, [r8], -ip, lsl #4
     ef0:			; <UNDEFINED> instruction: 0xf7ff4479
     ef4:	stmdacs	r1, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
     ef8:	msrhi	CPSR_f, #64	; 0x40
     efc:	stccc	8, cr15, [ip], {84}	; 0x54
     f00:	vpadd.i8	d2, d0, d30
     f04:	movwls	r8, #62243	; 0xf323
     f08:			; <UNDEFINED> instruction: 0xf8dfe628
     f0c:			; <UNDEFINED> instruction: 0x21002894
     f10:			; <UNDEFINED> instruction: 0xf88da85f
     f14:	andsls	r1, r1, ip, ror r1
     f18:	bhi	43c740 <strspn@plt+0x43bc74>
     f1c:	bls	252770 <strspn@plt+0x251ca4>
     f20:	mcr	1, 0, r9, cr8, cr4, {0}
     f24:	ldmpl	r3, {r4, r7, r9, fp, ip, sp, lr}^
     f28:	rsbls	pc, ip, sp, asr #17
     f2c:	tstls	r6, #8, 2
     f30:	orrspl	pc, r3, #54525952	; 0x3400000
     f34:	mrc	3, 0, r3, cr9, cr12, {0}
     f38:	tstls	sl, #144, 20	; 0x90000
     f3c:	mul	r9, r8, r6
     f40:	movwcs	r9, #2577	; 0xa11
     f44:	blls	51cf98 <strspn@plt+0x51c4cc>
     f48:	tstls	r4, #67108864	; 0x4000000
     f4c:	svcvc	0x0000f5b3
     f50:			; <UNDEFINED> instruction: 0x81bff000
     f54:			; <UNDEFINED> instruction: 0xf44f9b16
     f58:	strbmi	r7, [r0], -r0, lsl #2
     f5c:			; <UNDEFINED> instruction: 0xf7ff681a
     f60:	stmdacs	r0, {r3, r8, sl, fp, sp, lr, pc}
     f64:			; <UNDEFINED> instruction: 0x81b5f000
     f68:			; <UNDEFINED> instruction: 0xf7ff4640
     f6c:	stmdacs	r0, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
     f70:	cdpne	0, 4, cr13, cr3, cr6, {7}
     f74:			; <UNDEFINED> instruction: 0xf8184605
     f78:	bcs	288f8c <strspn@plt+0x2884c0>
     f7c:	addhi	pc, r7, r0
     f80:	ldrmi	r2, [fp], r1, lsl #6
     f84:	ldmdavc	fp, {r0, r4, r8, r9, fp, ip, pc}
     f88:			; <UNDEFINED> instruction: 0xf0002b00
     f8c:			; <UNDEFINED> instruction: 0xf7ff8089
     f90:			; <UNDEFINED> instruction: 0xf898ed44
     f94:	ldrmi	r2, [r6], -r0
     f98:			; <UNDEFINED> instruction: 0xf8336803
     f9c:	ldrbeq	r3, [pc], #18	; fa4 <strspn@plt+0x4d8>
     fa0:	rscshi	pc, r5, r0, lsl #2
     fa4:	bls	4528c8 <strspn@plt+0x451dfc>
     fa8:	andsvc	r2, r3, r0, lsl #6
     fac:			; <UNDEFINED> instruction: 0x46389912
     fb0:	stc	7, cr15, [ip, #1020]	; 0x3fc
     fb4:	strmi	r4, [r6], -r8, lsr #5
     fb8:	ldcpl	0, cr13, [sl], #-788	; 0xfffffcec
     fbc:	strmi	r1, [r7], #-2605	; 0xfffff5d3
     fc0:	sbcle	r2, r0, r3, lsr #20
     fc4:			; <UNDEFINED> instruction: 0x17dcf8df
     fc8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     fcc:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     fd0:	sfmle	f4, 4, [r3, #-532]	; 0xfffffdec
     fd4:	bcs	8d80c4 <strspn@plt+0x8d75f8>
     fd8:	sbcshi	pc, r6, #64	; 0x40
     fdc:	strcs	r9, [r0, #-2839]	; 0xfffff4e9
     fe0:			; <UNDEFINED> instruction: 0xf8df9a08
     fe4:			; <UNDEFINED> instruction: 0xf8cda7c4
     fe8:	ldmne	lr, {r2, r5, r6, pc}
     fec:	ldrbtmi	r4, [sl], #1720	; 0x6b8
     ff0:	eor	r4, pc, pc, asr r6	; <UNPREDICTABLE>
     ff4:	ldrdlt	pc, [r0], -r4
     ff8:	svceq	0x00fff1bb
     ffc:	mrshi	pc, R10_usr	; <UNPREDICTABLE>
    1000:	strbmi	fp, [r0], -r7, asr #2
    1004:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1008:	svclt	0x00022801
    100c:	mulne	r0, r8, r8
    1010:	andsvc	r9, r9, r1, lsl fp
    1014:	stmiane	r9!, {r3, r8, r9, fp, ip, pc}^
    1018:	svcvs	0x0000f5b1
    101c:	smlabbhi	r1, r0, r2, pc	; <UNPREDICTABLE>
    1020:	bllt	7f040 <strspn@plt+0x7e574>
    1024:	strbmi	r4, [r9], -r0, asr #12
    1028:	bleq	7d444 <strspn@plt+0x7c978>
    102c:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1030:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1034:	adchi	pc, r4, r0
    1038:			; <UNDEFINED> instruction: 0xf7ff4649
    103c:	stcpl	13, cr14, [r9], #-288	; 0xfffffee0
    1040:	stmdaeq	r0, {r0, r2, r8, r9, fp, sp, lr, pc}
    1044:			; <UNDEFINED> instruction: 0xf0002900
    1048:			; <UNDEFINED> instruction: 0xf5bb809b
    104c:			; <UNDEFINED> instruction: 0xf0006f80
    1050:			; <UNDEFINED> instruction: 0x465d813b
    1054:	ldrbmi	r4, [r1], -r2, lsr #12
    1058:			; <UNDEFINED> instruction: 0xf7ff4640
    105c:	stmdacs	r1, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1060:	strbmi	sp, [r7], -r8, asr #1
    1064:	ldrdhi	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1068:	bcs	8df158 <strspn@plt+0x8de68c>
    106c:	addhi	pc, fp, r0
    1070:	bls	527ce0 <strspn@plt+0x527214>
    1074:			; <UNDEFINED> instruction: 0x1734f8df
    1078:			; <UNDEFINED> instruction: 0xf8df1afb
    107c:	andcc	r0, r1, #52, 14	; 0xd00000
    1080:	ldrbtmi	r3, [r9], #-769	; 0xfffffcff
    1084:			; <UNDEFINED> instruction: 0xf7ff4478
    1088:	strcs	lr, [r1, #-3218]	; 0xfffff36e
    108c:	andcs	lr, r0, #9699328	; 0x940000
    1090:	andcs	pc, r3, r8, lsl #16
    1094:			; <UNDEFINED> instruction: 0xf43f2b00
    1098:	ssaxmi	sl, sp, r3
    109c:			; <UNDEFINED> instruction: 0xe7714693
    10a0:	str	r4, [r3, r7, asr #12]
    10a4:			; <UNDEFINED> instruction: 0xf8df9a09
    10a8:	ldmpl	r6, {r2, r3, r8, r9, sl, ip, sp}^
    10ac:	strbmi	r6, [r2, #-2098]	; 0xfffff7ce
    10b0:	mrrcne	10, 0, sp, r3, cr6
    10b4:	eorpl	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    10b8:	eorsvs	r4, r3, r3, asr #10
    10bc:	addhi	pc, lr, r0, asr #5
    10c0:	blcs	27cfc <strspn@plt+0x27230>
    10c4:	adcshi	pc, r6, r0
    10c8:	blcs	27d00 <strspn@plt+0x27234>
    10cc:	stfcsd	f5, [r0, #-476]	; 0xfffffe24
    10d0:	eorhi	pc, r6, #0
    10d4:	blcs	27d18 <strspn@plt+0x2724c>
    10d8:	blls	3b7914 <strspn@plt+0x3b6e48>
    10dc:			; <UNDEFINED> instruction: 0xf8dfb95b
    10e0:	strcs	r0, [r1, #-1752]	; 0xfffff928
    10e4:			; <UNDEFINED> instruction: 0xf7ff4478
    10e8:			; <UNDEFINED> instruction: 0xf8dfec62
    10ec:	ldrbtmi	r0, [r8], #-1744	; 0xfffff930
    10f0:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    10f4:	blls	1babbc <strspn@plt+0x1ba0f0>
    10f8:	blls	56d56c <strspn@plt+0x56caa0>
    10fc:			; <UNDEFINED> instruction: 0xf0402b00
    1100:	bls	2a1688 <strspn@plt+0x2a0bbc>
    1104:	strtmi	r2, [r8], -r0, lsl #2
    1108:	stcl	7, cr15, [lr], {255}	; 0xff
    110c:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1110:	msrhi	(UNDEF: 99), r0
    1114:	blcs	27d54 <strspn@plt+0x27288>
    1118:	rschi	pc, r6, r0
    111c:	cmplt	r3, sl, lsl #22
    1120:			; <UNDEFINED> instruction: 0xf8df9b0b
    1124:	blcs	2b9c <strspn@plt+0x20d0>
    1128:	ldrbtmi	r9, [r8], #-2576	; 0xfffff5f0
    112c:	tstcs	r6, r4, lsl pc
    1130:			; <UNDEFINED> instruction: 0xf7ff210a
    1134:	blls	2fc22c <strspn@plt+0x2fb760>
    1138:	blcs	9944 <strspn@plt+0x8e78>
    113c:	msrhi	SPSR_x, r0
    1140:	tstcs	r0, sl, lsl #22
    1144:	stmib	sp, {r3, r6, r9, sl, lr}^
    1148:	tstls	r0, r1, lsl #4
    114c:	blls	425d60 <strspn@plt+0x425294>
    1150:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1154:	ldceq	8, cr15, [r0], {68}	; 0x44
    1158:			; <UNDEFINED> instruction: 0xf8544648
    115c:			; <UNDEFINED> instruction: 0xf7ff5c10
    1160:	stmdacs	r0, {r2, r4, sl, fp, sp, lr, pc}
    1164:	ldceq	8, cr15, [r0], {68}	; 0x44
    1168:	eorshi	pc, ip, #192, 4
    116c:	blcs	27d9c <strspn@plt+0x272d0>
    1170:	tsthi	r8, r0	; <UNPREDICTABLE>
    1174:	svclt	0x00b82d00
    1178:	strbt	r2, [sp], -r3, ror #10
    117c:	strt	r2, [ip], r0, lsr #10
    1180:	ldrdhi	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1184:	blls	212b00 <strspn@plt+0x212034>
    1188:	movwls	r4, #33835	; 0x842b
    118c:	svcls	0x0011e6db
    1190:			; <UNDEFINED> instruction: 0xf8df4622
    1194:	movwcs	r1, #1584	; 0x630
    1198:			; <UNDEFINED> instruction: 0x46384479
    119c:	adcsvc	r7, fp, lr, ror r0
    11a0:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    11a4:			; <UNDEFINED> instruction: 0xf0402801
    11a8:	blls	621b04 <strspn@plt+0x621038>
    11ac:	ldrpl	pc, [r3, sp, lsl #10]
    11b0:	stccc	8, cr6, [r1, #-136]	; 0xffffff78
    11b4:	blcc	1675dc <strspn@plt+0x166b10>
    11b8:	ldrbpl	r3, [sl], #-1821	; 0xfffff8e3
    11bc:			; <UNDEFINED> instruction: 0xf8dfe6f3
    11c0:	ldrbtmi	r0, [r8], #-1544	; 0xfffff9f8
    11c4:	bl	ffcbf1c8 <strspn@plt+0xffcbe6fc>
    11c8:			; <UNDEFINED> instruction: 0x1600f8df
    11cc:			; <UNDEFINED> instruction: 0xf8df2500
    11d0:	ldrbtmi	r0, [r9], #-1536	; 0xfffffa00
    11d4:			; <UNDEFINED> instruction: 0xf7ff4478
    11d8:	ldrt	lr, [sp], -sl, ror #23
    11dc:	ldrbmi	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    11e0:			; <UNDEFINED> instruction: 0xf857447c
    11e4:	strtmi	r1, [r0], -r3, lsr #32
    11e8:	bl	ff83f1ec <strspn@plt+0xff83e720>
    11ec:	movwcc	r6, #6195	; 0x1833
    11f0:	strbmi	r6, [r3, #-51]	; 0xffffffcd
    11f4:			; <UNDEFINED> instruction: 0xf8dfdbf5
    11f8:	strcs	r0, [r1, #-1504]	; 0xfffffa20
    11fc:			; <UNDEFINED> instruction: 0xf7ff4478
    1200:			; <UNDEFINED> instruction: 0xe629ebd6
    1204:	bls	527e70 <strspn@plt+0x5273a4>
    1208:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    120c:	movweq	lr, #15272	; 0x3ba8
    1210:	strbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    1214:	movwcc	r3, #4609	; 0x1201
    1218:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    121c:	bl	ff1bf220 <strspn@plt+0xff1be754>
    1220:			; <UNDEFINED> instruction: 0xf8dfe733
    1224:			; <UNDEFINED> instruction: 0xf8df15c0
    1228:	ldrbtmi	r0, [r9], #-1472	; 0xfffffa40
    122c:			; <UNDEFINED> instruction: 0xf7ff4478
    1230:			; <UNDEFINED> instruction: 0xe72aebbe
    1234:	blcs	27e6c <strspn@plt+0x273a0>
    1238:	svcge	0x0049f43f
    123c:	blls	47b154 <strspn@plt+0x47a688>
    1240:	strne	pc, [r8, #2271]!	; 0x8df
    1244:	streq	pc, [r8, #2271]!	; 0x8df
    1248:	ldrbtmi	r1, [r9], #-2802	; 0xfffff50e
    124c:	tstcc	r0, r1, lsl #4
    1250:			; <UNDEFINED> instruction: 0xf7ff4478
    1254:	strt	lr, [pc], -ip, lsr #23
    1258:			; <UNDEFINED> instruction: 0xf8df9b11
    125c:			; <UNDEFINED> instruction: 0xf8df1598
    1260:	bne	ffc828c8 <strspn@plt+0xffc81dfc>
    1264:	andcc	r4, r1, #2030043136	; 0x79000000
    1268:	ldrbtmi	r3, [r8], #-272	; 0xfffffef0
    126c:	bl	fe7bf270 <strspn@plt+0xfe7be7a4>
    1270:			; <UNDEFINED> instruction: 0xf8dfe622
    1274:	ldrtmi	r1, [sp], -r8, lsl #11
    1278:	streq	pc, [r4, #2271]	; 0x8df
    127c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1280:	bl	fe53f284 <strspn@plt+0xfe53e7b8>
    1284:	blls	23ab30 <strspn@plt+0x23a064>
    1288:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    128c:	ldrbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1290:	andeq	lr, r3, #174080	; 0x2a800
    1294:	andcc	r4, r1, #2030043136	; 0x79000000
    1298:			; <UNDEFINED> instruction: 0xf7ff4478
    129c:	ldrbt	lr, [r4], r8, lsl #23
    12a0:	strmi	r9, [r5], -r8, lsl #22
    12a4:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    12a8:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    12ac:	andeq	lr, r3, #174080	; 0x2a800
    12b0:	andcc	r4, r1, #2030043136	; 0x79000000
    12b4:			; <UNDEFINED> instruction: 0xf7ff4478
    12b8:			; <UNDEFINED> instruction: 0xe60eeb7a
    12bc:	ldrbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    12c0:			; <UNDEFINED> instruction: 0xf7ff4478
    12c4:	ldrb	lr, [r7, #2932]!	; 0xb74
    12c8:	ldrdhi	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    12cc:	strmi	pc, [r1, #-576]	; 0xfffffdc0
    12d0:			; <UNDEFINED> instruction: 0xf8dde759
    12d4:	movwcs	fp, #4128	; 0x1020
    12d8:	bhi	43cb40 <strspn@plt+0x43c074>
    12dc:	bvc	fe43cb44 <strspn@plt+0xfe43c078>
    12e0:	ldrdls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    12e4:	ldrt	r9, [r9], #-776	; 0xfffffcf8
    12e8:	bls	3ac774 <strspn@plt+0x3abca8>
    12ec:	strtmi	r9, [r9], -sl, lsl #22
    12f0:	bl	cbf2f4 <strspn@plt+0xcbe828>
    12f4:			; <UNDEFINED> instruction: 0xf0402800
    12f8:	stmdavc	fp!, {r4, r8, pc}^
    12fc:			; <UNDEFINED> instruction: 0xf50d9309
    1300:	vst2.32	{d21-d24}, [pc :64], r3
    1304:	tstcc	ip, #0, 10
    1308:	tstcs	r0, sl, lsr #12
    130c:			; <UNDEFINED> instruction: 0x4618931a
    1310:	bl	fe9bf314 <strspn@plt+0xfe9be848>
    1314:	blcs	27f48 <strspn@plt+0x2747c>
    1318:	sbcshi	pc, lr, r0
    131c:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1320:	orrcs	sl, r0, #1008	; 0x3f0
    1324:	ldrbtmi	r2, [sl], #-262	; 0xfffffefa
    1328:	stmib	sp, {r4, r5, r9, sl, lr}^
    132c:	ldrmi	r2, [r9], -r0, lsl #2
    1330:	ldrbcs	r2, [ip, #513]!	; 0x201
    1334:	bl	ff13f338 <strspn@plt+0xff13e86c>
    1338:	andcs	r9, r1, #10240	; 0x2800
    133c:	andls	r9, r3, #114688	; 0x1c000
    1340:	movwls	r4, #17992	; 0x4648
    1344:	blls	689b4c <strspn@plt+0x689080>
    1348:	strls	r4, [r2, #-1704]	; 0xfffff958
    134c:	blls	4e5f58 <strspn@plt+0x4e548c>
    1350:	blls	3e5f58 <strspn@plt+0x3e548c>
    1354:	bl	1b3f358 <strspn@plt+0x1b3e88c>
    1358:	ldceq	8, cr15, [r0], {68}	; 0x44
    135c:	ldcpl	8, cr15, [r0], {84}	; 0x54
    1360:	subsle	r2, ip, r0, lsl #26
    1364:			; <UNDEFINED> instruction: 0xf0402d09
    1368:	blls	2e174c <strspn@plt+0x2e0c80>
    136c:			; <UNDEFINED> instruction: 0xf8df4631
    1370:	blcs	2628 <strspn@plt+0x1b5c>
    1374:	svclt	0x00144478
    1378:	andcs	r2, r6, #-1610612736	; 0xa0000000
    137c:	bl	5bf380 <strspn@plt+0x5be8b4>
    1380:			; <UNDEFINED> instruction: 0xf7ff4648
    1384:	stmdacs	r0, {r1, r8, r9, fp, sp, lr, pc}
    1388:	ldceq	8, cr15, [r0], {68}	; 0x44
    138c:	mcrge	6, 7, pc, cr14, cr15, {5}	; <UNPREDICTABLE>
    1390:			; <UNDEFINED> instruction: 0xf7ff4240
    1394:			; <UNDEFINED> instruction: 0x4601eb78
    1398:	streq	pc, [r4], #2271	; 0x8df
    139c:			; <UNDEFINED> instruction: 0xf7ff4478
    13a0:	strbt	lr, [r3], r6, lsl #22
    13a4:	ldrbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    13a8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    13ac:	bl	133f3b0 <strspn@plt+0x133e8e4>
    13b0:			; <UNDEFINED> instruction: 0xf47f2800
    13b4:			; <UNDEFINED> instruction: 0xf8dfaedf
    13b8:	ldrbtmi	r0, [r8], #-1136	; 0xfffffb90
    13bc:	b	ffdbf3c0 <strspn@plt+0xffdbe8f4>
    13c0:			; <UNDEFINED> instruction: 0xf8dfe6d8
    13c4:	ldrcs	r0, [pc, #-1128]	; f64 <strspn@plt+0x498>
    13c8:			; <UNDEFINED> instruction: 0xf7ff4478
    13cc:			; <UNDEFINED> instruction: 0xf8dfeaf0
    13d0:	ldrbtmi	r0, [r8], #-1120	; 0xfffffba0
    13d4:	b	ffabf3d8 <strspn@plt+0xffabe90c>
    13d8:	blls	2ba8d8 <strspn@plt+0x2b9e0c>
    13dc:	streq	pc, [r0, -r9, asr #3]
    13e0:			; <UNDEFINED> instruction: 0xf0402b00
    13e4:	ldrtmi	r8, [r8], -r7, asr #1
    13e8:	bl	103f3ec <strspn@plt+0x103e920>
    13ec:	ldrt	r4, [sp], r5, lsl #12
    13f0:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    13f4:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    13f8:	tstcc	r0, r9, ror r4
    13fc:			; <UNDEFINED> instruction: 0xf7ff4478
    1400:	ldrb	lr, [r9, #-2774]	; 0xfffff52a
    1404:	strbmi	r9, [r8], -sl, lsl #22
    1408:	andls	r9, r2, #180224	; 0x2c000
    140c:	tstls	r1, r3, lsl #6
    1410:	tstls	r0, r0, lsl fp
    1414:	b	ffebf418 <strspn@plt+0xffebe94c>
    1418:	ldceq	8, cr15, [r0], {68}	; 0x44
    141c:	svcge	0x005fe69c
    1420:	orrvc	pc, r0, pc, asr #8
    1424:	tstls	r0, fp, lsl #20
    1428:	ldmdals	sl, {r0, r1, r3, r4, r5, r9, sl, lr}
    142c:			; <UNDEFINED> instruction: 0xf7ff4641
    1430:			; <UNDEFINED> instruction: 0xf1b0eab2
    1434:	vmlsl.s8	q8, d0, d0
    1438:	bls	2e1720 <strspn@plt+0x2e0c54>
    143c:	ldmdals	sl, {r0, r1, r5, r9, sl, lr}
    1440:			; <UNDEFINED> instruction: 0xf7ff4641
    1444:	vmovne.32	d7[0], lr
    1448:	msrhi	(UNDEF: 96), r0
    144c:	blcs	28080 <strspn@plt+0x275b4>
    1450:	svclt	0x00149b08
    1454:	strcs	r2, [r8], -r4, lsl #12
    1458:			; <UNDEFINED> instruction: 0xf0002b00
    145c:			; <UNDEFINED> instruction: 0xf1bb80cf
    1460:	vpmax.f32	d16, d0, d1
    1464:	blls	6a19d8 <strspn@plt+0x6a0f0c>
    1468:	andsvc	r9, sp, fp, lsl #20
    146c:			; <UNDEFINED> instruction: 0xf0402a00
    1470:			; <UNDEFINED> instruction: 0x705a8096
    1474:	stmdblt	fp!, {r0, r3, r8, r9, fp, ip, pc}
    1478:	ldmdbls	sl, {r0, r1, r8, r9, sp}
    147c:			; <UNDEFINED> instruction: 0xf0225cca
    1480:	strbpl	r0, [sl], #528	; 0x210
    1484:	vrshl.u8	q2, <illegal reg q3.5>, q0
    1488:	blls	5619cc <strspn@plt+0x560f00>
    148c:			; <UNDEFINED> instruction: 0xf0002b00
    1490:	blls	6a1844 <strspn@plt+0x6a0d78>
    1494:	vmlaeq.f64	d14, d26, d23
    1498:	ldmdacs	ip!, {r0, r2, r3, r9, sl, ip, sp, lr, pc}^
    149c:	bl	ecf20 <strspn@plt+0xec454>
    14a0:	movwcs	r0, #10
    14a4:	stmdavc	r2, {r0, r1, sp, lr, pc}
    14a8:	movwcc	r5, #5362	; 0x14f2
    14ac:	ldrmi	r3, [lr, #1]
    14b0:	rscshi	pc, sl, r0, asr #6
    14b4:			; <UNDEFINED> instruction: 0xf813455b
    14b8:	ldclle	0, cr2, [r4], #32
    14bc:	rscsle	r2, r2, r0, lsl #20
    14c0:	ldrshtle	r2, [r2], #175	; 0xaf
    14c4:	andgt	pc, r3, r6, lsl r8	; <UNPREDICTABLE>
    14c8:	b	85f4d4 <strspn@plt+0x85ea08>
    14cc:	b	818dc <strspn@plt+0x80e10>
    14d0:	movwmi	r0, #41484	; 0xa20c
    14d4:			; <UNDEFINED> instruction: 0xe7e854f2
    14d8:			; <UNDEFINED> instruction: 0xae3f4ad8
    14dc:	smlabbcs	sl, r0, r3, r2
    14e0:			; <UNDEFINED> instruction: 0x4630447a
    14e4:	smlabtcs	r0, sp, r9, lr
    14e8:	andcs	r4, r1, #26214400	; 0x1900000
    14ec:			; <UNDEFINED> instruction: 0xf7ff46a8
    14f0:	blls	2bc098 <strspn@plt+0x2bb5cc>
    14f4:	andcs	r9, r1, r3, lsl #10
    14f8:	movwls	r9, #23823	; 0x5d0f
    14fc:	andls	r9, r4, sl, lsl fp
    1500:	bls	1d2e28 <strspn@plt+0x1d235c>
    1504:	blls	4e6114 <strspn@plt+0x4e5648>
    1508:	movwls	r9, #5376	; 0x1500
    150c:	ldrmi	r9, [r9], -fp, lsl #22
    1510:	b	163f514 <strspn@plt+0x163ea48>
    1514:	ldceq	8, cr15, [r0], {68}	; 0x44
    1518:	tstcs	pc, #32, 14	; 0x800000
    151c:	strbt	r9, [lr], r9, lsl #6
    1520:	strcs	r4, [r1, #-2247]	; 0xfffff739
    1524:			; <UNDEFINED> instruction: 0xf7ff4478
    1528:	stmiami	r6, {r1, r6, r9, fp, sp, lr, pc}^
    152c:			; <UNDEFINED> instruction: 0xf7ff4478
    1530:	ldr	lr, [r1], #2622	; 0xa3e
    1534:	strcs	r4, [r1, #-2244]	; 0xfffff73c
    1538:			; <UNDEFINED> instruction: 0xf7ff4478
    153c:	str	lr, [fp], #2616	; 0xa38
    1540:	strcs	r4, [r1, #-2242]	; 0xfffff73e
    1544:			; <UNDEFINED> instruction: 0xf7ff4478
    1548:	str	lr, [r5], #2610	; 0xa32
    154c:	strcs	r4, [r1, #-2240]	; 0xfffff740
    1550:			; <UNDEFINED> instruction: 0xf7ff4478
    1554:	ldrbt	lr, [pc], #-2604	; 155c <strspn@plt+0xa90>
    1558:	blls	2abe0c <strspn@plt+0x2ab340>
    155c:			; <UNDEFINED> instruction: 0x46282150
    1560:			; <UNDEFINED> instruction: 0xf7ff9206
    1564:	ldmmi	fp!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    1568:	bls	192e34 <strspn@plt+0x192368>
    156c:			; <UNDEFINED> instruction: 0xf7ff4478
    1570:	smlad	r5, lr, sl, lr
    1574:			; <UNDEFINED> instruction: 0xf7ff4638
    1578:	strtmi	lr, [r9], -r6, lsl #21
    157c:	ldmmi	r6!, {r1, r9, sl, lr}
    1580:			; <UNDEFINED> instruction: 0xf7ff4478
    1584:			; <UNDEFINED> instruction: 0xe72eea14
    1588:	bls	50765c <strspn@plt+0x506b90>
    158c:	movwcc	r4, #6579	; 0x19b3
    1590:	andcc	r4, r1, #11730944	; 0xb30000
    1594:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1598:	b	23f59c <strspn@plt+0x23ead0>
    159c:	blls	27ab78 <strspn@plt+0x27a0ac>
    15a0:			; <UNDEFINED> instruction: 0xf47f2b00
    15a4:	movwcs	sl, #12143	; 0x2f6f
    15a8:	stmiami	lr!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    15ac:			; <UNDEFINED> instruction: 0x4631463a
    15b0:			; <UNDEFINED> instruction: 0xf7ff4478
    15b4:			; <UNDEFINED> instruction: 0x4648e9fc
    15b8:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    15bc:			; <UNDEFINED> instruction: 0xf8442800
    15c0:			; <UNDEFINED> instruction: 0xf6bf0c10
    15c4:	submi	sl, r0, #13504	; 0x34c0
    15c8:	b	173f5cc <strspn@plt+0x173eb00>
    15cc:	stmiami	r6!, {r0, r9, sl, lr}
    15d0:			; <UNDEFINED> instruction: 0xf7ff4478
    15d4:			; <UNDEFINED> instruction: 0xf854e9ec
    15d8:	submi	r0, r0, #16, 24	; 0x1000
    15dc:	b	11bf5e0 <strspn@plt+0x11beb14>
    15e0:	strb	r4, [r3, #1541]	; 0x605
    15e4:			; <UNDEFINED> instruction: 0xf7ff4240
    15e8:	strmi	lr, [r1], -lr, asr #20
    15ec:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
    15f0:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    15f4:			; <UNDEFINED> instruction: 0xf47f2d00
    15f8:			; <UNDEFINED> instruction: 0xe7ecadb9
    15fc:	ldrbtmi	r4, [r8], #-2204	; 0xfffff764
    1600:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1604:	ldrbtmi	r4, [r8], #-2203	; 0xfffff765
    1608:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    160c:	ldrdhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1610:	rscscc	pc, pc, #79	; 0x4f
    1614:			; <UNDEFINED> instruction: 0x46404631
    1618:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    161c:	blcs	1b6b0 <strspn@plt+0x1abe4>
    1620:	ldmmi	r5, {r0, r1, r2, r3, r6, ip, lr, pc}
    1624:			; <UNDEFINED> instruction: 0xf7ff4478
    1628:			; <UNDEFINED> instruction: 0x4643e9d4
    162c:	ldmibne	r8, {r0, r5, fp, sp, lr}
    1630:	rscscc	pc, pc, #79	; 0x4f
    1634:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1638:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
    163c:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1640:	bl	fe9e82b0 <strspn@plt+0xfe9e77e4>
    1644:			; <UNDEFINED> instruction: 0xf04f010a
    1648:	ldrbmi	r3, [r3], #-767	; 0xfffffd01
    164c:			; <UNDEFINED> instruction: 0xf7ff4618
    1650:			; <UNDEFINED> instruction: 0xe7b0e9b4
    1654:	stmibmi	sl, {r2, r4, r8, r9, fp, ip, pc}
    1658:	movwcc	r4, #6282	; 0x188a
    165c:	ldrbtmi	r9, [r9], #-2577	; 0xfffff5ef
    1660:			; <UNDEFINED> instruction: 0xf7ff4478
    1664:	ldr	lr, [r0, #-2468]	; 0xfffff65c
    1668:	blcs	28288 <strspn@plt+0x277bc>
    166c:	msrhi	CPSR_sx, r0
    1670:	streq	lr, [fp, -sl, lsl #22]
    1674:	vldrls	d10, [sl, #-636]	; 0xfffffd84
    1678:			; <UNDEFINED> instruction: 0x465a4619
    167c:	andeq	lr, sl, r5, lsl #22
    1680:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1684:	tstcs	r1, fp, lsl #22
    1688:			; <UNDEFINED> instruction: 0xf0002b00
    168c:	blls	2a1ab8 <strspn@plt+0x2a0fec>
    1690:	strbmi	r2, [r8], -r0, lsl #4
    1694:	strls	r9, [r0, #-1793]	; 0xfffff8ff
    1698:	tstls	r2, r3, lsl #6
    169c:			; <UNDEFINED> instruction: 0xf7ff9b10
    16a0:			; <UNDEFINED> instruction: 0xf844e99e
    16a4:	ldrb	r0, [r7, #-3088]	; 0xfffff3f0
    16a8:			; <UNDEFINED> instruction: 0xf8139b1a
    16ac:	b	17f16dc <strspn@plt+0x17f0c10>
    16b0:	ldrdle	r1, [fp, -ip]
    16b4:	cmplt	fp, r0, lsl fp
    16b8:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    16bc:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16c0:	ldmdami	r2!, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    16c4:			; <UNDEFINED> instruction: 0xf7ff4478
    16c8:	ldr	lr, [r5, r4, lsl #19]!
    16cc:			; <UNDEFINED> instruction: 0xf813aba0
    16d0:	ldrbtmi	r6, [r3], r4, lsl #24
    16d4:	rsbseq	pc, pc, r6
    16d8:	stceq	8, cr15, [r4], {3}
    16dc:			; <UNDEFINED> instruction: 0xf0069a0f
    16e0:	addsmi	r0, r1, #-1073741809	; 0xc000000f
    16e4:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    16e8:	andeq	lr, r0, ip, lsl #21
    16ec:			; <UNDEFINED> instruction: 0xf1000641
    16f0:	ldrbteq	r8, [r2], -r1, lsl #2
    16f4:			; <UNDEFINED> instruction: 0xf813d5be
    16f8:	blcc	10870c <strspn@plt+0x107c40>
    16fc:	addsmi	r9, r1, #77824	; 0x13000
    1700:	stmdami	r3!, {r0, r3, r4, r5, r7, ip, lr, pc}^
    1704:			; <UNDEFINED> instruction: 0xf7ff4478
    1708:			; <UNDEFINED> instruction: 0xe754e952
    170c:	ldrtmi	r4, [r1], -r1, ror #16
    1710:			; <UNDEFINED> instruction: 0xf7ff4478
    1714:	strb	lr, [lr, -ip, asr #18]
    1718:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    171c:			; <UNDEFINED> instruction: 0x4659485e
    1720:			; <UNDEFINED> instruction: 0xf7ff4478
    1724:	strb	lr, [r6, -r4, asr #18]
    1728:			; <UNDEFINED> instruction: 0x4642485c
    172c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    1730:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1734:	svclt	0x0000e73f
    1738:	andeq	r2, r1, r4, lsl r5
    173c:	andeq	r2, r1, sl, asr #8
    1740:	muleq	r0, r8, r0
    1744:	andeq	r0, r0, r4, lsr #31
    1748:	andeq	r1, r0, r0, lsr r0
    174c:	andeq	r2, r1, ip, ror #7
    1750:	andeq	r0, r0, r4, lsl #30
    1754:	strheq	r0, [r0], -r4
    1758:	andeq	r1, r0, lr, lsl r6
    175c:	andeq	r0, r0, r8, asr #29
    1760:			; <UNDEFINED> instruction: 0x00000dbc
    1764:	andeq	r1, r0, r8, lsl #9
    1768:	andeq	r1, r0, r4, ror #8
    176c:	andeq	r0, r0, r0, asr #27
    1770:	andeq	r0, r0, lr, lsr #25
    1774:	andeq	r0, r0, r2, lsr #27
    1778:	ldrdeq	r2, [r1], -lr
    177c:	andeq	r1, r0, sl, asr r4
    1780:	andeq	r0, r0, r8, asr sp
    1784:	andeq	r1, r0, sl, lsl #18
    1788:	andeq	r0, r0, r0, ror #25
    178c:	andeq	r1, r0, r6, ror #6
    1790:	andeq	r1, r0, r6, ror #17
    1794:			; <UNDEFINED> instruction: 0x00000cbc
    1798:	strdeq	r0, [r0], -r6
    179c:	muleq	r0, r4, fp
    17a0:	andeq	r0, r0, r4, lsr #1
    17a4:	andeq	r0, r0, lr, ror #21
    17a8:	muleq	r0, r6, sl
    17ac:	andeq	r1, r0, r6, lsr r7
    17b0:	andeq	r0, r0, ip, asr #21
    17b4:	muleq	r0, ip, r0
    17b8:	andeq	r1, r0, r4, asr #5
    17bc:	andeq	r0, r0, r6, lsl #22
    17c0:	andeq	r1, r0, r2, ror r5
    17c4:	andeq	r0, r0, ip, ror #17
    17c8:	andeq	r1, r0, lr, ror #2
    17cc:	muleq	r0, r2, r1
    17d0:	andeq	r1, r0, r0, lsr #3
    17d4:	andeq	r1, r0, r0, lsr r1
    17d8:	strdeq	r0, [r0], -r8
    17dc:	andeq	r1, r0, r0, lsr #11
    17e0:	andeq	r0, r0, r2, ror #17
    17e4:	andeq	r1, r0, lr, lsl #11
    17e8:	andeq	r0, r0, r4, lsl #18
    17ec:	andeq	r1, r0, lr, ror #10
    17f0:	andeq	r0, r0, r0, asr #18
    17f4:	andeq	r1, r0, r4, asr r5
    17f8:	andeq	r0, r0, lr, lsr r9
    17fc:	andeq	r1, r0, ip, lsr r5
    1800:			; <UNDEFINED> instruction: 0x000008b2
    1804:	andeq	r1, r0, r4, lsr #10
    1808:	strdeq	r0, [r0], -r8
    180c:	andeq	r1, r0, r8, lsl #10
    1810:	strdeq	r0, [r0], -r4
    1814:	andeq	r0, r0, r8, lsr pc
    1818:	andeq	r1, r0, sl, lsr #8
    181c:	andeq	r1, r0, r4, lsr #1
    1820:	andeq	r1, r0, r4, asr #6
    1824:	andeq	r1, r0, sl, asr #6
    1828:	andeq	r1, r0, lr, asr #6
    182c:	andeq	r1, r0, r4
    1830:	andeq	r0, r0, r2, lsr #16
    1834:	andeq	r1, r0, r0, asr #7
    1838:	andeq	r0, r0, r4, lsr r7
    183c:	andeq	r1, r0, r0, ror r2
    1840:	andeq	r0, r0, ip, ror #28
    1844:	andeq	r0, r0, r8, asr #13
    1848:	andeq	r0, r0, r4, ror sp
    184c:	andeq	r0, r0, r4, lsr sp
    1850:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1854:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1858:	andeq	r0, r0, r8, ror lr
    185c:	andeq	r1, r0, r4, lsr #4
    1860:	andeq	r0, r0, lr, lsr r5
    1864:	andeq	r0, r0, ip, lsl #29
    1868:	andeq	r1, r0, r0, lsl r1
    186c:	strdeq	r1, [r0], -r2
    1870:	andeq	r1, r0, r2, lsl r0
    1874:	andeq	r1, r0, r2, asr #32
    1878:	andeq	r1, r0, r0, lsr r0
    187c:	andeq	r1, r0, r2, asr r0
    1880:	andeq	r1, r0, sl, asr r1
    1884:	andeq	r0, r0, r8, lsr #8
    1888:	andeq	r0, r0, r2, lsl #28
    188c:	andeq	r0, r0, r8, lsr #31
    1890:	andeq	r0, r0, ip, asr #29
    1894:	andeq	r0, r0, r4, lsr sp
    1898:	andeq	r0, r0, r8, asr #26
    189c:	andeq	r0, r0, sl, asr sp
    18a0:	strbmi	r9, [r8], -sl, lsl #22
    18a4:	smladls	r1, sl, sl, r9
    18a8:	andls	r9, r0, #201326592	; 0xc000000
    18ac:	bls	2e84f4 <strspn@plt+0x2e7a28>
    18b0:			; <UNDEFINED> instruction: 0xf7ff9102
    18b4:			; <UNDEFINED> instruction: 0xf844e8ac
    18b8:	strb	r0, [sp], #-3088	; 0xfffff3f0
    18bc:			; <UNDEFINED> instruction: 0xf8139b1a
    18c0:	b	17f18f0 <strspn@plt+0x17f0e24>
    18c4:	ldrdle	r1, [r3, -ip]
    18c8:	blcs	28510 <strspn@plt+0x27a44>
    18cc:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {3}
    18d0:	andeq	lr, sl, #171008	; 0x29c00
    18d4:	rsbsvs	pc, ip, #10289152	; 0x9d0000
    18d8:	blge	fe812e48 <strspn@plt+0xfe81237c>
    18dc:	rsbseq	pc, pc, r6
    18e0:	stceq	8, cr15, [r4], {3}
    18e4:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {1}
    18e8:	ldrbmi	r4, [r9], -r7, lsl #16
    18ec:			; <UNDEFINED> instruction: 0xf7ff4478
    18f0:			; <UNDEFINED> instruction: 0xe660e85e
    18f4:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    18f8:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18fc:	stmdami	r4, {r0, r1, r3, r4, r6, r9, sl, sp, lr, pc}
    1900:			; <UNDEFINED> instruction: 0xf7ff4478
    1904:			; <UNDEFINED> instruction: 0xe656e854
    1908:	andeq	r0, r0, r0, lsr ip
    190c:	muleq	r0, r6, ip
    1910:	andeq	r0, r0, r4, asr ip
    1914:	bleq	3da58 <strspn@plt+0x3cf8c>
    1918:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    191c:	strbtmi	fp, [sl], -r2, lsl #24
    1920:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1924:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1928:	ldrmi	sl, [sl], #776	; 0x308
    192c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1930:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1934:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1938:			; <UNDEFINED> instruction: 0xf85a4b06
    193c:	stmdami	r6, {r0, r1, ip, sp}
    1940:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1944:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1948:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    194c:	strdeq	r1, [r1], -ip
    1950:	andeq	r0, r0, ip, lsl #1
    1954:	andeq	r0, r0, r8, lsr #1
    1958:	andeq	r0, r0, ip, lsr #1
    195c:	ldr	r3, [pc, #20]	; 1978 <strspn@plt+0xeac>
    1960:	ldr	r2, [pc, #20]	; 197c <strspn@plt+0xeb0>
    1964:	add	r3, pc, r3
    1968:	ldr	r2, [r3, r2]
    196c:	cmp	r2, #0
    1970:	bxeq	lr
    1974:	b	9f4 <__gmon_start__@plt>
    1978:	ldrdeq	r1, [r1], -ip
    197c:	andeq	r0, r0, r0, lsr #1
    1980:	blmi	1d39a0 <strspn@plt+0x1d2ed4>
    1984:	bmi	1d2b6c <strspn@plt+0x1d20a0>
    1988:	addmi	r4, r3, #2063597568	; 0x7b000000
    198c:	andle	r4, r3, sl, ror r4
    1990:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1994:	ldrmi	fp, [r8, -r3, lsl #2]
    1998:	svclt	0x00004770
    199c:	andeq	r1, r1, r0, asr r7
    19a0:	andeq	r1, r1, ip, asr #14
    19a4:			; <UNDEFINED> instruction: 0x000115b8
    19a8:	muleq	r0, r4, r0
    19ac:	stmdbmi	r9, {r3, fp, lr}
    19b0:	bmi	252b98 <strspn@plt+0x2520cc>
    19b4:	bne	252ba0 <strspn@plt+0x2520d4>
    19b8:	svceq	0x00cb447a
    19bc:			; <UNDEFINED> instruction: 0x01a1eb03
    19c0:	andle	r1, r3, r9, asr #32
    19c4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    19c8:	ldrmi	fp, [r8, -r3, lsl #2]
    19cc:	svclt	0x00004770
    19d0:	andeq	r1, r1, r4, lsr #14
    19d4:	andeq	r1, r1, r0, lsr #14
    19d8:	andeq	r1, r1, ip, lsl #11
    19dc:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    19e0:	blmi	2aee08 <strspn@plt+0x2ae33c>
    19e4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    19e8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    19ec:	blmi	26ffa0 <strspn@plt+0x26f4d4>
    19f0:	ldrdlt	r5, [r3, -r3]!
    19f4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    19f8:			; <UNDEFINED> instruction: 0xf7fe6818
    19fc:			; <UNDEFINED> instruction: 0xf7ffefb4
    1a00:	blmi	1c1904 <strspn@plt+0x1c0e38>
    1a04:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1a08:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1a0c:	andeq	r1, r1, lr, ror #13
    1a10:	andeq	r1, r1, ip, asr r5
    1a14:	muleq	r0, r0, r0
    1a18:	andeq	r1, r1, sl, lsl #12
    1a1c:	andeq	r1, r1, lr, asr #13
    1a20:	svclt	0x0000e7c4
    1a24:	mvnsmi	lr, #737280	; 0xb4000
    1a28:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1a2c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1a30:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1a34:	svc	0x0080f7fe
    1a38:	blne	1d92c34 <strspn@plt+0x1d92168>
    1a3c:	strhle	r1, [sl], -r6
    1a40:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1a44:	svccc	0x0004f855
    1a48:	strbmi	r3, [sl], -r1, lsl #8
    1a4c:	ldrtmi	r4, [r8], -r1, asr #12
    1a50:	adcmi	r4, r6, #152, 14	; 0x2600000
    1a54:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1a58:	svclt	0x000083f8
    1a5c:	andeq	r1, r1, r6, lsl #8
    1a60:	strdeq	r1, [r1], -ip
    1a64:	svclt	0x00004770

Disassembly of section .fini:

00001a68 <.fini>:
    1a68:	push	{r3, lr}
    1a6c:	pop	{r3, pc}
