{
    "MlibObjs": {},
    "NameTable": {
        "RegisterFileTest_v": [
            "RegisterFileTest_v",
            "SK7WZ",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "mop/quad": 2.2603278688524591,
        "ru_self_cgstart": {
            "ru_maxrss_kb": 53640,
            "ru_utime_sec": 0.053373999999999998,
            "ru_nivcsw": 42,
            "ru_majflt": 0,
            "ru_stime_sec": 0.022733,
            "ru_minflt": 13249,
            "ru_nvcsw": 209
        },
        "mopSpeed": 114693.55160710719,
        "ru_self_end": {
            "ru_maxrss_kb": 61832,
            "ru_utime_sec": 0.083428000000000002,
            "ru_nivcsw": 53,
            "ru_majflt": 0,
            "ru_stime_sec": 0.028839,
            "ru_minflt": 15592,
            "ru_nvcsw": 309
        },
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "nMops": 3447,
        "nQuads": 1525,
        "totalObjSize": 149685,
        "ru_childs_end": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "quadSpeed": 50741.997737405996,
        "CodeGen(%)": 36.023876875869014,
        "outputSizePerQuad": 98.0,
        "Frontend(%)": 63.976123124130979
    },
    "PrevCompiledModules": {},
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 93430
    },
    "PEModules": [],
    "LVLData": [
        "SIM"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "RegisterFileTest_v",
        "RegisterFileTest_v"
    ],
    "CompileProcesses": [
        "cgproc.29769.json"
    ],
    "Misc": {
        "daidir_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/register_file/simv.daidir",
        "cwd": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/register_file",
        "default_output_dir": "csrc",
        "csrc_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/register_file/csrc",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "archive_dir": "archive.0"
    },
    "CompileStatus": "Successful"
}