--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf -ucf
user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y38.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.510ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.475ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcklo                 0.380   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y41.D5      net (fanout=2)        0.314   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y41.CMUX    Topdc                 0.348   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X17Y41.B5      net (fanout=1)        0.444   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X17Y41.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X16Y38.B3      net (fanout=1)        0.699   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X16Y38.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X16Y38.A6      net (fanout=1)        0.124   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X16Y38.CLK     Tas                   0.030   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.894ns logic, 1.581ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X21Y40.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.180ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcklo                 0.380   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y41.A5      net (fanout=2)        0.298   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y41.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X21Y40.CX      net (fanout=1)        0.365   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X21Y40.CLK     Tdick                 0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.482ns logic, 0.663ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X21Y41.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.786ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.751ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcklo                 0.380   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y41.A5      net (fanout=2)        0.298   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y41.CLK     Tas                   0.073   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.751ns (0.453ns logic, 0.298ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X21Y41.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.138ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcklo                 0.118   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y41.A5      net (fanout=2)        0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y41.CLK     Tah         (-Th)     0.055   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (0.063ns logic, 0.110ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X21Y40.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.288ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcklo                 0.118   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y41.A5      net (fanout=2)        0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y41.A       Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X21Y40.CX      net (fanout=1)        0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X21Y40.CLK     Tckdi       (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.076ns logic, 0.247ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y38.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.795ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.830ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcklo                 0.118   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y41.D5      net (fanout=2)        0.116   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y41.CMUX    Topdc                 0.131   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X17Y41.B5      net (fanout=1)        0.170   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X17Y41.B       Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X16Y38.B3      net (fanout=1)        0.257   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X16Y38.B       Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X16Y38.A6      net (fanout=1)        0.046   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X16Y38.CLK     Tah         (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.241ns logic, 0.589ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y40.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.302ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.302ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y77.D2      net (fanout=1)        0.610   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y77.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X18Y46.D2      net (fanout=12)       3.380   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X18Y46.D       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y40.CLK     net (fanout=4)        0.795   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (0.517ns logic, 4.785ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.659ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.659ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.CQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X22Y46.D3      net (fanout=9)        1.789   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X22Y46.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X18Y46.D3      net (fanout=1)        0.602   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X18Y46.D       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y40.CLK     net (fanout=4)        0.795   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (0.473ns logic, 3.186ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.555ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.555ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.AQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X28Y54.A4      net (fanout=2)        0.529   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X28Y54.AMUX    Tilo                  0.190   icon_control0<20>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X18Y46.D6      net (fanout=9)        1.592   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X18Y46.D       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y40.CLK     net (fanout=4)        0.795   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (0.639ns logic, 2.916ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.531ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.215ns (Levels of Logic = 0)
  Clock Path Skew:      -1.281ns (2.420 - 3.701)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X20Y40.SR      net (fanout=9)        0.624   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X20Y40.CLK     Trck                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.591ns logic, 0.624ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.880ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      1.757ns (5.302 - 3.545)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.270   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X20Y40.SR      net (fanout=9)        0.497   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X20Y40.CLK     Tremck      (-Th)    -0.145   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.415ns logic, 0.497ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4557 paths analyzed, 1073 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.268ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X33Y53.A3), 359 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.233ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y31.BQ      Tcko                  0.381   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X87Y45.A2      net (fanout=50)       3.291   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X87Y45.BMUX    Topab                 0.395   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_1413
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13_f7_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
    SLICE_X68Y32.D2      net (fanout=1)        1.973   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
    SLICE_X68Y32.BMUX    Topdb                 0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_61
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_4_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_2_f8
    SLICE_X33Y53.C4      net (fanout=1)        2.064   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X33Y53.CMUX    Tilo                  0.186   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X33Y53.A3      net (fanout=1)        0.456   icon_control0<3>
    SLICE_X33Y53.CLK     Tas                   0.073   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.233ns (1.449ns logic, 7.784ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.054ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y31.BQ      Tcko                  0.381   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X87Y45.C4      net (fanout=50)       3.095   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X87Y45.BMUX    Topcb                 0.412   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_155
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_14_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
    SLICE_X68Y32.D2      net (fanout=1)        1.973   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
    SLICE_X68Y32.BMUX    Topdb                 0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_61
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_4_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_2_f8
    SLICE_X33Y53.C4      net (fanout=1)        2.064   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X33Y53.CMUX    Tilo                  0.186   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X33Y53.A3      net (fanout=1)        0.456   icon_control0<3>
    SLICE_X33Y53.CLK     Tas                   0.073   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.054ns (1.466ns logic, 7.588ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.036ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y31.BQ      Tcko                  0.381   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X87Y45.B4      net (fanout=50)       3.100   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X87Y45.BMUX    Topbb                 0.389   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_154
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13_f7_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
    SLICE_X68Y32.D2      net (fanout=1)        1.973   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
    SLICE_X68Y32.BMUX    Topdb                 0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_61
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_4_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_2_f8
    SLICE_X33Y53.C4      net (fanout=1)        2.064   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X33Y53.CMUX    Tilo                  0.186   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X33Y53.A3      net (fanout=1)        0.456   icon_control0<3>
    SLICE_X33Y53.CLK     Tas                   0.073   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.036ns (1.443ns logic, 7.593ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAMB36_X5Y4.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.435ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y77.AQ        Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                         U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y77.D2        net (fanout=1)        0.610   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y77.D         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y55.A4        net (fanout=12)       1.683   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y55.AMUX      Tilo                  0.186   icon_control0<22>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X5Y4.ENARDENL   net (fanout=49)       5.106   icon_control0<6>
    RAMB36_X5Y4.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.435ns (1.036ns logic, 7.399ns route)
                                                         (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.286ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y54.CQ        Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                         U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X26Y55.A2        net (fanout=9)        1.326   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X26Y55.AMUX      Tilo                  0.196   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>
                                                         U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y55.A2        net (fanout=1)        0.726   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y55.AMUX      Tilo                  0.194   icon_control0<22>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X5Y4.ENARDENL   net (fanout=49)       5.106   icon_control0<6>
    RAMB36_X5Y4.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.286ns (1.128ns logic, 7.158ns route)
                                                         (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y54.AQ        Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                         U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X26Y55.A3        net (fanout=9)        0.747   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X26Y55.AMUX      Tilo                  0.189   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>
                                                         U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y55.A2        net (fanout=1)        0.726   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y55.AMUX      Tilo                  0.194   icon_control0<22>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X5Y4.ENARDENL   net (fanout=49)       5.106   icon_control0<6>
    RAMB36_X5Y4.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        7.700ns (1.121ns logic, 6.579ns route)
                                                         (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAMB36_X5Y4.ENARDENU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.435ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y77.AQ        Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                         U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y77.D2        net (fanout=1)        0.610   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y77.D         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y55.A4        net (fanout=12)       1.683   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y55.AMUX      Tilo                  0.186   icon_control0<22>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X5Y4.ENARDENU   net (fanout=49)       5.106   icon_control0<6>
    RAMB36_X5Y4.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.435ns (1.036ns logic, 7.399ns route)
                                                         (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.286ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y54.CQ        Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                         U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X26Y55.A2        net (fanout=9)        1.326   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X26Y55.AMUX      Tilo                  0.196   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>
                                                         U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y55.A2        net (fanout=1)        0.726   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y55.AMUX      Tilo                  0.194   icon_control0<22>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X5Y4.ENARDENU   net (fanout=49)       5.106   icon_control0<6>
    RAMB36_X5Y4.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.286ns (1.128ns logic, 7.158ns route)
                                                         (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y54.AQ        Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                         U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X26Y55.A3        net (fanout=9)        0.747   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X26Y55.AMUX      Tilo                  0.189   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>
                                                         U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X31Y55.A2        net (fanout=1)        0.726   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X31Y55.AMUX      Tilo                  0.194   icon_control0<22>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X5Y4.ENARDENU   net (fanout=49)       5.106   icon_control0<6>
    RAMB36_X5Y4.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        7.700ns (1.121ns logic, 6.579ns route)
                                                         (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X30Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.BQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE
    SLICE_X30Y51.A6      net (fanout=2)        0.050   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<1>
    SLICE_X30Y51.CLK     Tah         (-Th)     0.076   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.072ns (0.022ns logic, 0.050ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[31].U_REG (SLICE_X1Y63.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[32].U_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[31].U_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[32].U_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[31].U_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y63.AQ       Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<35>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[32].U_REG
    SLICE_X1Y63.D5       net (fanout=2)        0.072   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<32>
    SLICE_X1Y63.CLK      Tah         (-Th)     0.083   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<35>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<32>_rt
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[31].U_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.015ns logic, 0.072ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[11].U_REG (SLICE_X3Y60.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[12].U_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[11].U_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[12].U_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[11].U_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.AQ       Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[12].U_REG
    SLICE_X3Y60.D5       net (fanout=3)        0.072   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<12>
    SLICE_X3Y60.CLK      Tah         (-Th)     0.083   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<12>_rt
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[11].U_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.015ns logic, 0.072ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X3Y6.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X5Y4.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.732ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X33Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X33Y78.D1      net (fanout=3)        1.364   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X33Y78.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X33Y54.CE      net (fanout=3)        1.610   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X33Y54.CLK     Tceck                 0.318   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (0.723ns logic, 2.974ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X33Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X33Y78.D1      net (fanout=3)        1.364   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X33Y78.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X33Y54.CE      net (fanout=3)        1.610   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X33Y54.CLK     Tceck                 0.318   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (0.723ns logic, 2.974ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X33Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X33Y78.D1      net (fanout=3)        1.364   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X33Y78.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X33Y54.CE      net (fanout=3)        1.610   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X33Y54.CLK     Tceck                 0.318   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (0.723ns logic, 2.974ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X28Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y78.D3      net (fanout=3)        0.556   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y78.D       Tilo                  0.034   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X28Y78.SR      net (fanout=2)        0.218   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X28Y78.CLK     Tcksr       (-Th)    -0.044   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.176ns logic, 0.774ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X28Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y78.D3      net (fanout=3)        0.556   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y78.D       Tilo                  0.034   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X28Y78.SR      net (fanout=2)        0.218   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X28Y78.CLK     Tcksr       (-Th)    -0.044   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.176ns logic, 0.774ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X28Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y78.D3      net (fanout=3)        0.556   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X32Y78.D       Tilo                  0.034   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X28Y78.SR      net (fanout=2)        0.218   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X28Y78.CLK     Tcksr       (-Th)    -0.044   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.176ns logic, 0.774ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.627ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X39Y87.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X39Y87.A5      net (fanout=3)        0.182   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X39Y87.CLK     Tas                   0.073   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.410ns logic, 0.182ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X39Y87.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.AQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X39Y87.A5      net (fanout=3)        0.066   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X39Y87.CLK     Tah         (-Th)     0.055   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1011 paths analyzed, 166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X20Y75.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.424ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.389ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y77.D2      net (fanout=1)        0.610   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y77.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y40.B2      net (fanout=12)       2.705   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y40.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<99>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X20Y75.SR      net (fanout=5)        3.186   icon_control0<25>
    SLICE_X20Y75.CLK     Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.389ns (0.888ns logic, 6.501ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.921ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.886ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.CQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X24Y52.D1      net (fanout=9)        1.485   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X24Y52.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X31Y40.B3      net (fanout=1)        1.371   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X31Y40.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<99>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X20Y75.SR      net (fanout=5)        3.186   icon_control0<25>
    SLICE_X20Y75.CLK     Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (0.844ns logic, 6.042ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.328ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.293ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X24Y52.D3      net (fanout=9)        0.892   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X24Y52.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X31Y40.B3      net (fanout=1)        1.371   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X31Y40.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<99>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X20Y75.SR      net (fanout=5)        3.186   icon_control0<25>
    SLICE_X20Y75.CLK     Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (0.844ns logic, 5.449ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X20Y75.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.424ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.389ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y77.D2      net (fanout=1)        0.610   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y77.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y40.B2      net (fanout=12)       2.705   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y40.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<99>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X20Y75.SR      net (fanout=5)        3.186   icon_control0<25>
    SLICE_X20Y75.CLK     Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.389ns (0.888ns logic, 6.501ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.921ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.886ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.CQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X24Y52.D1      net (fanout=9)        1.485   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X24Y52.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X31Y40.B3      net (fanout=1)        1.371   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X31Y40.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<99>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X20Y75.SR      net (fanout=5)        3.186   icon_control0<25>
    SLICE_X20Y75.CLK     Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (0.844ns logic, 6.042ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.328ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.293ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X24Y52.D3      net (fanout=9)        0.892   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X24Y52.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X31Y40.B3      net (fanout=1)        1.371   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X31Y40.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<99>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X20Y75.SR      net (fanout=5)        3.186   icon_control0<25>
    SLICE_X20Y75.CLK     Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (0.844ns logic, 5.449ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X20Y75.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.424ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.389ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X30Y77.D2      net (fanout=1)        0.610   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X30Y77.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y40.B2      net (fanout=12)       2.705   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y40.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<99>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X20Y75.SR      net (fanout=5)        3.186   icon_control0<25>
    SLICE_X20Y75.CLK     Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.389ns (0.888ns logic, 6.501ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.921ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.886ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.CQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X24Y52.D1      net (fanout=9)        1.485   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X24Y52.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X31Y40.B3      net (fanout=1)        1.371   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X31Y40.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<99>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X20Y75.SR      net (fanout=5)        3.186   icon_control0<25>
    SLICE_X20Y75.CLK     Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (0.844ns logic, 6.042ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.328ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.293ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X24Y52.D3      net (fanout=9)        0.892   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X24Y52.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X31Y40.B3      net (fanout=1)        1.371   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X31Y40.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<99>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X20Y75.SR      net (fanout=5)        3.186   icon_control0<25>
    SLICE_X20Y75.CLK     Trck                  0.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (0.844ns logic, 5.449ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X29Y35.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.114ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y35.AQ      Tcko                  0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X29Y35.A6      net (fanout=2)        0.089   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X29Y35.CLK     Tah         (-Th)     0.055   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.060ns logic, 0.089ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X28Y36.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.107ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.DQ      Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X28Y36.D5      net (fanout=2)        0.121   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X28Y36.CLK     Tah         (-Th)     0.077   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.021ns logic, 0.121ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X29Y35.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.139ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y35.BQ      Tcko                  0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X29Y35.B5      net (fanout=2)        0.116   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X29Y35.CLK     Tah         (-Th)     0.057   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.058ns logic, 0.116ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 409 paths analyzed, 280 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y38.A6), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.970ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.935ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.CQ       Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    SLICE_X14Y41.A3      net (fanout=2)        1.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X14Y41.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X17Y41.B4      net (fanout=1)        0.399   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X17Y41.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X16Y38.B3      net (fanout=1)        0.699   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X16Y38.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X16Y38.A6      net (fanout=1)        0.124   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X16Y38.CLK     Tas                   0.030   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.571ns logic, 2.364ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.785ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.750ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y41.AQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X21Y41.C3      net (fanout=2)        0.628   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X21Y41.CMUX    Tilo                  0.352   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X17Y41.B5      net (fanout=1)        0.444   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X17Y41.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X16Y38.B3      net (fanout=1)        0.699   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X16Y38.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X16Y38.A6      net (fanout=1)        0.124   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X16Y38.CLK     Tas                   0.030   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (0.855ns logic, 1.895ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.779ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.744ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.AQ      Tcko                  0.381   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    SLICE_X21Y41.C1      net (fanout=1)        0.578   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X21Y41.CMUX    Tilo                  0.352   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X17Y41.B5      net (fanout=1)        0.444   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X17Y41.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X16Y38.B3      net (fanout=1)        0.699   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X16Y38.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X16Y38.A6      net (fanout=1)        0.124   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X16Y38.CLK     Tas                   0.030   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (0.899ns logic, 1.845ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X16Y38.A5), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.607ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.572ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.BQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X24Y38.C1      net (fanout=1)        0.865   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X24Y38.CMUX    Tilo                  0.358   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X26Y38.A6      net (fanout=1)        0.248   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X26Y38.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X16Y38.A5      net (fanout=1)        0.666   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X16Y38.CLK     Tas                   0.030   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.572ns (0.793ns logic, 1.779ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.319ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.284ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.BQ      Tcko                  0.381   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X26Y38.B2      net (fanout=1)        0.593   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X26Y38.B       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X26Y38.A2      net (fanout=1)        0.478   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1
    SLICE_X26Y38.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X16Y38.A5      net (fanout=1)        0.666   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X16Y38.CLK     Tas                   0.030   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.284ns (0.547ns logic, 1.737ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.310ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.275ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.AMUX    Tshcko                0.422   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X24Y38.D1      net (fanout=1)        0.486   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X24Y38.CMUX    Topdc                 0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X26Y38.A6      net (fanout=1)        0.248   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X26Y38.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X16Y38.A5      net (fanout=1)        0.666   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X16Y38.CLK     Tas                   0.030   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (0.875ns logic, 1.400ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X0Y62.A2), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.375ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.375ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y62.BQ       Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X0Y58.C3       net (fanout=18)       0.782   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X0Y58.CMUX     Tilo                  0.358   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X0Y62.A2       net (fanout=1)        0.898   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.695ns logic, 1.680ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.311ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.311ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y62.CQ       Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X0Y58.C4       net (fanout=18)       0.718   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<6>
    SLICE_X0Y58.CMUX     Tilo                  0.358   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X0Y62.A2       net (fanout=1)        0.898   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (0.695ns logic, 1.616ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.257ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.257ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y62.AQ       Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X0Y58.C6       net (fanout=18)       0.664   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<4>
    SLICE_X0Y58.CMUX     Tilo                  0.358   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X0Y62.A2       net (fanout=1)        0.898   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (0.695ns logic, 1.562ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.572ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y1.CLKOUT1
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Logical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Location pin: MMCM_ADV_X0Y9.CLKOUT5
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: ila0_data0<69>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.572ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y1.CLKOUT1
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Logical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Location pin: MMCM_ADV_X0Y9.CLKOUT5
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: ila0_data0<69>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59956 paths analyzed, 14558 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.837ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_4 (SLICE_X74Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.895 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y120.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y128.C5     net (fanout=231)      0.934   system/mac_rx_valid<2>
    SLICE_X76Y128.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X74Y55.SR      net (fanout=677)      5.805   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X74Y55.CLK     Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_4
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (0.945ns logic, 6.739ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.220ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.895 - 0.985)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y128.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y128.C3     net (fanout=1)        0.511   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y128.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X74Y55.SR      net (fanout=677)      5.805   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X74Y55.CLK     Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_4
    -------------------------------------------------  ---------------------------
    Total                                      7.220ns (0.904ns logic, 6.316ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_5 (SLICE_X74Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.895 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y120.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y128.C5     net (fanout=231)      0.934   system/mac_rx_valid<2>
    SLICE_X76Y128.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X74Y55.SR      net (fanout=677)      5.805   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X74Y55.CLK     Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_5
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (0.945ns logic, 6.739ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.220ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.895 - 0.985)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y128.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y128.C3     net (fanout=1)        0.511   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y128.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X74Y55.SR      net (fanout=677)      5.805   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X74Y55.CLK     Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_5
    -------------------------------------------------  ---------------------------
    Total                                      7.220ns (0.904ns logic, 6.316ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_6 (SLICE_X74Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.895 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y120.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y128.C5     net (fanout=231)      0.934   system/mac_rx_valid<2>
    SLICE_X76Y128.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X74Y55.SR      net (fanout=677)      5.805   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X74Y55.CLK     Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_6
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (0.945ns logic, 6.739ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.220ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.895 - 0.985)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y128.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y128.C3     net (fanout=1)        0.511   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y128.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X74Y55.SR      net (fanout=677)      5.805   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X74Y55.CLK     Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_6
    -------------------------------------------------  ---------------------------
    Total                                      7.220ns (0.904ns logic, 6.316ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y10.TXDATA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/mgt_tx_data_r_5 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.439ns (1.155 - 0.716)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/mgt_tx_data_r_5 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y102.BQ    Tcko                  0.270   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<7>
                                                       system/phy_en.phy_eth/sgmii/mgt_tx_data_r_5
    GTXE1_X0Y10.TXDATA5  net (fanout=1)        1.052   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<5>
    GTXE1_X0Y10.TXUSRCLK2Tgtxckc_TXDATA(-Th)     0.865   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (-0.595ns logic, 1.052ns route)
                                                       (-130.2% logic, 230.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y98.CQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxdisperr_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.284   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.060ns (-0.224ns logic, 0.284ns route)
                                                              (-373.3% logic, 473.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y28.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.465 - 0.311)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y143.BQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5
    RAMB36_X5Y28.DIADI5     net (fanout=1)        0.268   system/phy_en.phy_ipb_ctrl/udp_if/dia<5>
    RAMB36_X5Y28.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.185ns (-0.083ns logic, 0.268ns route)
                                                          (-44.9% logic, 144.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59955 paths analyzed, 14580 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.414ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_44 (SLICE_X63Y81.AX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.129ns (Levels of Logic = 4)
  Clock Path Skew:      -0.250ns (0.779 - 1.029)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y90.B5      net (fanout=229)      1.894   system/mac_rx_valid<0>
    SLICE_X76Y90.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<163>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o1
    SLICE_X76Y94.B4      net (fanout=59)       0.564   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o
    SLICE_X76Y94.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X64Y83.A3      net (fanout=48)       2.309   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X64Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT39_SW1
    SLICE_X68Y85.B2      net (fanout=1)        0.808   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N120
    SLICE_X68Y85.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<46>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT39
    SLICE_X63Y81.AX      net (fanout=1)        0.826   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<44>
    SLICE_X63Y81.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_44
    -------------------------------------------------  ---------------------------
    Total                                      7.129ns (0.728ns logic, 6.401ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_arp_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.349ns (Levels of Logic = 4)
  Clock Path Skew:      -0.220ns (0.779 - 0.999)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_arp_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y75.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_arp
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_arp_sig
    SLICE_X76Y90.B4      net (fanout=81)       1.199   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_arp
    SLICE_X76Y90.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<163>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o1
    SLICE_X76Y94.B4      net (fanout=59)       0.564   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o
    SLICE_X76Y94.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X64Y83.A3      net (fanout=48)       2.309   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X64Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT39_SW1
    SLICE_X68Y85.B2      net (fanout=1)        0.808   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N120
    SLICE_X68Y85.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<46>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT39
    SLICE_X63Y81.AX      net (fanout=1)        0.826   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<44>
    SLICE_X63Y81.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_44
    -------------------------------------------------  ---------------------------
    Total                                      6.349ns (0.643ns logic, 5.706ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/address_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.352ns (Levels of Logic = 4)
  Clock Path Skew:      -0.151ns (0.608 - 0.759)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/address_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y97.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/arp_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/address_0
    SLICE_X82Y95.A2      net (fanout=7)        0.903   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/arp_addr<0>
    SLICE_X82Y95.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/addr_to_set<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/PWR_76_o_address[5]_equal_18_o<5>1
    SLICE_X76Y94.B1      net (fanout=53)       0.819   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/PWR_76_o_address[5]_equal_18_o
    SLICE_X76Y94.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X64Y83.A3      net (fanout=48)       2.309   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X64Y83.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT39_SW1
    SLICE_X68Y85.B2      net (fanout=1)        0.808   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N120
    SLICE_X68Y85.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<46>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT39
    SLICE_X63Y81.AX      net (fanout=1)        0.826   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<44>
    SLICE_X63Y81.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_44
    -------------------------------------------------  ---------------------------
    Total                                      6.352ns (0.687ns logic, 5.665ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_46 (SLICE_X68Y85.DX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.001ns (Levels of Logic = 3)
  Clock Path Skew:      -0.192ns (0.837 - 1.029)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y65.C2      net (fanout=229)      1.034   system/mac_rx_valid<0>
    SLICE_X94Y65.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X75Y97.D5      net (fanout=674)      2.582   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X75Y97.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT1031
    SLICE_X63Y81.C1      net (fanout=31)       1.959   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT103
    SLICE_X63Y81.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT41
    SLICE_X68Y85.DX      net (fanout=1)        0.785   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<46>
    SLICE_X68Y85.CLK     Tdick                 0.015   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<46>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_46
    -------------------------------------------------  ---------------------------
    Total                                      7.001ns (0.641ns logic, 6.360ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (0.837 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y57.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X94Y65.C6      net (fanout=1)        0.674   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X94Y65.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X75Y97.D5      net (fanout=674)      2.582   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X75Y97.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT1031
    SLICE_X63Y81.C1      net (fanout=31)       1.959   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT103
    SLICE_X63Y81.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT41
    SLICE_X68Y85.DX      net (fanout=1)        0.785   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<46>
    SLICE_X68Y85.CLK     Tdick                 0.015   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<46>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_46
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (0.556ns logic, 6.000ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.282ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.837 - 1.029)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y90.B5      net (fanout=229)      1.894   system/mac_rx_valid<0>
    SLICE_X76Y90.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<163>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o1
    SLICE_X76Y94.B4      net (fanout=59)       0.564   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o
    SLICE_X76Y94.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X61Y81.D5      net (fanout=48)       2.033   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X61Y81.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N124
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT41_SW1
    SLICE_X63Y81.C5      net (fanout=1)        0.297   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N124
    SLICE_X63Y81.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT41
    SLICE_X68Y85.DX      net (fanout=1)        0.785   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<46>
    SLICE_X68Y85.CLK     Tdick                 0.015   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<46>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_46
    -------------------------------------------------  ---------------------------
    Total                                      6.282ns (0.709ns logic, 5.573ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_47 (SLICE_X68Y82.AX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.192ns (0.837 - 1.029)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y65.C2      net (fanout=229)      1.034   system/mac_rx_valid<0>
    SLICE_X94Y65.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X75Y97.D5      net (fanout=674)      2.582   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X75Y97.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT1031
    SLICE_X63Y81.D1      net (fanout=31)       1.953   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT103
    SLICE_X63Y81.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT42
    SLICE_X68Y82.AX      net (fanout=1)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<47>
    SLICE_X68Y82.CLK     Tdick                 0.015   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_47
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (0.641ns logic, 6.206ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (0.837 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y57.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X94Y65.C6      net (fanout=1)        0.674   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X94Y65.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X75Y97.D5      net (fanout=674)      2.582   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X75Y97.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT1031
    SLICE_X63Y81.D1      net (fanout=31)       1.953   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT103
    SLICE_X63Y81.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT42
    SLICE_X68Y82.AX      net (fanout=1)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<47>
    SLICE_X68Y82.CLK     Tdick                 0.015   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_47
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (0.556ns logic, 5.846ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.107ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.837 - 1.029)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y72.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y90.B5      net (fanout=229)      1.894   system/mac_rx_valid<0>
    SLICE_X76Y90.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/data<163>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o1
    SLICE_X76Y94.B4      net (fanout=59)       0.564   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o
    SLICE_X76Y94.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X60Y82.A5      net (fanout=48)       1.910   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X60Y82.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N126
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT42_SW1
    SLICE_X63Y81.D4      net (fanout=1)        0.393   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N126
    SLICE_X63Y81.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT42
    SLICE_X68Y82.AX      net (fanout=1)        0.637   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<47>
    SLICE_X68Y82.CLK     Tdick                 0.015   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<47>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_47
    -------------------------------------------------  ---------------------------
    Total                                      6.107ns (0.709ns logic, 5.398ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXNOTINTABLE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X95Y87.CQ                Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
    TEMAC_X0Y0.PHYEMACRXNOTINTABLE net (fanout=1)        0.241   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_NOTINT(-Th)     0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.069ns (-0.172ns logic, 0.241ns route)
                                                                 (-249.3% logic, 349.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_97 (SLICE_X97Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_65 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_97 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.506 - 0.403)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_65 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y80.BQ      Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<67>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_65
    SLICE_X97Y79.BX      net (fanout=2)        0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<65>
    SLICE_X97Y79.CLK     Tckdi       (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_97
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.039ns logic, 0.097ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_98 (SLICE_X97Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_66 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_98 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.506 - 0.403)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_66 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y80.CQ      Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<67>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_66
    SLICE_X97Y79.CX      net (fanout=2)        0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<66>
    SLICE_X97Y79.CLK     Tckdi       (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_98
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.039ns logic, 0.097ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.146ns (1.603 - 1.457)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y111.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y68.A3      net (fanout=23)       3.007   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y68.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.740   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.553ns (0.806ns logic, 4.747ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.146ns (1.603 - 1.457)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y111.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y68.A2      net (fanout=22)       3.005   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y68.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.740   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (0.723ns logic, 4.745ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.819ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (1.603 - 1.457)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y111.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.365   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.819ns (0.454ns logic, 4.365ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X28Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (1.484 - 1.457)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y111.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y68.A3      net (fanout=23)       3.007   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y68.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X28Y68.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X28Y68.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (0.772ns logic, 3.262ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (1.484 - 1.457)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y111.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y68.A2      net (fanout=22)       3.005   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y68.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X28Y68.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X28Y68.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (0.689ns logic, 3.260ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X9Y110.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X9Y110.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X9Y110.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X9Y111.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y111.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y111.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y111.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X11Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y109.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X11Y109.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_6
    SLICE_X11Y109.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32413 paths analyzed, 16233 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.217ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/data_48 (SLICE_X78Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_48 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.698ns (1.369 - 2.067)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXDATA0   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
    SLICE_X78Y89.A6      net (fanout=15)       4.913   usr/rx_data<32>
    SLICE_X78Y89.CLK     Tas                   0.030   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<51>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/Mmux_data[48]_rx_data_i[0]_MUX_2747_o11
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_48
    -------------------------------------------------  ---------------------------
    Total                                      5.484ns (0.571ns logic, 4.913ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/data_85 (SLICE_X104Y86.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_85 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.492ns (Levels of Logic = 1)
  Clock Path Skew:      -0.682ns (1.385 - 2.067)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXDATA5   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
    SLICE_X104Y86.B6     net (fanout=15)       4.881   usr/rx_data<37>
    SLICE_X104Y86.CLK    Tas                   0.070   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<87>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/Mmux_data[85]_rx_data_i[5]_MUX_2710_o11
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_85
    -------------------------------------------------  ---------------------------
    Total                                      5.492ns (0.611ns logic, 4.881ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/data_180 (SLICE_X87Y81.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_180 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.697ns (1.370 - 2.067)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_180
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
    SLICE_X91Y51.B5      net (fanout=4)        2.201   usr/rx_kchar<5>
    SLICE_X91Y51.B       Tilo                  0.068   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0454_inv1
    SLICE_X87Y81.CE      net (fanout=56)       2.336   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0454_inv
    SLICE_X87Y81.CLK     Tceck                 0.318   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<183>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_180
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (0.927ns logic, 4.537ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_180 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.434ns (Levels of Logic = 1)
  Clock Path Skew:      -0.697ns (1.370 - 2.067)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_180
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
    SLICE_X91Y51.B4      net (fanout=4)        2.171   usr/rx_kchar<4>
    SLICE_X91Y51.B       Tilo                  0.068   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0454_inv1
    SLICE_X87Y81.CE      net (fanout=56)       2.336   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0454_inv
    SLICE_X87Y81.CLK     Tceck                 0.318   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<183>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_180
    -------------------------------------------------  ---------------------------
    Total                                      5.434ns (0.927ns logic, 4.507ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_180 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.335ns (1.370 - 1.705)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_180
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y37.CQ      Tcko                  0.381   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X91Y51.B1      net (fanout=14)       1.492   usr/link_tracking_2_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X91Y51.B       Tilo                  0.068   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0454_inv1
    SLICE_X87Y81.CE      net (fanout=56)       2.336   usr/link_tracking_2_inst/gtx_rx_mux_inst/_n0454_inv
    SLICE_X87Y81.CLK     Tceck                 0.318   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<183>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_180
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (0.767ns logic, 3.828ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y14.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_159 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.543 - 0.390)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_159 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y64.DQ         Tcko                  0.098   usr/link_tracking_2_inst/track_rx_data<159>
                                                          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_159
    RAMB36_X5Y14.DIADI6     net (fanout=1)        0.273   usr/link_tracking_2_inst/track_rx_data<159>
    RAMB36_X5Y14.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.173ns (-0.100ns logic, 0.273ns route)
                                                          (-57.8% logic, 157.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X6Y15.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_174 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.550 - 0.400)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_174 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X105Y73.CQ        Tcko                  0.098   usr/link_tracking_2_inst/track_rx_data<175>
                                                          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_174
    RAMB36_X6Y15.DIADI3     net (fanout=1)        0.272   usr/link_tracking_2_inst/track_rx_data<174>
    RAMB36_X6Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.172ns (-0.100ns logic, 0.272ns route)
                                                          (-58.1% logic, 158.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y11.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_11 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.534 - 0.396)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_11 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y52.DQ         Tcko                  0.115   usr/link_tracking_2_inst/track_rx_data<11>
                                                          usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_11
    RAMB36_X4Y11.DIADI2     net (fanout=1)        0.244   usr/link_tracking_2_inst/track_rx_data<11>
    RAMB36_X4Y11.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.161ns (-0.083ns logic, 0.244ns route)
                                                          (-51.6% logic, 151.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4117 paths analyzed, 577 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/_i000060_28 (SLICE_X40Y56.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_4 (FF)
  Destination:          usr/_i000060_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.084 - 0.111)
  Source Clock:         ila0_data0<69> rising at 0.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_4 to usr/_i000060_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.AQ      Tcko                  0.381   usr/_i000060<7>
                                                       usr/_i000060_4
    SLICE_X41Y52.A1      net (fanout=2)        0.723   usr/_i000060<4>
    SLICE_X41Y52.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A3      net (fanout=1)        0.616   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X40Y56.CE      net (fanout=8)        0.877   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X40Y56.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_28
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.399ns logic, 2.216ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_1 (FF)
  Destination:          usr/_i000060_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.084 - 0.112)
  Source Clock:         ila0_data0<69> rising at 0.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_1 to usr/_i000060_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y49.BQ      Tcko                  0.381   usr/_i000060<3>
                                                       usr/_i000060_1
    SLICE_X41Y52.A2      net (fanout=2)        0.716   usr/_i000060<1>
    SLICE_X41Y52.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A3      net (fanout=1)        0.616   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X40Y56.CE      net (fanout=8)        0.877   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X40Y56.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_28
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.399ns logic, 2.209ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_10 (FF)
  Destination:          usr/_i000060_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.084 - 0.109)
  Source Clock:         ila0_data0<69> rising at 0.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_10 to usr/_i000060_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y51.CQ      Tcko                  0.381   usr/_i000060<11>
                                                       usr/_i000060_10
    SLICE_X41Y52.C2      net (fanout=2)        0.721   usr/_i000060<10>
    SLICE_X41Y52.COUT    Topcyc                0.338   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<2>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A3      net (fanout=1)        0.616   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X40Y56.CE      net (fanout=8)        0.877   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X40Y56.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_28
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (1.328ns logic, 2.214ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/_i000060_29 (SLICE_X40Y56.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_4 (FF)
  Destination:          usr/_i000060_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.084 - 0.111)
  Source Clock:         ila0_data0<69> rising at 0.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_4 to usr/_i000060_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.AQ      Tcko                  0.381   usr/_i000060<7>
                                                       usr/_i000060_4
    SLICE_X41Y52.A1      net (fanout=2)        0.723   usr/_i000060<4>
    SLICE_X41Y52.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A3      net (fanout=1)        0.616   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X40Y56.CE      net (fanout=8)        0.877   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X40Y56.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_29
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.399ns logic, 2.216ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_1 (FF)
  Destination:          usr/_i000060_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.084 - 0.112)
  Source Clock:         ila0_data0<69> rising at 0.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_1 to usr/_i000060_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y49.BQ      Tcko                  0.381   usr/_i000060<3>
                                                       usr/_i000060_1
    SLICE_X41Y52.A2      net (fanout=2)        0.716   usr/_i000060<1>
    SLICE_X41Y52.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A3      net (fanout=1)        0.616   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X40Y56.CE      net (fanout=8)        0.877   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X40Y56.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_29
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.399ns logic, 2.209ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_10 (FF)
  Destination:          usr/_i000060_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.084 - 0.109)
  Source Clock:         ila0_data0<69> rising at 0.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_10 to usr/_i000060_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y51.CQ      Tcko                  0.381   usr/_i000060<11>
                                                       usr/_i000060_10
    SLICE_X41Y52.C2      net (fanout=2)        0.721   usr/_i000060<10>
    SLICE_X41Y52.COUT    Topcyc                0.338   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<2>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A3      net (fanout=1)        0.616   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X40Y56.CE      net (fanout=8)        0.877   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X40Y56.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_29
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (1.328ns logic, 2.214ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/_i000060_30 (SLICE_X40Y56.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_4 (FF)
  Destination:          usr/_i000060_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.084 - 0.111)
  Source Clock:         ila0_data0<69> rising at 0.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_4 to usr/_i000060_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.AQ      Tcko                  0.381   usr/_i000060<7>
                                                       usr/_i000060_4
    SLICE_X41Y52.A1      net (fanout=2)        0.723   usr/_i000060<4>
    SLICE_X41Y52.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A3      net (fanout=1)        0.616   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X40Y56.CE      net (fanout=8)        0.877   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X40Y56.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_30
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.399ns logic, 2.216ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_1 (FF)
  Destination:          usr/_i000060_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.084 - 0.112)
  Source Clock:         ila0_data0<69> rising at 0.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_1 to usr/_i000060_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y49.BQ      Tcko                  0.381   usr/_i000060<3>
                                                       usr/_i000060_1
    SLICE_X41Y52.A2      net (fanout=2)        0.716   usr/_i000060<1>
    SLICE_X41Y52.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A3      net (fanout=1)        0.616   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X40Y56.CE      net (fanout=8)        0.877   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X40Y56.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_30
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.399ns logic, 2.209ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_10 (FF)
  Destination:          usr/_i000060_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.084 - 0.109)
  Source Clock:         ila0_data0<69> rising at 0.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_10 to usr/_i000060_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y51.CQ      Tcko                  0.381   usr/_i000060<11>
                                                       usr/_i000060_10
    SLICE_X41Y52.C2      net (fanout=2)        0.721   usr/_i000060<10>
    SLICE_X41Y52.COUT    Topcyc                0.338   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<2>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X41Y53.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A3      net (fanout=1)        0.616   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X40Y48.A       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X40Y56.CE      net (fanout=8)        0.877   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X40Y56.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_30
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (1.328ns logic, 2.214ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_4 (SLICE_X36Y111.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_3 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_data0<69> rising at 8.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_3 to usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y111.CQ     Tcko                  0.115   usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra<3>
                                                       usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_3
    SLICE_X36Y111.C5     net (fanout=2)        0.072   usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra<3>
    SLICE_X36Y111.CLK    Tah         (-Th)     0.101   usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra<3>
                                                       usr/daq_link/DAQ_Link_V6_i/Mcount_L1A_DATA_ra_xor<4>11
                                                       usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_4
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.014ns logic, 0.072ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X20Y160.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_22 (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 2)
  Clock Path Skew:      0.105ns (0.700 - 0.595)
  Source Clock:         ila0_data0<69> rising at 8.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_22 to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y159.CQ     Tcko                  0.115   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_22
    SLICE_X20Y159.C5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<22>
    SLICE_X20Y159.COUT   Topcyc                0.114   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt<22>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<23>
    SLICE_X20Y160.CIN    net (fanout=1)        0.000   system/rst/clkdiv/Mcount_cnt_cy<23>
    SLICE_X20Y160.CLK    Tckcin      (-Th)     0.089   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/Mcount_cnt_xor<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.140ns logic, 0.067ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_20 (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.231ns (Levels of Logic = 2)
  Clock Path Skew:      0.105ns (0.700 - 0.595)
  Source Clock:         ila0_data0<69> rising at 8.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_20 to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y159.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    SLICE_X20Y159.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<20>
    SLICE_X20Y159.COUT   Topcya                0.138   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt<20>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<23>
    SLICE_X20Y160.CIN    net (fanout=1)        0.000   system/rst/clkdiv/Mcount_cnt_cy<23>
    SLICE_X20Y160.CLK    Tckcin      (-Th)     0.089   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/Mcount_cnt_xor<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      0.231ns (0.164ns logic, 0.067ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_23 (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 2)
  Clock Path Skew:      0.105ns (0.700 - 0.595)
  Source Clock:         ila0_data0<69> rising at 8.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_23 to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y159.DQ     Tcko                  0.115   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_23
    SLICE_X20Y159.D4     net (fanout=1)        0.097   system/rst/clkdiv/cnt<23>
    SLICE_X20Y159.COUT   Topcyd                0.109   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt<23>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<23>
    SLICE_X20Y160.CIN    net (fanout=1)        0.000   system/rst/clkdiv/Mcount_cnt_cy<23>
    SLICE_X20Y160.CLK    Tckcin      (-Th)     0.089   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/Mcount_cnt_xor<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (0.135ns logic, 0.097ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_3 (SLICE_X36Y111.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_3 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_data0<69> rising at 8.000ns
  Destination Clock:    ila0_data0<69> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_3 to usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y111.CQ     Tcko                  0.115   usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra<3>
                                                       usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_3
    SLICE_X36Y111.C5     net (fanout=2)        0.072   usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra<3>
    SLICE_X36Y111.CLK    Tah         (-Th)     0.076   usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra<3>
                                                       usr/daq_link/DAQ_Link_V6_i/Mcount_L1A_DATA_ra_xor<3>11
                                                       usr/daq_link/DAQ_Link_V6_i/L1A_DATA_ra_3
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.572ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y1.CLKOUT1
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Logical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Location pin: MMCM_ADV_X0Y9.CLKOUT5
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: ila0_data0<69>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_tx_clk_out = PERIOD TIMEGRP "gtx_tx_clk_out" 4 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_tx_clk_out = PERIOD TIMEGRP "gtx_tx_clk_out" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y6.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_usr_clk = PERIOD TIMEGRP "gtx0_usr_clk" 4 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_usr_clk = PERIOD TIMEGRP "gtx0_usr_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y6.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17942 paths analyzed, 8457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X5Y9.ADDRBWRADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (1.489 - 1.629)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X47Y35.DQ           Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<3>
                                                            U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    RAMB36_X5Y9.ADDRBWRADDRL6 net (fanout=44)       2.993   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<3>
    RAMB36_X5Y9.CLKBWRCLKL    Trcck_ADDRB           0.480   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                            U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           3.810ns (0.817ns logic, 2.993ns route)
                                                            (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X5Y9.ADDRBWRADDRU6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (1.489 - 1.629)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X47Y35.DQ           Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<3>
                                                            U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    RAMB36_X5Y9.ADDRBWRADDRU6 net (fanout=44)       2.993   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<3>
    RAMB36_X5Y9.CLKBWRCLKU    Trcck_ADDRB           0.480   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                            U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           3.810ns (0.817ns logic, 2.993ns route)
                                                            (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/IsCntr (SLICE_X39Y118.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/TxState_0 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/IsCntr (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.090ns (1.415 - 1.505)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/TxState_0 to usr/daq_link/DAQ_Link_V6_i/IsCntr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y124.AQ     Tcko                  0.337   usr/daq_link/DAQ_Link_V6_i/TxState_1
                                                       usr/daq_link/DAQ_Link_V6_i/TxState_0
    SLICE_X41Y135.C5     net (fanout=45)       1.491   usr/daq_link/DAQ_Link_V6_i/TxState_0
    SLICE_X41Y135.C      Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/Mmux_TxState[3]_GND_8891_o_wide_mux_209_OUT142
                                                       usr/daq_link/DAQ_Link_V6_i/DataPipe_a[3]_DataPipe_a[3]_OR_1433_o11
    SLICE_X41Y119.A5     net (fanout=4)        0.909   usr/daq_link/DAQ_Link_V6_i/DataPipe_a[3]_DataPipe_a[3]_OR_1433_o1
    SLICE_X41Y119.AMUX   Tilo                  0.193   ila0_data0<147>
                                                       usr/daq_link/DAQ_Link_V6_i/Reset_OR_DriverANDClockEnable1
    SLICE_X39Y118.SR     net (fanout=1)        0.343   usr/daq_link/DAQ_Link_V6_i/Reset_OR_DriverANDClockEnable
    SLICE_X39Y118.CLK    Tsrck                 0.513   ila0_data0<182>
                                                       usr/daq_link/DAQ_Link_V6_i/IsCntr
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (1.111ns logic, 2.743ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/TxState_1 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/IsCntr (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 2)
  Clock Path Skew:      -0.090ns (1.415 - 1.505)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/TxState_1 to usr/daq_link/DAQ_Link_V6_i/IsCntr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y124.CQ     Tcko                  0.337   usr/daq_link/DAQ_Link_V6_i/TxState_1
                                                       usr/daq_link/DAQ_Link_V6_i/TxState_1
    SLICE_X41Y135.C4     net (fanout=50)       1.161   usr/daq_link/DAQ_Link_V6_i/TxState_1
    SLICE_X41Y135.C      Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/Mmux_TxState[3]_GND_8891_o_wide_mux_209_OUT142
                                                       usr/daq_link/DAQ_Link_V6_i/DataPipe_a[3]_DataPipe_a[3]_OR_1433_o11
    SLICE_X41Y119.A5     net (fanout=4)        0.909   usr/daq_link/DAQ_Link_V6_i/DataPipe_a[3]_DataPipe_a[3]_OR_1433_o1
    SLICE_X41Y119.AMUX   Tilo                  0.193   ila0_data0<147>
                                                       usr/daq_link/DAQ_Link_V6_i/Reset_OR_DriverANDClockEnable1
    SLICE_X39Y118.SR     net (fanout=1)        0.343   usr/daq_link/DAQ_Link_V6_i/Reset_OR_DriverANDClockEnable
    SLICE_X39Y118.CLK    Tsrck                 0.513   ila0_data0<182>
                                                       usr/daq_link/DAQ_Link_V6_i/IsCntr
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (1.111ns logic, 2.413ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/TxState_3 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/IsCntr (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.083ns (1.415 - 1.498)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/TxState_3 to usr/daq_link/DAQ_Link_V6_i/IsCntr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y131.DMUX   Tshcko                0.422   usr/daq_link/DAQ_Link_V6_i/TxState_2
                                                       usr/daq_link/DAQ_Link_V6_i/TxState_3
    SLICE_X43Y115.A5     net (fanout=50)       1.319   usr/daq_link/DAQ_Link_V6_i/TxState_3
    SLICE_X43Y115.A      Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/ACKNUM_a<0>
                                                       usr/daq_link/DAQ_Link_V6_i/rst_wait_ReSend_OR_1446_o
    SLICE_X41Y119.A4     net (fanout=5)        0.571   usr/daq_link/DAQ_Link_V6_i/rst_wait_ReSend_OR_1446_o
    SLICE_X41Y119.AMUX   Tilo                  0.186   ila0_data0<147>
                                                       usr/daq_link/DAQ_Link_V6_i/Reset_OR_DriverANDClockEnable1
    SLICE_X39Y118.SR     net (fanout=1)        0.343   usr/daq_link/DAQ_Link_V6_i/Reset_OR_DriverANDClockEnable
    SLICE_X39Y118.CLK    Tsrck                 0.513   ila0_data0<182>
                                                       usr/daq_link/DAQ_Link_V6_i/IsCntr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (1.189ns logic, 2.233ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X5Y8.DIBDI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.544 - 0.389)
  Source Clock:         ila0_clk rising at 4.000ns
  Destination Clock:    ila0_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y46.AQ        Tcko                  0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<48>
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF
    RAMB36_X5Y8.DIBDI7     net (fanout=1)        0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<51>
    RAMB36_X5Y8.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.176ns (-0.083ns logic, 0.259ns route)
                                                         (-47.2% logic, 147.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X5Y8.DIBDI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.544 - 0.389)
  Source Clock:         ila0_clk rising at 4.000ns
  Destination Clock:    ila0_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y46.CQ        Tcko                  0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<48>
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF
    RAMB36_X5Y8.DIBDI5     net (fanout=1)        0.260   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<49>
    RAMB36_X5Y8.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.177ns (-0.083ns logic, 0.260ns route)
                                                         (-46.9% logic, 146.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 (RAMB36_X3Y8.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.561 - 0.412)
  Source Clock:         ila0_clk rising at 4.000ns
  Destination Clock:    ila0_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y44.AMUX      Tshcko                0.146   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<147>
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.FF
    RAMB36_X3Y8.DIBDI3     net (fanout=1)        0.224   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<146>
    RAMB36_X3Y8.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.172ns (-0.052ns logic, 0.224ns route)
                                                         (-30.2% logic, 130.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y6.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 2.136ns (period - min period limit)
  Period: 3.564ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/ttc_decoder_i/TTC_CLK7x_dcm
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.475 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.475 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.136ns (period - min period limit)
  Period: 3.564ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/ttc_decoder_i/TTC_CLK7x_dcm
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout1 = PERIOD TIMEGRP 
"usr_clknetwork_clkout1"         TS_clk125_2_p / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout1 = PERIOD TIMEGRP "usr_clknetwork_clkout1"
        TS_clk125_2_p / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout2_buf/I0
  Logical resource: usr/clknetwork/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[16].U_DQ/CK
  Location pin: SLICE_X64Y120.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[16].U_DQ/CK
  Location pin: SLICE_X64Y120.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout0 = PERIOD TIMEGRP 
"usr_clknetwork_clkout0"         TS_clk125_2_p / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout0 = PERIOD TIMEGRP "usr_clknetwork_clkout0"
        TS_clk125_2_p / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y25.CLKBWRCLKL
  Clock network: ila0_data0<15>
--------------------------------------------------------------------------------
Slack: 38.571ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout1_buf/I0
  Logical resource: usr/clknetwork/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: usr/clknetwork/clkout0
--------------------------------------------------------------------------------
Slack: 39.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w<3>/SR
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w_0/SR
  Location pin: SLICE_X27Y119.SR
  Clock network: usr/daq_link/DAQ_Link_V6_i/FIFO_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X3Y99.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y29.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout1_0 = PERIOD TIMEGRP 
"usr_clknetwork_clkout1_0"         TS_clk125_2_n / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout1_0 = PERIOD TIMEGRP "usr_clknetwork_clkout1_0"
        TS_clk125_2_n / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout2_buf/I0
  Logical resource: usr/clknetwork/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[16].U_DQ/CK
  Location pin: SLICE_X64Y120.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[16].U_DQ/CK
  Location pin: SLICE_X64Y120.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout0_0 = PERIOD TIMEGRP 
"usr_clknetwork_clkout0_0"         TS_clk125_2_n / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout0_0 = PERIOD TIMEGRP "usr_clknetwork_clkout0_0"
        TS_clk125_2_n / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y25.CLKBWRCLKL
  Clock network: ila0_data0<15>
--------------------------------------------------------------------------------
Slack: 38.571ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout1_buf/I0
  Logical resource: usr/clknetwork/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: usr/clknetwork/clkout0
--------------------------------------------------------------------------------
Slack: 39.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w<3>/SR
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w_0/SR
  Location pin: SLICE_X27Y119.SR
  Clock network: usr/daq_link/DAQ_Link_V6_i/FIFO_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X3Y99.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y29.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.431ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X60Y86.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.288ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.908 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y87.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X59Y85.B4      net (fanout=1)        0.757   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<9>
    SLICE_X59Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y85.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X59Y85.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B6      net (fanout=1)        0.609   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X59Y86.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y86.A5      net (fanout=1)        0.441   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X60Y86.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (0.794ns logic, 2.494ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.092ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X59Y85.B2      net (fanout=4)        0.605   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X59Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y85.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X59Y85.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B6      net (fanout=1)        0.609   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X59Y86.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y86.A5      net (fanout=1)        0.441   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X60Y86.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.750ns logic, 2.342ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X59Y85.B1      net (fanout=4)        0.595   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X59Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y85.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X59Y85.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B6      net (fanout=1)        0.609   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X59Y86.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y86.A5      net (fanout=1)        0.441   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X60Y86.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (0.750ns logic, 2.332ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X60Y86.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.908 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y87.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X59Y85.B4      net (fanout=1)        0.757   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<9>
    SLICE_X59Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y85.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X59Y85.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B6      net (fanout=1)        0.609   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y86.B5      net (fanout=2)        0.320   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y86.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y86.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (0.794ns logic, 2.382ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.980ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X59Y85.B2      net (fanout=4)        0.605   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X59Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y85.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X59Y85.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B6      net (fanout=1)        0.609   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y86.B5      net (fanout=2)        0.320   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y86.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y86.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (0.750ns logic, 2.230ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.970ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X59Y85.B1      net (fanout=4)        0.595   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X59Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y85.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X59Y85.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B6      net (fanout=1)        0.609   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X59Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y86.B5      net (fanout=2)        0.320   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y86.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y86.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.750ns logic, 2.220ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (SLICE_X57Y84.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.161ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.909 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_6
    SLICE_X65Y86.C4      net (fanout=2)        0.776   system/gbt_phase_monitoring/sfp_cdce_pm/timer<6>
    SLICE_X65Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X62Y86.A4      net (fanout=2)        0.560   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X62Y86.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_dout<20>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y84.CE      net (fanout=4)        0.990   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (0.835ns logic, 2.326ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.056ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.909 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X66Y86.C2      net (fanout=2)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X66Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X62Y86.A6      net (fanout=2)        0.509   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X62Y86.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_dout<20>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y84.CE      net (fanout=4)        0.990   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (0.835ns logic, 2.221ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.909 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_5
    SLICE_X66Y86.C1      net (fanout=2)        0.711   system/gbt_phase_monitoring/sfp_cdce_pm/timer<5>
    SLICE_X66Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X62Y86.A6      net (fanout=2)        0.509   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X62Y86.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_dout<20>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y84.CE      net (fanout=4)        0.990   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (0.835ns logic, 2.210ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X56Y86.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.073ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    SLICE_X56Y86.AI      net (fanout=4)        0.062   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<12>
    SLICE_X56Y86.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.073ns (0.011ns logic, 0.062ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y85.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y83.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y85.AI      net (fanout=2)        0.103   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y85.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.011ns logic, 0.103ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X56Y84.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X56Y84.CI      net (fanout=4)        0.104   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.013ns logic, 0.104ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout1_1 = PERIOD TIMEGRP 
"usr_clknetwork_clkout1_1"         TS_user_clk125_2 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout1_1 = PERIOD TIMEGRP "usr_clknetwork_clkout1_1"
        TS_user_clk125_2 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout2_buf/I0
  Logical resource: usr/clknetwork/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[16].U_DQ/CK
  Location pin: SLICE_X64Y120.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[16].U_DQ/CK
  Location pin: SLICE_X64Y120.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout0_1 = PERIOD TIMEGRP 
"usr_clknetwork_clkout0_1"         TS_user_clk125_2 / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4936 paths analyzed, 1685 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  38.640ns.
--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_8 (SLICE_X5Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_reg/rbus_o_2 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 3)
  Clock Path Skew:      -2.832ns (1.756 - 4.588)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    ila0_data0<15> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_reg/rbus_o_2 to usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y94.AQ      Tcko                  0.337   usr/daq_ipb_reset
                                                       usr/daq_config_reg/rbus_o_2
    SLICE_X35Y94.C6      net (fanout=4)        0.227   usr/daq_ipb_reset
    SLICE_X35Y94.C       Tilo                  0.068   U_ila_pro_0/U0/iDATA<8>
                                                       usr/daq_reset1
    SLICE_X25Y109.C4     net (fanout=1)        1.266   ila0_data0<8>
    SLICE_X25Y109.C      Tilo                  0.068   ila0_data0<19>
                                                       usr/daq_link/reset_daq1
    SLICE_X9Y122.B5      net (fanout=31)       1.314   ila0_data0<18>
    SLICE_X9Y122.B       Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/cntrc<2>
                                                       usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o1
    SLICE_X5Y122.SR      net (fanout=40)       0.696   usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr<11>
                                                       usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_8
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.836ns logic, 3.503ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/reset_auto (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (1.379 - 1.451)
  Source Clock:         ila0_data0<15> rising at 0.000ns
  Destination Clock:    ila0_data0<15> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/reset_auto to usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y109.CQ     Tcko                  0.337   ila0_data0<19>
                                                       usr/daq_link/reset_auto
    SLICE_X25Y109.C1     net (fanout=40)       0.606   ila0_data0<19>
    SLICE_X25Y109.C      Tilo                  0.068   ila0_data0<19>
                                                       usr/daq_link/reset_daq1
    SLICE_X9Y122.B5      net (fanout=31)       1.314   ila0_data0<18>
    SLICE_X9Y122.B       Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/cntrc<2>
                                                       usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o1
    SLICE_X5Y122.SR      net (fanout=40)       0.696   usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr<11>
                                                       usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (0.768ns logic, 2.616ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_9 (SLICE_X5Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_reg/rbus_o_2 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 3)
  Clock Path Skew:      -2.832ns (1.756 - 4.588)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    ila0_data0<15> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_reg/rbus_o_2 to usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y94.AQ      Tcko                  0.337   usr/daq_ipb_reset
                                                       usr/daq_config_reg/rbus_o_2
    SLICE_X35Y94.C6      net (fanout=4)        0.227   usr/daq_ipb_reset
    SLICE_X35Y94.C       Tilo                  0.068   U_ila_pro_0/U0/iDATA<8>
                                                       usr/daq_reset1
    SLICE_X25Y109.C4     net (fanout=1)        1.266   ila0_data0<8>
    SLICE_X25Y109.C      Tilo                  0.068   ila0_data0<19>
                                                       usr/daq_link/reset_daq1
    SLICE_X9Y122.B5      net (fanout=31)       1.314   ila0_data0<18>
    SLICE_X9Y122.B       Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/cntrc<2>
                                                       usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o1
    SLICE_X5Y122.SR      net (fanout=40)       0.696   usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr<11>
                                                       usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.836ns logic, 3.503ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/reset_auto (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (1.379 - 1.451)
  Source Clock:         ila0_data0<15> rising at 0.000ns
  Destination Clock:    ila0_data0<15> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/reset_auto to usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y109.CQ     Tcko                  0.337   ila0_data0<19>
                                                       usr/daq_link/reset_auto
    SLICE_X25Y109.C1     net (fanout=40)       0.606   ila0_data0<19>
    SLICE_X25Y109.C      Tilo                  0.068   ila0_data0<19>
                                                       usr/daq_link/reset_daq1
    SLICE_X9Y122.B5      net (fanout=31)       1.314   ila0_data0<18>
    SLICE_X9Y122.B       Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/cntrc<2>
                                                       usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o1
    SLICE_X5Y122.SR      net (fanout=40)       0.696   usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr<11>
                                                       usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (0.768ns logic, 2.616ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_10 (SLICE_X5Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_reg/rbus_o_2 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 3)
  Clock Path Skew:      -2.832ns (1.756 - 4.588)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    ila0_data0<15> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_reg/rbus_o_2 to usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y94.AQ      Tcko                  0.337   usr/daq_ipb_reset
                                                       usr/daq_config_reg/rbus_o_2
    SLICE_X35Y94.C6      net (fanout=4)        0.227   usr/daq_ipb_reset
    SLICE_X35Y94.C       Tilo                  0.068   U_ila_pro_0/U0/iDATA<8>
                                                       usr/daq_reset1
    SLICE_X25Y109.C4     net (fanout=1)        1.266   ila0_data0<8>
    SLICE_X25Y109.C      Tilo                  0.068   ila0_data0<19>
                                                       usr/daq_link/reset_daq1
    SLICE_X9Y122.B5      net (fanout=31)       1.314   ila0_data0<18>
    SLICE_X9Y122.B       Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/cntrc<2>
                                                       usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o1
    SLICE_X5Y122.SR      net (fanout=40)       0.696   usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr<11>
                                                       usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_10
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.836ns logic, 3.503ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/reset_auto (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (1.379 - 1.451)
  Source Clock:         ila0_data0<15> rising at 0.000ns
  Destination Clock:    ila0_data0<15> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/reset_auto to usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y109.CQ     Tcko                  0.337   ila0_data0<19>
                                                       usr/daq_link/reset_auto
    SLICE_X25Y109.C1     net (fanout=40)       0.606   ila0_data0<19>
    SLICE_X25Y109.C      Tilo                  0.068   ila0_data0<19>
                                                       usr/daq_link/reset_daq1
    SLICE_X9Y122.B5      net (fanout=31)       1.314   ila0_data0<18>
    SLICE_X9Y122.B       Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/cntrc<2>
                                                       usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o1
    SLICE_X5Y122.SR      net (fanout=40)       0.696   usr/daq_link/DAQ_Link_V6_i/reset_Ready_i_OR_1403_o
    SLICE_X5Y122.CLK     Trck                  0.295   usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr<11>
                                                       usr/daq_link/DAQ_Link_V6_i/input_trailer_cntr_10
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (0.768ns logic, 2.616ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clknetwork_clkout0_1 = PERIOD TIMEGRP "usr_clknetwork_clkout0_1"
        TS_user_clk125_2 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAMB36_X2Y25.DIBDI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_event_data_39 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.564 - 0.414)
  Source Clock:         ila0_data0<15> rising at 40.000ns
  Destination Clock:    ila0_data0<15> rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_event_data_39 to usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y125.DMUX      Tshcko                0.129   usr/daq_event_data<3>
                                                          usr/daq_event_data_39
    RAMB36_X2Y25.DIBDI7     net (fanout=3)        0.241   usr/daq_event_data<39>
    RAMB36_X2Y25.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    ----------------------------------------------------  ---------------------------
    Total                                         0.172ns (-0.069ns logic, 0.241ns route)
                                                          (-40.1% logic, 140.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAMB36_X2Y25.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_event_data_5 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.564 - 0.414)
  Source Clock:         ila0_data0<15> rising at 40.000ns
  Destination Clock:    ila0_data0<15> rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_event_data_5 to usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y125.AMUX      Tshcko                0.146   usr/daq_event_data<11>
                                                          usr/daq_event_data_5
    RAMB36_X2Y25.DIADI5     net (fanout=1)        0.227   usr/daq_event_data<5>
    RAMB36_X2Y25.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    ----------------------------------------------------  ---------------------------
    Total                                         0.175ns (-0.052ns logic, 0.227ns route)
                                                          (-29.7% logic, 129.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAMB36_X2Y25.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_event_data_34 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.564 - 0.415)
  Source Clock:         ila0_data0<15> rising at 40.000ns
  Destination Clock:    ila0_data0<15> rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_event_data_34 to usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y120.AQ        Tcko                  0.098   usr/daq_event_data<42>
                                                          usr/daq_event_data_34
    RAMB36_X2Y25.DIBDI2     net (fanout=3)        0.283   usr/daq_event_data<34>
    RAMB36_X2Y25.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    ----------------------------------------------------  ---------------------------
    Total                                         0.183ns (-0.100ns logic, 0.283ns route)
                                                          (-54.6% logic, 154.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout0_1 = PERIOD TIMEGRP "usr_clknetwork_clkout0_1"
        TS_user_clk125_2 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y25.CLKBWRCLKL
  Clock network: ila0_data0<15>
--------------------------------------------------------------------------------
Slack: 38.571ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout1_buf/I0
  Logical resource: usr/clknetwork/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: usr/clknetwork/clkout0
--------------------------------------------------------------------------------
Slack: 39.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w<3>/SR
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w_0/SR
  Location pin: SLICE_X27Y119.SR
  Clock network: usr/daq_link/DAQ_Link_V6_i/FIFO_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140563 paths analyzed, 1739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.991ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X42Y160.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.550ns (Levels of Logic = 7)
  Clock Path Skew:      -1.236ns (1.610 - 2.846)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X84Y36.A2      net (fanout=2)        3.988   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.B5      net (fanout=39)       0.589   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.BMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y78.C6      net (fanout=1)        0.225   system/ipb_fabric/N36
    SLICE_X55Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y160.B4     net (fanout=4)        5.850   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X42Y160.SR     net (fanout=1)        0.235   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X42Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     19.550ns (1.454ns logic, 18.096ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.381ns (Levels of Logic = 6)
  Clock Path Skew:      -1.236ns (1.610 - 2.846)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X84Y36.A2      net (fanout=2)        3.988   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X47Y78.A2      net (fanout=39)       0.602   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X47Y78.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X55Y78.D5      net (fanout=34)       0.588   system/ipb_fabric/sel<2>
    SLICE_X55Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y160.B4     net (fanout=4)        5.850   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X42Y160.SR     net (fanout=1)        0.235   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X42Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     19.381ns (1.258ns logic, 18.123ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.497ns (Levels of Logic = 7)
  Clock Path Skew:      -1.215ns (1.610 - 2.825)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y95.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X84Y36.A6      net (fanout=68)       2.935   system/ipb_arb/src<1>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.B5      net (fanout=39)       0.589   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.BMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y78.C6      net (fanout=1)        0.225   system/ipb_fabric/N36
    SLICE_X55Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y160.B4     net (fanout=4)        5.850   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X42Y160.SR     net (fanout=1)        0.235   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X42Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     18.497ns (1.454ns logic, 17.043ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (SLICE_X42Y161.BX), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.226ns (Levels of Logic = 7)
  Clock Path Skew:      -1.236ns (1.610 - 2.846)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X84Y36.A2      net (fanout=2)        3.988   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.B5      net (fanout=39)       0.589   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.BMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y78.C6      net (fanout=1)        0.225   system/ipb_fabric/N36
    SLICE_X55Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X42Y160.B4     net (fanout=4)        5.855   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X42Y160.BMUX   Tilo                  0.191   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X42Y161.BX     net (fanout=1)        0.262   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X42Y161.CLK    Tdick                 0.034   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.226ns (1.098ns logic, 18.128ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.057ns (Levels of Logic = 6)
  Clock Path Skew:      -1.236ns (1.610 - 2.846)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X84Y36.A2      net (fanout=2)        3.988   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X47Y78.A2      net (fanout=39)       0.602   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X47Y78.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X55Y78.D5      net (fanout=34)       0.588   system/ipb_fabric/sel<2>
    SLICE_X55Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X42Y160.B4     net (fanout=4)        5.855   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X42Y160.BMUX   Tilo                  0.191   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X42Y161.BX     net (fanout=1)        0.262   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X42Y161.CLK    Tdick                 0.034   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.057ns (0.902ns logic, 18.155ns route)
                                                       (4.7% logic, 95.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.173ns (Levels of Logic = 7)
  Clock Path Skew:      -1.215ns (1.610 - 2.825)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y95.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X84Y36.A6      net (fanout=68)       2.935   system/ipb_arb/src<1>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.B5      net (fanout=39)       0.589   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.BMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y78.C6      net (fanout=1)        0.225   system/ipb_fabric/N36
    SLICE_X55Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X42Y160.B4     net (fanout=4)        5.855   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X42Y160.BMUX   Tilo                  0.191   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X42Y161.BX     net (fanout=1)        0.262   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X42Y161.CLK    Tdick                 0.034   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.173ns (1.098ns logic, 17.075ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X43Y80.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.223ns (Levels of Logic = 9)
  Clock Path Skew:      -0.171ns (2.675 - 2.846)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X84Y36.A2      net (fanout=2)        3.988   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.B5      net (fanout=39)       0.589   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.BMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y78.C6      net (fanout=1)        0.225   system/ipb_fabric/N36
    SLICE_X55Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y105.B4     net (fanout=4)        2.474   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y105.BMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y105.A2     net (fanout=7)        0.590   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y105.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X28Y100.A2     net (fanout=8)        1.257   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X28Y100.A      Tilo                  0.068   system/sram_w[2]_oe_b
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y80.SR      net (fanout=15)       2.178   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     20.223ns (1.713ns logic, 18.510ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.054ns (Levels of Logic = 8)
  Clock Path Skew:      -0.171ns (2.675 - 2.846)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X84Y36.A2      net (fanout=2)        3.988   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X47Y78.A2      net (fanout=39)       0.602   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X47Y78.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X55Y78.D5      net (fanout=34)       0.588   system/ipb_fabric/sel<2>
    SLICE_X55Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y105.B4     net (fanout=4)        2.474   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y105.BMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y105.A2     net (fanout=7)        0.590   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y105.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X28Y100.A2     net (fanout=8)        1.257   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X28Y100.A      Tilo                  0.068   system/sram_w[2]_oe_b
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y80.SR      net (fanout=15)       2.178   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     20.054ns (1.517ns logic, 18.537ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.170ns (Levels of Logic = 9)
  Clock Path Skew:      -0.150ns (2.675 - 2.825)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y95.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X84Y36.A6      net (fanout=68)       2.935   system/ipb_arb/src<1>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.B5      net (fanout=39)       0.589   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y79.BMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y78.C6      net (fanout=1)        0.225   system/ipb_fabric/N36
    SLICE_X55Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y105.B4     net (fanout=4)        2.474   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y105.BMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y105.A2     net (fanout=7)        0.590   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y105.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X28Y100.A2     net (fanout=8)        1.257   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X28Y100.A      Tilo                  0.068   system/sram_w[2]_oe_b
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y80.SR      net (fanout=15)       2.178   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     19.170ns (1.713ns logic, 17.457ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_18 (SLICE_X14Y89.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_18 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.436 - 0.404)
  Source Clock:         system/sram_w[2]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_18 to system/sram2_if/bist/prbsPatterGenerator/pdata_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y89.BQ      Tcko                  0.115   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<24>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_18
    SLICE_X14Y89.CX      net (fanout=1)        0.096   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<18>
    SLICE_X14Y89.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<19>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_18
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.026ns logic, 0.096ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/WE_B_O (SLICE_X27Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2 (FF)
  Destination:          system/sram2_if/sramInterface/WE_B_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2 to system/sram2_if/sramInterface/WE_B_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y104.AQ     Tcko                  0.098   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
    SLICE_X27Y104.A5     net (fanout=7)        0.075   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
    SLICE_X27Y104.CLK    Tah         (-Th)     0.082   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/WE_B_O_rstpot
                                                       system/sram2_if/sramInterface/WE_B_O
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.016ns logic, 0.075ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_16 (SLICE_X14Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_16 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         system/sram_w[2]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_16 to system/sram2_if/bist/prbsPatterGenerator/pdata_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y89.DQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_16
    SLICE_X14Y89.AX      net (fanout=1)        0.094   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>
    SLICE_X14Y89.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<19>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_16
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X3Y99.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32017729 paths analyzed, 20892 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  30.787ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X5Y25.DIADI0), 22624 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/auto_reset_count_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.275ns (Levels of Logic = 7)
  Clock Path Skew:      2.420ns (4.432 - 2.012)
  Source Clock:         ila0_data0<15> rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/auto_reset_count_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y58.AQ         Tcko                  0.337   usr/daq_auto_reset_cnt<3>
                                                          usr/daq_link/auto_reset_count_0
    SLICE_X57Y59.C1         net (fanout=4)        0.780   usr/daq_auto_reset_cnt<0>
    SLICE_X57Y59.BMUX       Topcb                 0.412   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f830
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12112
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_72
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_29
    SLICE_X64Y60.B1         net (fanout=1)        0.944   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f830
    SLICE_X64Y60.BMUX       Topbb                 0.392   usr/link_tracking_2_inst/ipb_registers_inst/data_byte<16>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5141
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_6
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_6
    SLICE_X65Y65.A3         net (fanout=1)        0.993   user_ipb_miso[11]_ipb_rdata<16>
    SLICE_X65Y65.A          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><16>6
                                                          system/ipb_usr_fabric/mux_rdata<0><16>6
    SLICE_X65Y82.B6         net (fanout=1)        0.940   system/ipb_usr_fabric/mux_rdata<0><16>6
    SLICE_X65Y82.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_usr_fabric/mux_rdata<0><16>7
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<16>
    SLICE_X65Y82.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_fabric/mux_rdata<0><16>
    SLICE_X74Y92.B6         net (fanout=3)        1.054   system/ipb_from_fabric_ipb_rdata<16>
    SLICE_X74Y92.B          Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/RXLOSSOFSYNC_q
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1061
    SLICE_X74Y92.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<16>
    SLICE_X74Y92.A          Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/RXLOSSOFSYNC_q
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1611
    RAMB36_X5Y25.DIADI0     net (fanout=1)        2.142   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<16>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                         9.275ns (2.188ns logic, 7.087ns route)
                                                          (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/auto_reset_count_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.715ns (Levels of Logic = 8)
  Clock Path Skew:      2.420ns (4.432 - 2.012)
  Source Clock:         ila0_data0<15> rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/auto_reset_count_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y58.AQ         Tcko                  0.337   usr/daq_auto_reset_cnt<3>
                                                          usr/daq_link/auto_reset_count_0
    SLICE_X58Y59.C6         net (fanout=4)        0.609   usr/daq_auto_reset_cnt<0>
    SLICE_X58Y59.BMUX       Topcb                 0.412   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f830
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12112
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_72
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_29
    SLICE_X66Y59.B5         net (fanout=1)        0.714   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f830
    SLICE_X66Y59.BMUX       Topbb                 0.389   user_ipb_miso[9]_ipb_rdata<16>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5141
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_6
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_6
    SLICE_X66Y64.C6         net (fanout=1)        0.422   user_ipb_miso[9]_ipb_rdata<16>
    SLICE_X66Y64.C          Tilo                  0.068   system/ipb_usr_fabric/N22
                                                          system/ipb_usr_fabric/mux_rdata<0><16>6_SW0
    SLICE_X65Y65.A6         net (fanout=1)        0.347   system/ipb_usr_fabric/N22
    SLICE_X65Y65.A          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><16>6
                                                          system/ipb_usr_fabric/mux_rdata<0><16>6
    SLICE_X65Y82.B6         net (fanout=1)        0.940   system/ipb_usr_fabric/mux_rdata<0><16>6
    SLICE_X65Y82.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_usr_fabric/mux_rdata<0><16>7
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<16>
    SLICE_X65Y82.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_fabric/mux_rdata<0><16>
    SLICE_X74Y92.B6         net (fanout=3)        1.054   system/ipb_from_fabric_ipb_rdata<16>
    SLICE_X74Y92.B          Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/RXLOSSOFSYNC_q
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1061
    SLICE_X74Y92.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<16>
    SLICE_X74Y92.A          Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/RXLOSSOFSYNC_q
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1611
    RAMB36_X5Y25.DIADI0     net (fanout=1)        2.142   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<16>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                         8.715ns (2.253ns logic, 6.462ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/auto_reset_count_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.282ns (Levels of Logic = 7)
  Clock Path Skew:      2.420ns (4.432 - 2.012)
  Source Clock:         ila0_data0<15> rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/auto_reset_count_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y58.AQ         Tcko                  0.337   usr/daq_auto_reset_cnt<3>
                                                          usr/daq_link/auto_reset_count_0
    SLICE_X55Y59.C6         net (fanout=4)        0.363   usr/daq_auto_reset_cnt<0>
    SLICE_X55Y59.BMUX       Topcb                 0.412   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f830
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12112
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_72
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_29
    SLICE_X54Y59.B4         net (fanout=1)        0.396   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f830
    SLICE_X54Y59.BMUX       Topbb                 0.389   user_ipb_miso[10]_ipb_rdata<16>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5141
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_6
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_6
    SLICE_X60Y63.A6         net (fanout=1)        0.776   user_ipb_miso[10]_ipb_rdata<16>
    SLICE_X60Y63.A          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><16>2
                                                          system/ipb_usr_fabric/mux_rdata<0><16>3
    SLICE_X65Y82.B5         net (fanout=1)        1.132   system/ipb_usr_fabric/mux_rdata<0><16>3
    SLICE_X65Y82.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_usr_fabric/mux_rdata<0><16>7
    SLICE_X65Y82.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<16>
    SLICE_X65Y82.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_fabric/mux_rdata<0><16>
    SLICE_X74Y92.B6         net (fanout=3)        1.054   system/ipb_from_fabric_ipb_rdata<16>
    SLICE_X74Y92.B          Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/RXLOSSOFSYNC_q
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1061
    SLICE_X74Y92.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<16>
    SLICE_X74Y92.A          Tilo                  0.068   usr/daq_link/DAQ_Link_V6_i/RXLOSSOFSYNC_q
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1611
    RAMB36_X5Y25.DIADI0     net (fanout=1)        2.142   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<16>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                         8.282ns (2.185ns logic, 6.097ns route)
                                                          (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X5Y25.DIADI1), 22626 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/auto_reset_count_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.973ns (Levels of Logic = 7)
  Clock Path Skew:      2.420ns (4.432 - 2.012)
  Source Clock:         ila0_data0<15> rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/auto_reset_count_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y58.BQ         Tcko                  0.337   usr/daq_auto_reset_cnt<3>
                                                          usr/daq_link/auto_reset_count_1
    SLICE_X56Y59.C5         net (fanout=4)        0.617   usr/daq_auto_reset_cnt<1>
    SLICE_X56Y59.BMUX       Topcb                 0.417   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f834
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12127
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_82
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_33
    SLICE_X64Y62.B2         net (fanout=1)        1.054   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f834
    SLICE_X64Y62.BMUX       Topbb                 0.392   user_ipb_miso[11]_ipb_rdata<17>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5161
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_7
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_7
    SLICE_X65Y69.A3         net (fanout=1)        0.733   user_ipb_miso[11]_ipb_rdata<17>
    SLICE_X65Y69.A          Tilo                  0.068   usr/link_tracking_2_inst/track_rx_data<35>
                                                          system/ipb_usr_fabric/mux_rdata<0><17>6
    SLICE_X65Y82.D5         net (fanout=1)        0.862   system/ipb_usr_fabric/mux_rdata<0><17>6
    SLICE_X65Y82.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_usr_fabric/mux_rdata<0><17>7
    SLICE_X65Y82.C6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<17>
    SLICE_X65Y82.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_fabric/mux_rdata<0><17>
    SLICE_X77Y92.D6         net (fanout=3)        1.301   system/ipb_from_fabric_ipb_rdata<17>
    SLICE_X77Y92.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1071
    SLICE_X77Y92.C6         net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<17>
    SLICE_X77Y92.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1511
    RAMB36_X5Y25.DIADI1     net (fanout=1)        1.993   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<17>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                         8.973ns (2.193ns logic, 6.780ns route)
                                                          (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/auto_reset_count_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.926ns (Levels of Logic = 8)
  Clock Path Skew:      2.420ns (4.432 - 2.012)
  Source Clock:         ila0_data0<15> rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/auto_reset_count_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y58.BQ         Tcko                  0.337   usr/daq_auto_reset_cnt<3>
                                                          usr/daq_link/auto_reset_count_1
    SLICE_X56Y58.C5         net (fanout=4)        0.499   usr/daq_auto_reset_cnt<1>
    SLICE_X56Y58.BMUX       Topcb                 0.417   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f834
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12127
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_82
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_33
    SLICE_X62Y58.B5         net (fanout=1)        0.448   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f834
    SLICE_X62Y58.BMUX       Topbb                 0.389   user_ipb_miso[9]_ipb_rdata<17>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5161
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_7
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_7
    SLICE_X63Y66.D6         net (fanout=1)        0.658   user_ipb_miso[9]_ipb_rdata<17>
    SLICE_X63Y66.D          Tilo                  0.068   system/ipb_usr_fabric/N20
                                                          system/ipb_usr_fabric/mux_rdata<0><17>6_SW0
    SLICE_X65Y69.A6         net (fanout=1)        0.687   system/ipb_usr_fabric/N20
    SLICE_X65Y69.A          Tilo                  0.068   usr/link_tracking_2_inst/track_rx_data<35>
                                                          system/ipb_usr_fabric/mux_rdata<0><17>6
    SLICE_X65Y82.D5         net (fanout=1)        0.862   system/ipb_usr_fabric/mux_rdata<0><17>6
    SLICE_X65Y82.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_usr_fabric/mux_rdata<0><17>7
    SLICE_X65Y82.C6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<17>
    SLICE_X65Y82.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_fabric/mux_rdata<0><17>
    SLICE_X77Y92.D6         net (fanout=3)        1.301   system/ipb_from_fabric_ipb_rdata<17>
    SLICE_X77Y92.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1071
    SLICE_X77Y92.C6         net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<17>
    SLICE_X77Y92.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1511
    RAMB36_X5Y25.DIADI1     net (fanout=1)        1.993   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<17>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                         8.926ns (2.258ns logic, 6.668ns route)
                                                          (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/auto_reset_count_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.379ns (Levels of Logic = 7)
  Clock Path Skew:      2.420ns (4.432 - 2.012)
  Source Clock:         ila0_data0<15> rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/auto_reset_count_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y58.BQ         Tcko                  0.337   usr/daq_auto_reset_cnt<3>
                                                          usr/daq_link/auto_reset_count_1
    SLICE_X57Y58.C6         net (fanout=4)        0.420   usr/daq_auto_reset_cnt<1>
    SLICE_X57Y58.BMUX       Topcb                 0.412   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f834
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12127
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_82
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_33
    SLICE_X53Y59.B6         net (fanout=1)        0.416   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f834
    SLICE_X53Y59.BMUX       Topbb                 0.389   user_ipb_miso[10]_ipb_rdata<17>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5161
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_7
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_7
    SLICE_X58Y60.A6         net (fanout=1)        0.575   user_ipb_miso[10]_ipb_rdata<17>
    SLICE_X58Y60.A          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><17>2
                                                          system/ipb_usr_fabric/mux_rdata<0><17>3
    SLICE_X65Y82.D6         net (fanout=1)        1.269   system/ipb_usr_fabric/mux_rdata<0><17>3
    SLICE_X65Y82.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_usr_fabric/mux_rdata<0><17>7
    SLICE_X65Y82.C6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<17>
    SLICE_X65Y82.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                          system/ipb_fabric/mux_rdata<0><17>
    SLICE_X77Y92.D6         net (fanout=3)        1.301   system/ipb_from_fabric_ipb_rdata<17>
    SLICE_X77Y92.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1071
    SLICE_X77Y92.C6         net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<17>
    SLICE_X77Y92.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1511
    RAMB36_X5Y25.DIADI1     net (fanout=1)        1.993   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<17>
    RAMB36_X5Y25.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                         8.379ns (2.185ns logic, 6.194ns route)
                                                          (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X5Y24.DIADI1), 22624 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/auto_reset_count_9 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.943ns (Levels of Logic = 7)
  Clock Path Skew:      2.424ns (4.434 - 2.010)
  Source Clock:         ila0_data0<15> rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/auto_reset_count_9 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y60.BQ         Tcko                  0.337   usr/daq_auto_reset_cnt<11>
                                                          usr/daq_link/auto_reset_count_9
    SLICE_X59Y61.C2         net (fanout=4)        1.074   usr/daq_auto_reset_cnt<9>
    SLICE_X59Y61.BMUX       Topcb                 0.412   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12262
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_172
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_69
    SLICE_X67Y61.B5         net (fanout=1)        0.699   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
    SLICE_X67Y61.BMUX       Topbb                 0.389   user_ipb_miso[11]_ipb_rdata<25>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5341
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_16
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X67Y71.C2         net (fanout=1)        0.888   user_ipb_miso[11]_ipb_rdata<25>
    SLICE_X67Y71.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><25>6
                                                          system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X67Y82.D6         net (fanout=1)        0.656   system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X67Y82.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>7
    SLICE_X67Y82.C6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X67Y82.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X75Y89.D6         net (fanout=3)        0.777   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X75Y89.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10171
    SLICE_X75Y89.C2         net (fanout=1)        0.463   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
    SLICE_X75Y89.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X5Y24.DIADI1     net (fanout=1)        2.091   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X5Y24.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         8.943ns (2.185ns logic, 6.758ns route)
                                                          (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/auto_reset_count_9 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.783ns (Levels of Logic = 8)
  Clock Path Skew:      2.424ns (4.434 - 2.010)
  Source Clock:         ila0_data0<15> rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/auto_reset_count_9 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y60.BQ         Tcko                  0.337   usr/daq_auto_reset_cnt<11>
                                                          usr/daq_link/auto_reset_count_9
    SLICE_X58Y61.C6         net (fanout=4)        0.602   usr/daq_auto_reset_cnt<9>
    SLICE_X58Y61.BMUX       Topcb                 0.412   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12262
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_172
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_69
    SLICE_X68Y61.B5         net (fanout=1)        0.836   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
    SLICE_X68Y61.BMUX       Topbb                 0.392   user_ipb_miso[9]_ipb_rdata<25>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5341
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_16
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X69Y70.B6         net (fanout=1)        0.529   user_ipb_miso[9]_ipb_rdata<25>
    SLICE_X69Y70.B          Tilo                  0.068   system/ipb_usr_fabric/N10
                                                          system/ipb_usr_fabric/mux_rdata<0><25>6_SW0
    SLICE_X67Y71.C5         net (fanout=1)        0.463   system/ipb_usr_fabric/N10
    SLICE_X67Y71.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><25>6
                                                          system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X67Y82.D6         net (fanout=1)        0.656   system/ipb_usr_fabric/mux_rdata<0><25>6
    SLICE_X67Y82.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>7
    SLICE_X67Y82.C6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X67Y82.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X75Y89.D6         net (fanout=3)        0.777   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X75Y89.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10171
    SLICE_X75Y89.C2         net (fanout=1)        0.463   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
    SLICE_X75Y89.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X5Y24.DIADI1     net (fanout=1)        2.091   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X5Y24.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         8.783ns (2.256ns logic, 6.527ns route)
                                                          (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/auto_reset_count_9 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.549ns (Levels of Logic = 7)
  Clock Path Skew:      2.424ns (4.434 - 2.010)
  Source Clock:         ila0_data0<15> rising at 120.000ns
  Destination Clock:    user_ipb_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/auto_reset_count_9 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y60.BQ         Tcko                  0.337   usr/daq_auto_reset_cnt<11>
                                                          usr/daq_link/auto_reset_count_9
    SLICE_X55Y61.C5         net (fanout=4)        0.428   usr/daq_auto_reset_cnt<9>
    SLICE_X55Y61.BMUX       Topcb                 0.412   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12262
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_172
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_69
    SLICE_X54Y60.B2         net (fanout=1)        0.592   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f870
    SLICE_X54Y60.BMUX       Topbb                 0.389   user_ipb_miso[10]_ipb_rdata<25>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5341
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_16
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_16
    SLICE_X60Y60.C6         net (fanout=1)        0.437   user_ipb_miso[10]_ipb_rdata<25>
    SLICE_X60Y60.C          Tilo                  0.068   user_ipb_miso[8]_ipb_rdata<19>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>3
    SLICE_X67Y82.D5         net (fanout=1)        1.466   system/ipb_usr_fabric/mux_rdata<0><25>3
    SLICE_X67Y82.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_usr_fabric/mux_rdata<0><25>7
    SLICE_X67Y82.C6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<25>
    SLICE_X67Y82.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_fabric/mux_rdata<0><25>
    SLICE_X75Y89.D6         net (fanout=3)        0.777   system/ipb_from_fabric_ipb_rdata<25>
    SLICE_X75Y89.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10171
    SLICE_X75Y89.C2         net (fanout=1)        0.463   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
    SLICE_X75Y89.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<25>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata711
    RAMB36_X5Y24.DIADI1     net (fanout=1)        2.091   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<25>
    RAMB36_X5Y24.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                         8.549ns (2.185ns logic, 6.364ns route)
                                                          (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y23.ADDRARDADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.548 - 0.400)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    user_ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X74Y116.CQ            Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2
    RAMB36_X4Y23.ADDRARDADDRU13 net (fanout=16)       0.161   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<2>
    RAMB36_X4Y23.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    --------------------------------------------------------  ---------------------------
    Total                                             0.179ns (0.018ns logic, 0.161ns route)
                                                              (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y23.ADDRARDADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.548 - 0.400)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    user_ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X74Y116.CQ            Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2
    RAMB36_X4Y23.ADDRARDADDRL13 net (fanout=16)       0.162   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<2>
    RAMB36_X4Y23.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    --------------------------------------------------------  ---------------------------
    Total                                             0.180ns (0.018ns logic, 0.162ns route)
                                                              (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/reply_25 (SLICE_X19Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/extm (FF)
  Destination:          system/mst.i2c_m/u2/reply_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.704 - 0.600)
  Source Clock:         user_ipb_clk rising at 32.000ns
  Destination Clock:    user_ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/extm to system/mst.i2c_m/u2/reply_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.115   system/mst.i2c_m/u2/extm
                                                       system/mst.i2c_m/u2/extm
    SLICE_X19Y39.BX      net (fanout=7)        0.100   system/mst.i2c_m/u2/extm
    SLICE_X19Y39.CLK     Tckdi       (-Th)     0.076   system/reg_i2c_reply<28>
                                                       system/mst.i2c_m/u2/reply_25
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.039ns logic, 0.100ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y29.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 100103 paths analyzed, 1594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.273ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_34 (ILOGIC_X2Y5.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      24.176ns (Levels of Logic = 8)
  Clock Path Skew:      0.108ns (2.954 - 2.846)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X84Y36.A2      net (fanout=2)        3.988   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A4      net (fanout=39)       0.764   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A       Tilo                  0.068   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A3      net (fanout=33)       2.047   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A       Tilo                  0.068   ila0_data0<122>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y95.B5      net (fanout=4)        0.449   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y95.BMUX    Tilo                  0.205   ila0_data0<122>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y49.D1      net (fanout=7)        2.753   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y48.C2      net (fanout=7)        0.598   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y48.C       Tilo                  0.068   system/sram_w[1]_tristateCtrl
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y5.SR       net (fanout=36)       4.750   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y5.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     24.176ns (1.967ns logic, 22.209ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.123ns (Levels of Logic = 8)
  Clock Path Skew:      0.129ns (2.954 - 2.825)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y95.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X84Y36.A6      net (fanout=68)       2.935   system/ipb_arb/src<1>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A4      net (fanout=39)       0.764   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A       Tilo                  0.068   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A3      net (fanout=33)       2.047   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A       Tilo                  0.068   ila0_data0<122>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y95.B5      net (fanout=4)        0.449   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y95.BMUX    Tilo                  0.205   ila0_data0<122>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y49.D1      net (fanout=7)        2.753   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y48.C2      net (fanout=7)        0.598   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y48.C       Tilo                  0.068   system/sram_w[1]_tristateCtrl
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y5.SR       net (fanout=36)       4.750   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y5.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     23.123ns (1.967ns logic, 21.156ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.055ns (Levels of Logic = 8)
  Clock Path Skew:      0.126ns (2.954 - 2.828)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y93.BQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X84Y36.A5      net (fanout=69)       2.867   system/ipb_arb/src<0>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A4      net (fanout=39)       0.764   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A       Tilo                  0.068   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A3      net (fanout=33)       2.047   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A       Tilo                  0.068   ila0_data0<122>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y95.B5      net (fanout=4)        0.449   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y95.BMUX    Tilo                  0.205   ila0_data0<122>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y49.D1      net (fanout=7)        2.753   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y48.C2      net (fanout=7)        0.598   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y48.C       Tilo                  0.068   system/sram_w[1]_tristateCtrl
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y5.SR       net (fanout=36)       4.750   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y5.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     23.055ns (1.967ns logic, 21.088ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_31 (ILOGIC_X2Y8.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.936ns (Levels of Logic = 8)
  Clock Path Skew:      0.108ns (2.954 - 2.846)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram1_if/sramInterface/DATA_O_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X84Y36.A2      net (fanout=2)        3.988   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A4      net (fanout=39)       0.764   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A       Tilo                  0.068   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A3      net (fanout=33)       2.047   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A       Tilo                  0.068   ila0_data0<122>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y95.B5      net (fanout=4)        0.449   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y95.BMUX    Tilo                  0.205   ila0_data0<122>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y49.D1      net (fanout=7)        2.753   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y48.C2      net (fanout=7)        0.598   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y48.C       Tilo                  0.068   system/sram_w[1]_tristateCtrl
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y8.SR       net (fanout=36)       4.510   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y8.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<31>
                                                       system/sram1_if/sramInterface/DATA_O_31
    -------------------------------------------------  ---------------------------
    Total                                     23.936ns (1.967ns logic, 21.969ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      22.883ns (Levels of Logic = 8)
  Clock Path Skew:      0.129ns (2.954 - 2.825)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y95.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X84Y36.A6      net (fanout=68)       2.935   system/ipb_arb/src<1>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A4      net (fanout=39)       0.764   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A       Tilo                  0.068   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A3      net (fanout=33)       2.047   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A       Tilo                  0.068   ila0_data0<122>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y95.B5      net (fanout=4)        0.449   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y95.BMUX    Tilo                  0.205   ila0_data0<122>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y49.D1      net (fanout=7)        2.753   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y48.C2      net (fanout=7)        0.598   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y48.C       Tilo                  0.068   system/sram_w[1]_tristateCtrl
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y8.SR       net (fanout=36)       4.510   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y8.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<31>
                                                       system/sram1_if/sramInterface/DATA_O_31
    -------------------------------------------------  ---------------------------
    Total                                     22.883ns (1.967ns logic, 20.916ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      22.815ns (Levels of Logic = 8)
  Clock Path Skew:      0.126ns (2.954 - 2.828)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y93.BQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X84Y36.A5      net (fanout=69)       2.867   system/ipb_arb/src<0>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A4      net (fanout=39)       0.764   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A       Tilo                  0.068   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A3      net (fanout=33)       2.047   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A       Tilo                  0.068   ila0_data0<122>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y95.B5      net (fanout=4)        0.449   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y95.BMUX    Tilo                  0.205   ila0_data0<122>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y49.D1      net (fanout=7)        2.753   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y48.C2      net (fanout=7)        0.598   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y48.C       Tilo                  0.068   system/sram_w[1]_tristateCtrl
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y8.SR       net (fanout=36)       4.510   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y8.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<31>
                                                       system/sram1_if/sramInterface/DATA_O_31
    -------------------------------------------------  ---------------------------
    Total                                     22.815ns (1.967ns logic, 20.848ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_30 (ILOGIC_X2Y12.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.782ns (Levels of Logic = 8)
  Clock Path Skew:      0.108ns (2.954 - 2.846)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram1_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X84Y36.A2      net (fanout=2)        3.988   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A4      net (fanout=39)       0.764   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A       Tilo                  0.068   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A3      net (fanout=33)       2.047   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A       Tilo                  0.068   ila0_data0<122>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y95.B5      net (fanout=4)        0.449   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y95.BMUX    Tilo                  0.205   ila0_data0<122>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y49.D1      net (fanout=7)        2.753   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y48.C2      net (fanout=7)        0.598   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y48.C       Tilo                  0.068   system/sram_w[1]_tristateCtrl
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y12.SR      net (fanout=36)       4.356   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y12.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<30>
                                                       system/sram1_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     23.782ns (1.967ns logic, 21.815ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      22.729ns (Levels of Logic = 8)
  Clock Path Skew:      0.129ns (2.954 - 2.825)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y95.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X84Y36.A6      net (fanout=68)       2.935   system/ipb_arb/src<1>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A4      net (fanout=39)       0.764   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A       Tilo                  0.068   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A3      net (fanout=33)       2.047   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A       Tilo                  0.068   ila0_data0<122>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y95.B5      net (fanout=4)        0.449   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y95.BMUX    Tilo                  0.205   ila0_data0<122>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y49.D1      net (fanout=7)        2.753   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y48.C2      net (fanout=7)        0.598   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y48.C       Tilo                  0.068   system/sram_w[1]_tristateCtrl
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y12.SR      net (fanout=36)       4.356   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y12.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<30>
                                                       system/sram1_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     22.729ns (1.967ns logic, 20.762ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      22.661ns (Levels of Logic = 8)
  Clock Path Skew:      0.126ns (2.954 - 2.828)
  Source Clock:         user_ipb_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y93.BQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X84Y36.A5      net (fanout=69)       2.867   system/ipb_arb/src<0>
    SLICE_X84Y36.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X46Y78.A6      net (fanout=244)      6.664   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X46Y78.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X47Y78.D5      net (fanout=1)        0.196   system/ipb_fabric/N01
    SLICE_X47Y78.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A4      net (fanout=39)       0.764   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y78.A       Tilo                  0.068   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A3      net (fanout=33)       2.047   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X40Y95.A       Tilo                  0.068   ila0_data0<122>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y95.B5      net (fanout=4)        0.449   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y95.BMUX    Tilo                  0.205   ila0_data0<122>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y49.D1      net (fanout=7)        2.753   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y48.C2      net (fanout=7)        0.598   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y48.C       Tilo                  0.068   system/sram_w[1]_tristateCtrl
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y12.SR      net (fanout=36)       4.356   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y12.CLK     Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<30>
                                                       system/sram1_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     22.661ns (1.967ns logic, 20.694ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1 (SLICE_X39Y58.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6 to system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.DQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
    SLICE_X39Y58.B6      net (fanout=11)       0.056   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
    SLICE_X39Y58.CLK     Tah         (-Th)     0.057   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2
                                                       system/sram1_if/bist/prbsPatterGenerator/Mmux_parallel.pattern[6]_parallel.pattern[5]_mux_3_OUT21
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1
    -------------------------------------------------  ---------------------------
    Total                                      0.097ns (0.041ns logic, 0.056ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_9 (SLICE_X42Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_9 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.459 - 0.427)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_9 to system/sram1_if/bist/prbsPatterGenerator/pdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y59.AQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<13>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_9
    SLICE_X42Y59.BX      net (fanout=1)        0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<9>
    SLICE_X42Y59.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<11>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_9
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_8 (SLICE_X42Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_8 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.459 - 0.428)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_8 to system/sram1_if/bist/prbsPatterGenerator/pdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.BQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_8
    SLICE_X42Y59.AX      net (fanout=1)        0.101   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
    SLICE_X42Y59.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<11>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_8
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK_dcm = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK_dcm" TS_xpoint1_clk3_p HIGH 50%         INPUT_JITTER 
0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm" TS_xpoint1_clk3_p HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA/CLK
  Location pin: SLICE_X70Y108.CLK
  Clock network: ila0_data0<14>
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA/CLK
  Location pin: SLICE_X70Y108.CLK
  Clock network: ila0_data0<14>
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA_D1/CLK
  Location pin: SLICE_X70Y108.CLK
  Clock network: ila0_data0<14>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK7x_dcm" TS_xpoint1_clk3_p / 7 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm" TS_xpoint1_clk3_p / 7 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X32Y51.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.564ns
  High pulse: 1.782ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X32Y51.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X36Y50.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9698 paths analyzed, 1454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.346ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_0 (SLICE_X27Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.027 - 3.221)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<14> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y64.AMUX    Tshcko                0.465   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X29Y65.A5      net (fanout=1)        1.358   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X29Y65.AMUX    Tilo                  0.193   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X27Y65.SR      net (fanout=1)        0.374   usr/ttc_decoder_i/n0148_inv
    SLICE_X27Y65.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_0
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (1.171ns logic, 1.732ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.973ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.027 - 3.221)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<14> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y64.AQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X29Y65.A4      net (fanout=4)        0.519   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X29Y65.AMUX    Tilo                  0.186   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X27Y65.SR      net (fanout=1)        0.374   usr/ttc_decoder_i/n0148_inv
    SLICE_X27Y65.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_0
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (1.080ns logic, 0.893ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_1 (SLICE_X27Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.027 - 3.221)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<14> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y64.AMUX    Tshcko                0.465   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X29Y65.A5      net (fanout=1)        1.358   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X29Y65.AMUX    Tilo                  0.193   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X27Y65.SR      net (fanout=1)        0.374   usr/ttc_decoder_i/n0148_inv
    SLICE_X27Y65.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_1
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (1.171ns logic, 1.732ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.973ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.027 - 3.221)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<14> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y64.AQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X29Y65.A4      net (fanout=4)        0.519   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X29Y65.AMUX    Tilo                  0.186   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X27Y65.SR      net (fanout=1)        0.374   usr/ttc_decoder_i/n0148_inv
    SLICE_X27Y65.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_1
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (1.080ns logic, 0.893ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_3 (SLICE_X27Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_3 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.027 - 3.221)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<14> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y64.AMUX    Tshcko                0.465   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X29Y65.A5      net (fanout=1)        1.358   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X29Y65.AMUX    Tilo                  0.193   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X27Y65.SR      net (fanout=1)        0.374   usr/ttc_decoder_i/n0148_inv
    SLICE_X27Y65.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_3
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (1.171ns logic, 1.732ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_3 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.973ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.027 - 3.221)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<14> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y64.AQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X29Y65.A4      net (fanout=4)        0.519   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X29Y65.AMUX    Tilo                  0.186   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X27Y65.SR      net (fanout=1)        0.374   usr/ttc_decoder_i/n0148_inv
    SLICE_X27Y65.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_3
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (1.080ns logic, 0.893ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_sum_1 (SLICE_X33Y39.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_0 (FF)
  Destination:          usr/ttc_decoder_i/location_sum_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.531 - 1.372)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    ila0_data0<14> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_0 to usr/ttc_decoder_i/location_sum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y45.AQ      Tcko                  0.098   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_0
    SLICE_X33Y39.A2      net (fanout=8)        0.384   usr/ttc_decoder_i/location_0<0>
    SLICE_X33Y39.CLK     Tah         (-Th)     0.085   usr/ttc_decoder_i/location_sum<4>
                                                       usr/ttc_decoder_i/Madd_GND_8766_o_GND_8766_o_add_7_OUT_xor<1>11
                                                       usr/ttc_decoder_i/location_sum_1
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.013ns logic, 0.384ns route)
                                                       (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_sum_1 (SLICE_X33Y39.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_1_0 (FF)
  Destination:          usr/ttc_decoder_i/location_sum_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.531 - 1.372)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    ila0_data0<14> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_1_0 to usr/ttc_decoder_i/location_sum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y46.AQ      Tcko                  0.115   usr/ttc_decoder_i/location_1<3>
                                                       usr/ttc_decoder_i/location_1_0
    SLICE_X33Y39.A4      net (fanout=12)       0.366   usr/ttc_decoder_i/location_1<0>
    SLICE_X33Y39.CLK     Tah         (-Th)     0.082   usr/ttc_decoder_i/location_sum<4>
                                                       usr/ttc_decoder_i/Madd_GND_8766_o_GND_8766_o_add_7_OUT_xor<1>11
                                                       usr/ttc_decoder_i/location_sum_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.033ns logic, 0.366ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_sum_2 (SLICE_X33Y39.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_2 (FF)
  Destination:          usr/ttc_decoder_i/location_sum_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.531 - 1.372)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    ila0_data0<14> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_2 to usr/ttc_decoder_i/location_sum_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y45.CQ      Tcko                  0.098   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_2
    SLICE_X33Y39.B3      net (fanout=7)        0.374   usr/ttc_decoder_i/location_0<2>
    SLICE_X33Y39.CLK     Tah         (-Th)     0.057   usr/ttc_decoder_i/location_sum<4>
                                                       usr/ttc_decoder_i/Madd_GND_8766_o_GND_8766_o_add_7_OUT_xor<2>11
                                                       usr/ttc_decoder_i/location_sum_2
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.041ns logic, 0.374ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA/CLK
  Location pin: SLICE_X70Y108.CLK
  Clock network: ila0_data0<14>
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA/CLK
  Location pin: SLICE_X70Y108.CLK
  Clock network: ila0_data0<14>
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA_D1/CLK
  Location pin: SLICE_X70Y108.CLK
  Clock network: ila0_data0<14>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP        
 "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 494 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.286ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/phase_1 (SLICE_X30Y47.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.565ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.201ns (3.046 - 3.247)
  Source Clock:         ila0_data0<14> rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.337   usr/ttc_decoder_i/TTC_CLK_toggle
                                                       usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y48.D5      net (fanout=3)        1.645   usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y48.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X30Y47.SR      net (fanout=1)        0.342   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X30Y47.CLK     Tsrck                 0.455   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.860ns logic, 1.987ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_1 (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_1 to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.AQ      Tcko                  0.381   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    SLICE_X31Y48.D1      net (fanout=16)       0.748   usr/ttc_decoder_i/phase<1>
    SLICE_X31Y48.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X30Y47.SR      net (fanout=1)        0.342   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X30Y47.CLK     Tsrck                 0.455   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.904ns logic, 1.090ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle_q (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.810ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.902 - 0.957)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle_q to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.BQ      Tcko                  0.337   usr/ttc_decoder_i/TTC_CLK_toggle_q
                                                       usr/ttc_decoder_i/TTC_CLK_toggle_q
    SLICE_X31Y48.D2      net (fanout=1)        0.608   usr/ttc_decoder_i/TTC_CLK_toggle_q
    SLICE_X31Y48.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X30Y47.SR      net (fanout=1)        0.342   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X30Y47.CLK     Tsrck                 0.455   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (0.860ns logic, 0.950ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/phase_2 (SLICE_X30Y47.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.565ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.201ns (3.046 - 3.247)
  Source Clock:         ila0_data0<14> rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.337   usr/ttc_decoder_i/TTC_CLK_toggle
                                                       usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y48.D5      net (fanout=3)        1.645   usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y48.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X30Y47.SR      net (fanout=1)        0.342   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X30Y47.CLK     Tsrck                 0.455   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.860ns logic, 1.987ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_1 (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_1 to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.AQ      Tcko                  0.381   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    SLICE_X31Y48.D1      net (fanout=16)       0.748   usr/ttc_decoder_i/phase<1>
    SLICE_X31Y48.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X30Y47.SR      net (fanout=1)        0.342   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X30Y47.CLK     Tsrck                 0.455   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.904ns logic, 1.090ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle_q (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.810ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.902 - 0.957)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle_q to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.BQ      Tcko                  0.337   usr/ttc_decoder_i/TTC_CLK_toggle_q
                                                       usr/ttc_decoder_i/TTC_CLK_toggle_q
    SLICE_X31Y48.D2      net (fanout=1)        0.608   usr/ttc_decoder_i/TTC_CLK_toggle_q
    SLICE_X31Y48.D       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X30Y47.SR      net (fanout=1)        0.342   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X30Y47.CLK     Tsrck                 0.455   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (0.860ns logic, 0.950ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_0_0 (SLICE_X31Y45.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/move_location (FF)
  Destination:          usr/ttc_decoder_i/location_0_0 (FF)
  Requirement:          3.565ns
  Data Path Delay:      2.633ns (Levels of Logic = 2)
  Clock Path Skew:      -0.305ns (3.047 - 3.352)
  Source Clock:         ila0_data0<14> rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/move_location to usr/ttc_decoder_i/location_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y35.AQ      Tcko                  0.337   usr/ttc_decoder_i/move_location
                                                       usr/ttc_decoder_i/move_location
    SLICE_X30Y43.A5      net (fanout=3)        0.706   usr/ttc_decoder_i/move_location
    SLICE_X30Y43.A       Tilo                  0.068   system/sram1_if/bist/addr_r<19>
                                                       usr/ttc_decoder_i/edgeCntr[15]_move_location_OR_1347_o1
    SLICE_X30Y47.B5      net (fanout=2)        0.597   usr/ttc_decoder_i/edgeCntr[15]_move_location_OR_1347_o
    SLICE_X30Y47.B       Tilo                  0.068   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/_n0458_inv
    SLICE_X31Y45.CE      net (fanout=1)        0.539   usr/ttc_decoder_i/_n0458_inv
    SLICE_X31Y45.CLK     Tceck                 0.318   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.633ns (0.791ns logic, 1.842ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_2 (FF)
  Destination:          usr/ttc_decoder_i/location_0_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.856ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_2 to usr/ttc_decoder_i/location_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.CQ      Tcko                  0.381   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    SLICE_X30Y47.C3      net (fanout=18)       0.502   usr/ttc_decoder_i/phase<2>
    SLICE_X30Y47.CMUX    Tilo                  0.192   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/_n0458_inv_SW0
    SLICE_X30Y47.B2      net (fanout=1)        0.856   usr/ttc_decoder_i/N10
    SLICE_X30Y47.B       Tilo                  0.068   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/_n0458_inv
    SLICE_X31Y45.CE      net (fanout=1)        0.539   usr/ttc_decoder_i/_n0458_inv
    SLICE_X31Y45.CLK     Tceck                 0.318   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.856ns (0.959ns logic, 1.897ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_0 (FF)
  Destination:          usr/ttc_decoder_i/location_0_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.849ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_0 to usr/ttc_decoder_i/location_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.DQ      Tcko                  0.337   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/phase_0
    SLICE_X30Y47.C4      net (fanout=16)       0.537   usr/ttc_decoder_i/phase<0>
    SLICE_X30Y47.CMUX    Tilo                  0.194   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/_n0458_inv_SW0
    SLICE_X30Y47.B2      net (fanout=1)        0.856   usr/ttc_decoder_i/N10
    SLICE_X30Y47.B       Tilo                  0.068   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/_n0458_inv
    SLICE_X31Y45.CE      net (fanout=1)        0.539   usr/ttc_decoder_i/_n0458_inv
    SLICE_X31Y45.CLK     Tceck                 0.318   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.917ns logic, 1.932ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/sel_location (SLICE_X30Y45.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_3 (FF)
  Destination:          usr/ttc_decoder_i/sel_location (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_3 to usr/ttc_decoder_i/sel_location
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y45.DQ      Tcko                  0.098   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_3
    SLICE_X30Y45.B6      net (fanout=7)        0.059   usr/ttc_decoder_i/location_0<3>
    SLICE_X30Y45.CLK     Tah         (-Th)     0.077   usr/ttc_decoder_i/sel_location
                                                       usr/ttc_decoder_i/GND_8766_o_INV_1868_o11
                                                       usr/ttc_decoder_i/sel_location
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (0.021ns logic, 0.059ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_0_0 (SLICE_X31Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/new_location_0 (FF)
  Destination:          usr/ttc_decoder_i/location_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/new_location_0 to usr/ttc_decoder_i/location_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.AQ      Tcko                  0.098   usr/ttc_decoder_i/new_location<3>
                                                       usr/ttc_decoder_i/new_location_0
    SLICE_X31Y45.AX      net (fanout=2)        0.098   usr/ttc_decoder_i/new_location<0>
    SLICE_X31Y45.CLK     Tckdi       (-Th)     0.076   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/sampled_data_0 (SLICE_X30Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/last_data (FF)
  Destination:          usr/ttc_decoder_i/sampled_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.062 - 0.052)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/last_data to usr/ttc_decoder_i/sampled_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.AQ      Tcko                  0.115   usr/ttc_decoder_i/last_data
                                                       usr/ttc_decoder_i/last_data
    SLICE_X30Y50.AX      net (fanout=2)        0.098   usr/ttc_decoder_i/last_data
    SLICE_X30Y50.CLK     Tckdi       (-Th)     0.089   usr/ttc_decoder_i/sampled_data<1>
                                                       usr/ttc_decoder_i/sampled_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X32Y51.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.564ns
  High pulse: 1.782ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X32Y51.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X36Y50.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.000ns|            0|            0|            0|            0|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      2.858ns|            0|            0|            0|            0|
|  TS_usr_clknetwork_clkout1_0  |      4.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  TS_usr_clknetwork_clkout0_0  |     40.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_system_glib_pll_clkout_31_|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_usr_clknetwork_clkout1     |      4.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clknetwork_clkout0     |     40.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| 5_a                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.586ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.586ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.431ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_user_clk125_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_user_clk125_2               |      8.000ns|      4.000ns|      7.728ns|            0|            0|         4117|     32263331|
| TS_usr_clknetwork_clkout1_1   |      4.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clknetwork_clkout0_1   |     40.000ns|     38.640ns|          N/A|            0|            0|         4936|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|     20.991ns|          N/A|            0|            0|       140563|            0|
| 5_c_1                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     30.787ns|          N/A|            0|            0|     32017729|            0|
| 5_a_1                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     24.273ns|          N/A|            0|            0|       100103|            0|
| 5_b_1                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     24.950ns|     10.000ns|     23.346ns|            0|            0|            0|        10192|
| TS_xpoint1_clk3_n             |     24.950ns|     10.000ns|     23.346ns|            0|            0|            0|        10192|
|  TS_usr_ttc_decoder_i_TTC_CLK_|     24.950ns|     23.346ns|          N/A|            0|            0|         9698|            0|
|  dcm_0                        |             |             |             |             |             |             |             |
|  TS_usr_ttc_decoder_i_TTC_CLK7|      3.564ns|      3.286ns|          N/A|            0|            0|          494|            0|
|  x_dcm_0                      |             |             |             |             |             |             |             |
| TS_usr_ttc_decoder_i_TTC_CLK_d|     24.950ns|      2.000ns|          N/A|            0|            0|            0|            0|
| cm                            |             |             |             |             |             |             |             |
| TS_usr_ttc_decoder_i_TTC_CLK7x|      3.564ns|      1.700ns|          N/A|            0|            0|            0|            0|
| _dcm                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   30.787|         |         |         |
clk125_2_p     |   30.787|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   30.787|         |         |         |
clk125_2_p     |   30.787|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.442|         |         |         |
xpoint1_clk1_p |    5.442|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.442|         |         |         |
xpoint1_clk1_p |    5.442|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    7.535|         |         |         |
xpoint1_clk3_p |    7.535|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    7.535|         |         |         |
xpoint1_clk3_p |    7.535|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32456560 paths, 0 nets, and 93727 connections

Design statistics:
   Minimum period:  38.640ns{1}   (Maximum frequency:  25.880MHz)
   Maximum path delay from/to any node:   3.732ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 11 18:29:24 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1129 MB



