module histogramRegisterFile (input logic 			clk,WE,GET8,
										input logic [5:0]	 	A1,
										input logic [5:0] 	A2,
										input logic [63:0]	Rv,
										input logic [63:0] 	WD,
										output logic [63:0] 	RD);
							
	// Total of 64 vector registers 64 bits each
	logic [63:0] histogram_register_memory [63:0][15:0];
	
	// Initialize registers
	initial  
		begin
			$readmemh("mem_histogramRegisters.mem",histogram_register_memory);
		end
		
	always_ff@(negedge clk)  
		// Writes in register when WriteEnable = True
		if(WE)
			histogram_register_memory[A2] = WD;

	
	assign RD[63:48] = histogram_register_memory[Rv[61:56]][Rv[63:62]];

endmodule
