-- generated by newgenasym Tue Jan 16 14:10:41 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity cap is
    port (    
	N1:        INOUT  STD_LOGIC;    
	N2:        INOUT  STD_LOGIC);
end cap;
