
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    11    0.078988    0.054087    2.385265    3.194263 v i_sram.sram6/DO[15] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[15] (net)
                      0.054087    0.004516    3.198779 v _554_/A (sky130_fd_sc_hd__or3_1)
     1    0.013721    0.125043    0.438272    3.637051 v _554_/X (sky130_fd_sc_hd__or3_1)
                                                         _150_ (net)
                      0.125045    0.000775    3.637826 v _557_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.036441    0.131128    0.493802    4.131628 v _557_/X (sky130_fd_sc_hd__a311o_2)
                                                         _153_ (net)
                      0.131405    0.005177    4.136805 v _559_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.028617    0.148452    0.314920    4.451725 v _559_/X (sky130_fd_sc_hd__a22o_1)
                                                         _155_ (net)
                      0.148540    0.003343    4.455067 v _560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.036288    0.124763    0.401359    4.856427 v _560_/X (sky130_fd_sc_hd__mux2_2)
                                                         _156_ (net)
                      0.125030    0.004987    4.861413 v _561_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.016404    0.116924    0.393547    5.254960 v _561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _157_ (net)
                      0.116933    0.001121    5.256082 v _563_/A2 (sky130_fd_sc_hd__o211a_2)
     2    0.072223    0.192119    0.403011    5.659093 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.195700    0.021124    5.680217 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000416    0.017857    0.130103    5.810320 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.017857    0.000004    5.810324 v wbs_dat_o[15] (out)
                                              5.810324   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.810324   data arrival time
---------------------------------------------------------------------------------------------
                                             12.939676   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.055577    0.045629    2.370730    3.179728 v i_sram.sram6/DO[25] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[25] (net)
                      0.053399    0.013867    3.193596 v _642_/A (sky130_fd_sc_hd__or3_1)
     1    0.016610    0.139553    0.453172    3.646768 v _642_/X (sky130_fd_sc_hd__or3_1)
                                                         _228_ (net)
                      0.139557    0.000993    3.647761 v _643_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.024205    0.132619    0.249244    3.897006 v _643_/X (sky130_fd_sc_hd__o211a_1)
                                                         _229_ (net)
                      0.132655    0.002052    3.899057 v _644_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.051651    0.156822    0.418211    4.317268 v _644_/X (sky130_fd_sc_hd__a211o_2)
                                                         _230_ (net)
                      0.158432    0.012663    4.329932 v _646_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.069182    0.141522    0.496803    4.826735 v _646_/X (sky130_fd_sc_hd__a221o_4)
                                                         _232_ (net)
                      0.145133    0.016809    4.843544 v _648_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018019    0.124139    0.403949    5.247494 v _648_/X (sky130_fd_sc_hd__a221o_1)
                                                         _234_ (net)
                      0.124150    0.001199    5.248693 v _649_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.100192    0.157059    0.254115    5.502809 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.173658    0.038650    5.541459 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000480    0.017492    0.123667    5.665126 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.017492    0.000006    5.665132 v wbs_dat_o[25] (out)
                                              5.665132   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.665132   data arrival time
---------------------------------------------------------------------------------------------
                                             13.084869   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.044396    0.040634    2.371346    3.180345 v i_sram.sram6/DO[2] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[2] (net)
                      0.040634    0.002192    3.182537 v _442_/A (sky130_fd_sc_hd__or3_1)
     1    0.012867    0.121205    0.430037    3.612574 v _442_/X (sky130_fd_sc_hd__or3_1)
                                                         _051_ (net)
                      0.121317    0.000686    3.613260 v _443_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.076321    0.194533    0.305164    3.918424 v _443_/X (sky130_fd_sc_hd__o211a_2)
                                                         _052_ (net)
                      0.194720    0.005397    3.923821 v _444_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.031768    0.166443    0.404568    4.328389 v _444_/X (sky130_fd_sc_hd__a211o_1)
                                                         _053_ (net)
                      0.166560    0.004034    4.332423 v _446_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023218    0.143092    0.435293    4.767715 v _446_/X (sky130_fd_sc_hd__a221o_1)
                                                         _055_ (net)
                      0.143138    0.002455    4.770171 v _448_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.055008    0.172697    0.501803    5.271974 v _448_/X (sky130_fd_sc_hd__a221o_2)
                                                         _057_ (net)
                      0.173945    0.011163    5.283137 v _449_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.025626    0.135119    0.249737    5.532874 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.135151    0.002032    5.534905 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000813    0.017973    0.113883    5.648788 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.017973    0.000008    5.648796 v wbs_dat_o[2] (out)
                                              5.648796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.648796   data arrival time
---------------------------------------------------------------------------------------------
                                             13.101205   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     4    0.071445    0.054269    2.376525    3.185524 v i_sram.sram6/DO[0] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[0] (net)
                      0.062024    0.015256    3.200780 v _424_/A (sky130_fd_sc_hd__or3_1)
     1    0.011667    0.115651    0.430124    3.630904 v _424_/X (sky130_fd_sc_hd__or3_1)
                                                         _035_ (net)
                      0.115651    0.000671    3.631575 v _427_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.050353    0.160484    0.514797    4.146371 v _427_/X (sky130_fd_sc_hd__a311o_2)
                                                         _038_ (net)
                      0.161610    0.010103    4.156475 v _429_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.030910    0.158245    0.334497    4.490972 v _429_/X (sky130_fd_sc_hd__a22o_1)
                                                         _040_ (net)
                      0.158354    0.003786    4.494759 v _430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.035853    0.123410    0.404709    4.899467 v _430_/X (sky130_fd_sc_hd__mux2_2)
                                                         _041_ (net)
                      0.123624    0.004472    4.903939 v _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.021355    0.140777    0.415325    5.319264 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                                         _042_ (net)
                      0.140816    0.002230    5.321494 v _433_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.003561    0.042800    0.242336    5.563830 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.042800    0.000118    5.563948 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001029    0.017641    0.076454    5.640401 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.017641    0.000015    5.640416 v wbs_dat_o[0] (out)
                                              5.640416   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.640416   data arrival time
---------------------------------------------------------------------------------------------
                                             13.109585   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.054077    0.044103    2.375190    3.184188 v i_sram.sram6/DO[10] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[10] (net)
                      0.044103    0.003018    3.187206 v _512_/A (sky130_fd_sc_hd__or3_1)
     1    0.016463    0.138560    0.449872    3.637078 v _512_/X (sky130_fd_sc_hd__or3_1)
                                                         _113_ (net)
                      0.138564    0.000949    3.638027 v _513_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.057092    0.157014    0.275945    3.913972 v _513_/X (sky130_fd_sc_hd__o211a_2)
                                                         _114_ (net)
                      0.158429    0.011682    3.925654 v _514_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039378    0.131010    0.408250    4.333904 v _514_/X (sky130_fd_sc_hd__a211o_2)
                                                         _115_ (net)
                      0.131784    0.007177    4.341082 v _516_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.043661    0.147692    0.478351    4.819433 v _516_/X (sky130_fd_sc_hd__a221o_2)
                                                         _117_ (net)
                      0.148187    0.007369    4.826802 v _518_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.019245    0.130352    0.410542    5.237344 v _518_/X (sky130_fd_sc_hd__a221o_1)
                                                         _119_ (net)
                      0.130372    0.001614    5.238958 v _519_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.063860    0.173472    0.259980    5.498938 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.176007    0.016523    5.515460 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000445    0.017384    0.124150    5.639610 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.017384    0.000005    5.639615 v wbs_dat_o[10] (out)
                                              5.639615   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.639615   data arrival time
---------------------------------------------------------------------------------------------
                                             13.110386   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.056482    0.043466    2.372912    3.181910 v i_sram.sram6/DO[3] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[3] (net)
                      0.051415    0.008539    3.190449 v _450_/A (sky130_fd_sc_hd__or3_1)
     1    0.010092    0.108793    0.418467    3.608916 v _450_/X (sky130_fd_sc_hd__or3_1)
                                                         _058_ (net)
                      0.108793    0.000488    3.609405 v _451_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.056849    0.155996    0.261333    3.870738 v _451_/X (sky130_fd_sc_hd__o211a_2)
                                                         _059_ (net)
                      0.157547    0.012185    3.882923 v _452_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.033620    0.173963    0.396540    4.279462 v _452_/X (sky130_fd_sc_hd__a211o_1)
                                                         _060_ (net)
                      0.174098    0.004399    4.283861 v _454_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.030805    0.175438    0.465778    4.749639 v _454_/X (sky130_fd_sc_hd__a221o_1)
                                                         _062_ (net)
                      0.175523    0.003594    4.753232 v _456_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.049593    0.161093    0.503840    5.257072 v _456_/X (sky130_fd_sc_hd__a221o_2)
                                                         _064_ (net)
                      0.161675    0.008363    5.265435 v _457_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.028094    0.145484    0.251969    5.517404 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.145586    0.003527    5.520931 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000886    0.018667    0.117687    5.638618 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.018667    0.000011    5.638629 v wbs_dat_o[3] (out)
                                              5.638629   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.638629   data arrival time
---------------------------------------------------------------------------------------------
                                             13.111372   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.061283    0.046798    2.377750    3.186749 v i_sram.sram6/DO[11] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[11] (net)
                      0.046798    0.004125    3.190874 v _520_/A (sky130_fd_sc_hd__or3_1)
     1    0.016263    0.137617    0.449425    3.640299 v _520_/X (sky130_fd_sc_hd__or3_1)
                                                         _120_ (net)
                      0.137624    0.001151    3.641450 v _521_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.037479    0.114698    0.247054    3.888503 v _521_/X (sky130_fd_sc_hd__o211a_2)
                                                         _121_ (net)
                      0.115156    0.006229    3.894732 v _522_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.038022    0.191855    0.395102    4.289834 v _522_/X (sky130_fd_sc_hd__a211o_1)
                                                         _122_ (net)
                      0.192084    0.005944    4.295778 v _524_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.052717    0.167461    0.514744    4.810522 v _524_/X (sky130_fd_sc_hd__a221o_2)
                                                         _124_ (net)
                      0.168251    0.009846    4.820368 v _526_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017717    0.122680    0.410389    5.230756 v _526_/X (sky130_fd_sc_hd__a221o_1)
                                                         _126_ (net)
                      0.122692    0.001278    5.232035 v _527_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.065234    0.174036    0.264522    5.496557 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.175569    0.013232    5.509789 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000455    0.017424    0.124088    5.633876 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.017424    0.000004    5.633880 v wbs_dat_o[11] (out)
                                              5.633880   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.633880   data arrival time
---------------------------------------------------------------------------------------------
                                             13.116121   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.050319    0.044253    2.370204    3.179203 v i_sram.sram6/DO[26] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[26] (net)
                      0.048297    0.012025    3.191228 v _650_/A (sky130_fd_sc_hd__or3_1)
     1    0.011200    0.113733    0.423492    3.614720 v _650_/X (sky130_fd_sc_hd__or3_1)
                                                         _235_ (net)
                      0.113733    0.000471    3.615190 v _651_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.030620    0.156159    0.259123    3.874313 v _651_/X (sky130_fd_sc_hd__o211a_1)
                                                         _236_ (net)
                      0.156235    0.003228    3.877541 v _652_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.055735    0.164893    0.434975    4.312516 v _652_/X (sky130_fd_sc_hd__a211o_2)
                                                         _237_ (net)
                      0.166552    0.012592    4.325108 v _654_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.074039    0.148553    0.504031    4.829138 v _654_/X (sky130_fd_sc_hd__a221o_4)
                                                         _239_ (net)
                      0.152587    0.019047    4.848186 v _656_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009124    0.082808    0.364634    5.212819 v _656_/X (sky130_fd_sc_hd__a221o_1)
                                                         _241_ (net)
                      0.082809    0.000452    5.213271 v _657_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.102093    0.159455    0.236148    5.449419 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.176975    0.039944    5.489363 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000391    0.017133    0.124064    5.613427 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.017133    0.000004    5.613431 v wbs_dat_o[26] (out)
                                              5.613431   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.613431   data arrival time
---------------------------------------------------------------------------------------------
                                             13.136571   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.043672    0.037970    2.369134    3.178133 v i_sram.sram6/DO[1] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[1] (net)
                      0.038864    0.007777    3.185910 v _434_/A (sky130_fd_sc_hd__or3_1)
     1    0.009600    0.106790    0.412422    3.598331 v _434_/X (sky130_fd_sc_hd__or3_1)
                                                         _044_ (net)
                      0.106790    0.000462    3.598793 v _435_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.061352    0.166422    0.267022    3.865816 v _435_/X (sky130_fd_sc_hd__o211a_2)
                                                         _045_ (net)
                      0.168356    0.014059    3.879875 v _436_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.041541    0.135287    0.416143    4.296018 v _436_/X (sky130_fd_sc_hd__a211o_2)
                                                         _046_ (net)
                      0.135786    0.007044    4.303061 v _438_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.039817    0.139002    0.472808    4.775869 v _438_/X (sky130_fd_sc_hd__a221o_2)
                                                         _048_ (net)
                      0.139296    0.005556    4.781425 v _440_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.038064    0.135634    0.470436    5.251861 v _440_/X (sky130_fd_sc_hd__a221o_2)
                                                         _050_ (net)
                      0.135927    0.005424    5.257284 v _441_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.026171    0.137527    0.235937    5.493221 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.137573    0.002411    5.495632 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000781    0.017885    0.114428    5.610060 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.017885    0.000008    5.610068 v wbs_dat_o[1] (out)
                                              5.610068   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.610068   data arrival time
---------------------------------------------------------------------------------------------
                                             13.139934   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.046896    0.041701    2.372245    3.181244 v i_sram.sram6/DO[12] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[12] (net)
                      0.041701    0.002523    3.183767 v _528_/A (sky130_fd_sc_hd__or3_1)
     1    0.017692    0.144862    0.455493    3.639260 v _528_/X (sky130_fd_sc_hd__or3_1)
                                                         _127_ (net)
                      0.144873    0.001364    3.640623 v _529_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.057552    0.156518    0.282834    3.923457 v _529_/X (sky130_fd_sc_hd__o211a_2)
                                                         _128_ (net)
                      0.157423    0.009197    3.932654 v _530_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.040840    0.133826    0.410802    4.343456 v _530_/X (sky130_fd_sc_hd__a211o_2)
                                                         _129_ (net)
                      0.134606    0.007274    4.350730 v _532_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.046240    0.153322    0.483791    4.834521 v _532_/X (sky130_fd_sc_hd__a221o_2)
                                                         _131_ (net)
                      0.153888    0.008021    4.842543 v _534_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010188    0.087417    0.370088    5.212630 v _534_/X (sky130_fd_sc_hd__a221o_1)
                                                         _133_ (net)
                      0.087419    0.000600    5.213230 v _535_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.063682    0.173553    0.239132    5.452362 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.176914    0.018918    5.471281 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001027    0.020353    0.128627    5.599908 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.020353    0.000013    5.599921 v wbs_dat_o[12] (out)
                                              5.599921   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.599921   data arrival time
---------------------------------------------------------------------------------------------
                                             13.150081   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.042428    0.041779    2.369309    3.178308 v i_sram.sram6/DO[27] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[27] (net)
                      0.042279    0.007746    3.186054 v _658_/A (sky130_fd_sc_hd__or3_1)
     1    0.015840    0.135926    0.445830    3.631884 v _658_/X (sky130_fd_sc_hd__or3_1)
                                                         _242_ (net)
                      0.135934    0.001192    3.633077 v _659_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.038770    0.117070    0.249493    3.882570 v _659_/X (sky130_fd_sc_hd__o211a_2)
                                                         _243_ (net)
                      0.117332    0.004805    3.887374 v _660_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.057595    0.168480    0.424771    4.312145 v _660_/X (sky130_fd_sc_hd__a211o_2)
                                                         _244_ (net)
                      0.169957    0.012074    4.324219 v _662_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.068640    0.140738    0.500942    4.825162 v _662_/X (sky130_fd_sc_hd__a221o_4)
                                                         _246_ (net)
                      0.144256    0.016485    4.841647 v _664_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010281    0.087913    0.367236    5.208882 v _664_/X (sky130_fd_sc_hd__a221o_1)
                                                         _248_ (net)
                      0.087914    0.000560    5.209443 v _665_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.087793    0.139557    0.236535    5.445978 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.150426    0.029801    5.475779 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000829    0.018528    0.118821    5.594600 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.018528    0.000010    5.594610 v wbs_dat_o[27] (out)
                                              5.594610   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.594610   data arrival time
---------------------------------------------------------------------------------------------
                                             13.155392   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.059284    0.045046    2.374115    3.183113 v i_sram.sram6/DO[5] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[5] (net)
                      0.052445    0.008574    3.191687 v _466_/A (sky130_fd_sc_hd__or3_1)
     1    0.016083    0.136815    0.450075    3.641762 v _466_/X (sky130_fd_sc_hd__or3_1)
                                                         _072_ (net)
                      0.136820    0.001011    3.642772 v _468_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.068646    0.182799    0.291195    3.933967 v _468_/X (sky130_fd_sc_hd__o211a_2)
                                                         _074_ (net)
                      0.185036    0.016067    3.950034 v _470_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.046333    0.148898    0.502246    4.452280 v _470_/X (sky130_fd_sc_hd__o311a_2)
                                                         _076_ (net)
                      0.148969    0.003025    4.455305 v _473_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.049468    0.139507    0.405060    4.860364 v _473_/X (sky130_fd_sc_hd__o211a_2)
                                                         _079_ (net)
                      0.140207    0.007960    4.868324 v _474_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.023134    0.138295    0.353030    5.221354 v _474_/X (sky130_fd_sc_hd__a211o_1)
                                                         _080_ (net)
                      0.138335    0.002185    5.223539 v _475_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.048198    0.138049    0.242637    5.466176 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.139064    0.010091    5.476268 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000793    0.017991    0.114980    5.591247 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.017991    0.000008    5.591256 v wbs_dat_o[5] (out)
                                              5.591256   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.591256   data arrival time
---------------------------------------------------------------------------------------------
                                             13.158746   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.049749    0.039813    2.371336    3.180335 v i_sram.sram6/DO[4] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[4] (net)
                      0.046718    0.008611    3.188946 v _458_/A (sky130_fd_sc_hd__or3_1)
     1    0.006611    0.091699    0.392859    3.581805 v _458_/X (sky130_fd_sc_hd__or3_1)
                                                         _065_ (net)
                      0.091699    0.000233    3.582038 v _459_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.066866    0.178862    0.267563    3.849601 v _459_/X (sky130_fd_sc_hd__o211a_2)
                                                         _066_ (net)
                      0.180986    0.015455    3.865056 v _460_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.041754    0.135638    0.421271    4.286326 v _460_/X (sky130_fd_sc_hd__a211o_2)
                                                         _067_ (net)
                      0.136414    0.007345    4.293671 v _462_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.042217    0.144621    0.477235    4.770906 v _462_/X (sky130_fd_sc_hd__a221o_2)
                                                         _069_ (net)
                      0.145011    0.006511    4.777418 v _464_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023132    0.142999    0.427540    5.204958 v _464_/X (sky130_fd_sc_hd__a221o_1)
                                                         _071_ (net)
                      0.143043    0.002410    5.207367 v _465_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.030850    0.157416    0.253243    5.460611 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.157570    0.004468    5.465079 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000852    0.018870    0.121247    5.586326 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.018870    0.000010    5.586336 v wbs_dat_o[4] (out)
                                              5.586336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.586336   data arrival time
---------------------------------------------------------------------------------------------
                                             13.163665   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.054973    0.042156    2.372854    3.181853 v i_sram.sram6/DO[8] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[8] (net)
                      0.049949    0.008540    3.190392 v _496_/A (sky130_fd_sc_hd__or3_1)
     1    0.012763    0.120604    0.432091    3.622483 v _496_/X (sky130_fd_sc_hd__or3_1)
                                                         _099_ (net)
                      0.120715    0.000639    3.623122 v _497_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.056465    0.155649    0.266689    3.889812 v _497_/X (sky130_fd_sc_hd__o211a_2)
                                                         _100_ (net)
                      0.157067    0.011638    3.901450 v _498_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.043457    0.138850    0.416187    4.317637 v _498_/X (sky130_fd_sc_hd__a211o_2)
                                                         _101_ (net)
                      0.139240    0.006346    4.323984 v _500_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.050866    0.163289    0.494124    4.818108 v _500_/X (sky130_fd_sc_hd__a221o_2)
                                                         _103_ (net)
                      0.163915    0.008703    4.826811 v _502_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.014166    0.105507    0.392239    5.219050 v _502_/X (sky130_fd_sc_hd__a221o_1)
                                                         _105_ (net)
                      0.105514    0.000972    5.220021 v _503_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.051225    0.144593    0.232089    5.452110 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.146204    0.011788    5.463898 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001169    0.020131    0.119849    5.583747 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.020131    0.000016    5.583764 v wbs_dat_o[8] (out)
                                              5.583764   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.583764   data arrival time
---------------------------------------------------------------------------------------------
                                             13.166238   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.065208    0.048175    2.373883    3.182881 v i_sram.sram6/DO[28] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[28] (net)
                      0.059088    0.018220    3.201101 v _666_/A (sky130_fd_sc_hd__or3_1)
     1    0.011732    0.116194    0.429448    3.630550 v _666_/X (sky130_fd_sc_hd__or3_1)
                                                         _249_ (net)
                      0.116194    0.000764    3.631314 v _667_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.030947    0.157081    0.260569    3.891883 v _667_/X (sky130_fd_sc_hd__o211a_1)
                                                         _250_ (net)
                      0.157205    0.004001    3.895884 v _668_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039465    0.131105    0.408459    4.304343 v _668_/X (sky130_fd_sc_hd__a211o_2)
                                                         _251_ (net)
                      0.131512    0.006266    4.310609 v _670_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.053251    0.121693    0.470382    4.780991 v _670_/X (sky130_fd_sc_hd__a221o_4)
                                                         _253_ (net)
                      0.124056    0.011274    4.792264 v _672_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011438    0.093186    0.365789    5.158054 v _672_/X (sky130_fd_sc_hd__a221o_1)
                                                         _255_ (net)
                      0.093188    0.000607    5.158661 v _673_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.111360    0.171358    0.242897    5.401558 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.194665    0.047715    5.449273 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000918    0.020355    0.133472    5.582745 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.020355    0.000012    5.582757 v wbs_dat_o[28] (out)
                                              5.582757   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.582757   data arrival time
---------------------------------------------------------------------------------------------
                                             13.167245   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     6    0.057337    0.045443    2.376422    3.185420 v i_sram.sram6/DO[13] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[13] (net)
                      0.045443    0.003270    3.188690 v _536_/A (sky130_fd_sc_hd__or3_1)
     1    0.013991    0.126509    0.437118    3.625809 v _536_/X (sky130_fd_sc_hd__or3_1)
                                                         _134_ (net)
                      0.126516    0.001064    3.626873 v _537_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.041192    0.122411    0.247576    3.874449 v _537_/X (sky130_fd_sc_hd__o211a_2)
                                                         _135_ (net)
                      0.123085    0.006756    3.881205 v _538_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.038430    0.193744    0.398320    4.279526 v _538_/X (sky130_fd_sc_hd__a211o_1)
                                                         _136_ (net)
                      0.194041    0.006754    4.286280 v _540_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.057735    0.178320    0.525104    4.811383 v _540_/X (sky130_fd_sc_hd__a221o_2)
                                                         _138_ (net)
                      0.179483    0.010990    4.822373 v _542_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009010    0.082079    0.373279    5.195652 v _542_/X (sky130_fd_sc_hd__a221o_1)
                                                         _140_ (net)
                      0.082079    0.000413    5.196064 v _543_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.081166    0.130637    0.234302    5.430367 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.136030    0.020584    5.450951 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000457    0.016186    0.111719    5.562670 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.016186    0.000005    5.562675 v wbs_dat_o[13] (out)
                                              5.562675   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.562675   data arrival time
---------------------------------------------------------------------------------------------
                                             13.187327   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.051655    0.044646    2.370246    3.179245 v i_sram.sram6/DO[22] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[22] (net)
                      0.050073    0.011739    3.190984 v _614_/A (sky130_fd_sc_hd__or3_1)
     1    0.010608    0.111155    0.420845    3.611829 v _614_/X (sky130_fd_sc_hd__or3_1)
                                                         _203_ (net)
                      0.111155    0.000432    3.612262 v _615_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.043813    0.127462    0.245939    3.858201 v _615_/X (sky130_fd_sc_hd__o211a_2)
                                                         _204_ (net)
                      0.127806    0.005786    3.863987 v _616_/C1 (sky130_fd_sc_hd__a211o_4)
     1    0.063817    0.129708    0.382475    4.246462 v _616_/X (sky130_fd_sc_hd__a211o_4)
                                                         _205_ (net)
                      0.134350    0.018816    4.265277 v _618_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.063503    0.134445    0.482621    4.747898 v _618_/X (sky130_fd_sc_hd__a221o_4)
                                                         _207_ (net)
                      0.137705    0.015240    4.763138 v _620_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017419    0.121254    0.398541    5.161679 v _620_/X (sky130_fd_sc_hd__a221o_1)
                                                         _209_ (net)
                      0.121265    0.001224    5.162903 v _621_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.084425    0.133837    0.255851    5.418754 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.139255    0.020834    5.439589 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000407    0.016027    0.112385    5.551974 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.016027    0.000004    5.551978 v wbs_dat_o[22] (out)
                                              5.551978   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.551978   data arrival time
---------------------------------------------------------------------------------------------
                                             13.198024   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.051599    0.043380    2.374312    3.183311 v i_sram.sram6/DO[9] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[9] (net)
                      0.043380    0.002415    3.185726 v _504_/A (sky130_fd_sc_hd__or3_1)
     1    0.008347    0.101318    0.405125    3.590851 v _504_/X (sky130_fd_sc_hd__or3_1)
                                                         _106_ (net)
                      0.101318    0.000346    3.591197 v _505_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.037637    0.114805    0.231148    3.822345 v _505_/X (sky130_fd_sc_hd__o211a_2)
                                                         _107_ (net)
                      0.115378    0.005816    3.828161 v _506_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.030495    0.161391    0.370280    4.198442 v _506_/X (sky130_fd_sc_hd__a211o_1)
                                                         _108_ (net)
                      0.161509    0.004009    4.202450 v _508_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.051148    0.164610    0.500527    4.702978 v _508_/X (sky130_fd_sc_hd__a221o_2)
                                                         _110_ (net)
                      0.165866    0.010859    4.713837 v _510_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.023674    0.106524    0.441155    5.154991 v _510_/X (sky130_fd_sc_hd__a221o_2)
                                                         _112_ (net)
                      0.106576    0.002194    5.157186 v _511_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.062229    0.169700    0.247377    5.404562 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.172161    0.016038    5.420600 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000433    0.017202    0.122862    5.543462 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.017202    0.000005    5.543467 v wbs_dat_o[9] (out)
                                              5.543467   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.543467   data arrival time
---------------------------------------------------------------------------------------------
                                             13.206534   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.065741    0.048226    2.373645    3.182643 v i_sram.sram6/DO[29] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[29] (net)
                      0.060054    0.018925    3.201568 v _398_/A (sky130_fd_sc_hd__or3_1)
     1    0.019789    0.155962    0.471773    3.673341 v _398_/X (sky130_fd_sc_hd__or3_1)
                                                         _013_ (net)
                      0.155976    0.001521    3.674862 v _399_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034657    0.108842    0.251643    3.926505 v _399_/X (sky130_fd_sc_hd__o211a_2)
                                                         _014_ (net)
                      0.109165    0.005114    3.931619 v _400_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.035471    0.131184    0.380179    4.311799 v _400_/X (sky130_fd_sc_hd__a211o_2)
                                                         _015_ (net)
                      0.131522    0.005810    4.317609 v _402_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.060675    0.131208    0.479176    4.796785 v _402_/X (sky130_fd_sc_hd__a221o_4)
                                                         _017_ (net)
                      0.133634    0.012985    4.809770 v _404_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.007050    0.073943    0.345136    5.154905 v _404_/X (sky130_fd_sc_hd__a221o_1)
                                                         _019_ (net)
                      0.073943    0.000249    5.155155 v _406_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.081915    0.132627    0.223328    5.378483 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.144625    0.030370    5.408854 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.016478    0.114438    5.523291 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.016478    0.000006    5.523297 v wbs_dat_o[29] (out)
                                              5.523297   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.523297   data arrival time
---------------------------------------------------------------------------------------------
                                             13.226704   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     7    0.052443    0.043391    2.374278    3.183276 v i_sram.sram6/DO[17] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[17] (net)
                      0.043391    0.003617    3.186893 v _572_/A (sky130_fd_sc_hd__or3_1)
     1    0.010275    0.109624    0.417209    3.604102 v _572_/X (sky130_fd_sc_hd__or3_1)
                                                         _166_ (net)
                      0.109624    0.000540    3.604642 v _573_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.063744    0.172041    0.271146    3.875788 v _573_/X (sky130_fd_sc_hd__o211a_2)
                                                         _167_ (net)
                      0.174061    0.014739    3.890527 v _574_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.047907    0.146766    0.432282    4.322809 v _574_/X (sky130_fd_sc_hd__a211o_2)
                                                         _168_ (net)
                      0.146831    0.002900    4.325710 v _576_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.022988    0.143286    0.427281    4.752991 v _576_/X (sky130_fd_sc_hd__a221o_1)
                                                         _170_ (net)
                      0.143330    0.002437    4.755428 v _578_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012802    0.099274    0.378776    5.134204 v _578_/X (sky130_fd_sc_hd__a221o_1)
                                                         _172_ (net)
                      0.099278    0.000796    5.135000 v _579_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.080880    0.132148    0.235863    5.370863 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.140529    0.025631    5.396494 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.016512    0.113372    5.509867 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.016512    0.000006    5.509872 v wbs_dat_o[17] (out)
                                              5.509872   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.509872   data arrival time
---------------------------------------------------------------------------------------------
                                             13.240129   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.069902    0.049020    2.373834    3.182832 v i_sram.sram6/DO[30] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[30] (net)
                      0.064770    0.020868    3.203700 v _407_/A (sky130_fd_sc_hd__or3_1)
     1    0.014710    0.130283    0.446907    3.650607 v _407_/X (sky130_fd_sc_hd__or3_1)
                                                         _021_ (net)
                      0.130288    0.001054    3.651661 v _408_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.029718    0.103270    0.230505    3.882165 v _408_/X (sky130_fd_sc_hd__o211a_2)
                                                         _022_ (net)
                      0.103417    0.003502    3.885668 v _409_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.034686    0.128998    0.376220    4.261888 v _409_/X (sky130_fd_sc_hd__a211o_2)
                                                         _023_ (net)
                      0.129341    0.005801    4.267688 v _411_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.058783    0.129002    0.476224    4.743912 v _411_/X (sky130_fd_sc_hd__a221o_4)
                                                         _025_ (net)
                      0.131562    0.013131    4.757043 v _413_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.013700    0.103538    0.378951    5.135993 v _413_/X (sky130_fd_sc_hd__a221o_1)
                                                         _027_ (net)
                      0.103545    0.000949    5.136943 v _414_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.076086    0.124731    0.239772    5.376715 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.130775    0.021368    5.398084 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000368    0.015549    0.109461    5.507545 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.015549    0.000004    5.507548 v wbs_dat_o[30] (out)
                                              5.507548   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.507548   data arrival time
---------------------------------------------------------------------------------------------
                                             13.242453   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.042376    0.040224    2.370445    3.179443 v i_sram.sram6/DO[7] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[7] (net)
                      0.040224    0.002065    3.181508 v _486_/A (sky130_fd_sc_hd__or3_1)
     1    0.011173    0.113457    0.421058    3.602565 v _486_/X (sky130_fd_sc_hd__or3_1)
                                                         _090_ (net)
                      0.113457    0.000592    3.603157 v _488_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.065770    0.176098    0.276795    3.879952 v _488_/X (sky130_fd_sc_hd__o211a_2)
                                                         _092_ (net)
                      0.178090    0.014804    3.894757 v _490_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.042680    0.142074    0.491318    4.386075 v _490_/X (sky130_fd_sc_hd__o311a_2)
                                                         _094_ (net)
                      0.142426    0.006100    4.392175 v _493_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.052858    0.146830    0.407663    4.799838 v _493_/X (sky130_fd_sc_hd__o211a_2)
                                                         _097_ (net)
                      0.147853    0.009405    4.809243 v _494_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.014893    0.100406    0.320809    5.130052 v _494_/X (sky130_fd_sc_hd__a211o_1)
                                                         _098_ (net)
                      0.100414    0.000985    5.131038 v _495_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.055840    0.155380    0.236146    5.367184 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.157229    0.013202    5.380386 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000464    0.016889    0.118404    5.498790 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.016889    0.000005    5.498796 v wbs_dat_o[7] (out)
                                              5.498796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.498796   data arrival time
---------------------------------------------------------------------------------------------
                                             13.251205   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.061605    0.047042    2.376879    3.185878 v i_sram.sram6/DO[24] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[24] (net)
                      0.047042    0.005855    3.191733 v _632_/A (sky130_fd_sc_hd__or3_1)
     1    0.010128    0.109072    0.417456    3.609189 v _632_/X (sky130_fd_sc_hd__or3_1)
                                                         _219_ (net)
                      0.109072    0.000472    3.609661 v _634_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.041429    0.122616    0.240725    3.850386 v _634_/X (sky130_fd_sc_hd__o211a_2)
                                                         _221_ (net)
                      0.123239    0.006338    3.856724 v _636_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.098665    0.174881    0.455679    4.312403 v _636_/X (sky130_fd_sc_hd__o311a_4)
                                                         _223_ (net)
                      0.184383    0.031720    4.344122 v _639_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.064997    0.174628    0.441049    4.785172 v _639_/X (sky130_fd_sc_hd__o211a_2)
                                                         _226_ (net)
                      0.177065    0.016496    4.801668 v _640_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.008667    0.075130    0.303637    5.105304 v _640_/X (sky130_fd_sc_hd__a211o_1)
                                                         _227_ (net)
                      0.075131    0.000397    5.105701 v _641_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.096723    0.152728    0.231013    5.336714 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.167913    0.036572    5.373286 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000900    0.019431    0.124859    5.498145 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.019431    0.000010    5.498155 v wbs_dat_o[24] (out)
                                              5.498155   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.498155   data arrival time
---------------------------------------------------------------------------------------------
                                             13.251846   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.041761    0.039960    2.370221    3.179219 v i_sram.sram6/DO[18] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[18] (net)
                      0.039960    0.002033    3.181252 v _580_/A (sky130_fd_sc_hd__or3_1)
     1    0.006323    0.090120    0.388767    3.570019 v _580_/X (sky130_fd_sc_hd__or3_1)
                                                         _173_ (net)
                      0.090120    0.000258    3.570277 v _581_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.040748    0.121267    0.230781    3.801058 v _581_/X (sky130_fd_sc_hd__o211a_2)
                                                         _174_ (net)
                      0.121696    0.006231    3.807289 v _582_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.041183    0.134358    0.398622    4.205910 v _582_/X (sky130_fd_sc_hd__a211o_2)
                                                         _175_ (net)
                      0.135013    0.006626    4.212537 v _584_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.031358    0.177485    0.453850    4.666387 v _584_/X (sky130_fd_sc_hd__a221o_1)
                                                         _177_ (net)
                      0.177614    0.004392    4.670778 v _586_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018935    0.128712    0.419298    5.090076 v _586_/X (sky130_fd_sc_hd__a221o_1)
                                                         _179_ (net)
                      0.128727    0.001393    5.091469 v _587_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.081384    0.132917    0.248940    5.340408 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.141937    0.026619    5.367027 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.016106    0.113216    5.480243 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.016106    0.000004    5.480247 v wbs_dat_o[18] (out)
                                              5.480247   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.480247   data arrival time
---------------------------------------------------------------------------------------------
                                             13.269753   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.052107    0.043443    2.374333    3.183331 v i_sram.sram6/DO[16] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[16] (net)
                      0.043443    0.002938    3.186270 v _564_/A (sky130_fd_sc_hd__or3_1)
     1    0.005671    0.086540    0.384783    3.571053 v _564_/X (sky130_fd_sc_hd__or3_1)
                                                         _159_ (net)
                      0.086540    0.000203    3.571255 v _565_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.044155    0.128359    0.234487    3.805742 v _565_/X (sky130_fd_sc_hd__o211a_2)
                                                         _160_ (net)
                      0.129129    0.007933    3.813675 v _566_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.034745    0.178475    0.389690    4.203365 v _566_/X (sky130_fd_sc_hd__a211o_1)
                                                         _161_ (net)
                      0.178623    0.004662    4.208026 v _568_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.027131    0.159454    0.454053    4.662080 v _568_/X (sky130_fd_sc_hd__a221o_1)
                                                         _163_ (net)
                      0.159524    0.003133    4.665213 v _570_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017655    0.122392    0.407081    5.072294 v _570_/X (sky130_fd_sc_hd__a221o_1)
                                                         _165_ (net)
                      0.122406    0.001314    5.073608 v _571_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.061412    0.166465    0.256958    5.330566 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.167763    0.012393    5.342959 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000990    0.019883    0.125455    5.468414 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.019883    0.000012    5.468427 v wbs_dat_o[16] (out)
                                              5.468427   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.468427   data arrival time
---------------------------------------------------------------------------------------------
                                             13.281574   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.049193    0.042406    2.372990    3.181988 v i_sram.sram6/DO[21] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[21] (net)
                      0.042406    0.003131    3.185119 v _606_/A (sky130_fd_sc_hd__or3_1)
     1    0.006367    0.090374    0.389798    3.574917 v _606_/X (sky130_fd_sc_hd__or3_1)
                                                         _196_ (net)
                      0.090374    0.000233    3.575149 v _607_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.045826    0.131758    0.239114    3.814264 v _607_/X (sky130_fd_sc_hd__o211a_2)
                                                         _197_ (net)
                      0.132464    0.007219    3.821482 v _608_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.052374    0.157973    0.420496    4.241979 v _608_/X (sky130_fd_sc_hd__a211o_2)
                                                         _198_ (net)
                      0.159254    0.011371    4.253349 v _610_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023343    0.143562    0.433548    4.686898 v _610_/X (sky130_fd_sc_hd__a221o_1)
                                                         _200_ (net)
                      0.143598    0.002209    4.689106 v _612_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012800    0.099271    0.378850    5.067956 v _612_/X (sky130_fd_sc_hd__a221o_1)
                                                         _202_ (net)
                      0.099275    0.000767    5.068724 v _613_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.095506    0.150880    0.241803    5.310527 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.165719    0.035960    5.346487 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000498    0.017336    0.121310    5.467797 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.017336    0.000006    5.467803 v wbs_dat_o[21] (out)
                                              5.467803   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.467803   data arrival time
---------------------------------------------------------------------------------------------
                                             13.282199   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.055000    0.044518    2.375404    3.184402 v i_sram.sram6/DO[6] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[6] (net)
                      0.044518    0.003329    3.187731 v _476_/A (sky130_fd_sc_hd__or3_1)
     1    0.009993    0.108333    0.416041    3.603772 v _476_/X (sky130_fd_sc_hd__or3_1)
                                                         _081_ (net)
                      0.108333    0.000531    3.604302 v _478_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.051232    0.143761    0.253676    3.857979 v _478_/X (sky130_fd_sc_hd__o211a_2)
                                                         _083_ (net)
                      0.144961    0.010156    3.868135 v _480_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.050337    0.156947    0.494393    4.362528 v _480_/X (sky130_fd_sc_hd__o311a_2)
                                                         _085_ (net)
                      0.157009    0.002934    4.365462 v _483_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.044431    0.128977    0.399492    4.764955 v _483_/X (sky130_fd_sc_hd__o211a_2)
                                                         _088_ (net)
                      0.129500    0.007073    4.772028 v _484_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.017937    0.114094    0.327002    5.099030 v _484_/X (sky130_fd_sc_hd__a211o_1)
                                                         _089_ (net)
                      0.114106    0.001231    5.100261 v _485_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.047778    0.137101    0.231631    5.331892 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.138011    0.009540    5.341433 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000394    0.015915    0.111902    5.453334 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.015915    0.000003    5.453337 v wbs_dat_o[6] (out)
                                              5.453337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.453337   data arrival time
---------------------------------------------------------------------------------------------
                                             13.296663   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.074396    0.050248    2.375652    3.184650 v i_sram.sram6/DO[31] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[31] (net)
                      0.067119    0.022415    3.207065 v _415_/A (sky130_fd_sc_hd__or3_1)
     1    0.010757    0.111829    0.427133    3.634198 v _415_/X (sky130_fd_sc_hd__or3_1)
                                                         _028_ (net)
                      0.111829    0.000507    3.634704 v _416_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.032421    0.106577    0.227327    3.862032 v _416_/X (sky130_fd_sc_hd__o211a_2)
                                                         _029_ (net)
                      0.106772    0.004076    3.866108 v _417_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.029436    0.114531    0.364817    4.230925 v _417_/X (sky130_fd_sc_hd__a211o_2)
                                                         _030_ (net)
                      0.114727    0.004208    4.235133 v _419_/B1 (sky130_fd_sc_hd__a221o_4)
     1    0.056566    0.126355    0.468410    4.703543 v _419_/X (sky130_fd_sc_hd__a221o_4)
                                                         _032_ (net)
                      0.128785    0.012543    4.716086 v _421_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008314    0.079687    0.351623    5.067709 v _421_/X (sky130_fd_sc_hd__a221o_1)
                                                         _034_ (net)
                      0.079687    0.000358    5.068068 v _422_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.089684    0.142738    0.229319    5.297387 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.158616    0.036007    5.333394 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000428    0.016747    0.118586    5.451980 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.016747    0.000005    5.451984 v wbs_dat_o[31] (out)
                                              5.451984   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.451984   data arrival time
---------------------------------------------------------------------------------------------
                                             13.298018   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     9    0.050137    0.042745    2.373686    3.182684 v i_sram.sram6/DO[20] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[20] (net)
                      0.042745    0.002570    3.185254 v _598_/A (sky130_fd_sc_hd__or3_1)
     1    0.005927    0.087924    0.386522    3.571776 v _598_/X (sky130_fd_sc_hd__or3_1)
                                                         _189_ (net)
                      0.087924    0.000239    3.572015 v _599_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.069196    0.179928    0.278807    3.850822 v _599_/X (sky130_fd_sc_hd__o211a_2)
                                                         _190_ (net)
                      0.180025    0.003842    3.854664 v _600_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.032822    0.170680    0.402594    4.257258 v _600_/X (sky130_fd_sc_hd__a211o_1)
                                                         _191_ (net)
                      0.170801    0.004160    4.261418 v _602_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.030232    0.172994    0.462842    4.724260 v _602_/X (sky130_fd_sc_hd__a221o_1)
                                                         _193_ (net)
                      0.173041    0.002750    4.727010 v _604_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.005892    0.067354    0.351072    5.078082 v _604_/X (sky130_fd_sc_hd__a221o_1)
                                                         _195_ (net)
                      0.067354    0.000193    5.078274 v _605_/C1 (sky130_fd_sc_hd__o211a_4)
     1    0.087065    0.135023    0.241018    5.319293 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.135360    0.005897    5.325189 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001014    0.019003    0.115326    5.440515 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.019003    0.000012    5.440527 v wbs_dat_o[20] (out)
                                              5.440527   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.440527   data arrival time
---------------------------------------------------------------------------------------------
                                             13.309474   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.056226    0.044731    2.374742    3.183741 v i_sram.sram6/DO[19] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[19] (net)
                      0.044731    0.005926    3.189667 v _588_/A (sky130_fd_sc_hd__or3_1)
     1    0.007902    0.099525    0.402087    3.591754 v _588_/X (sky130_fd_sc_hd__or3_1)
                                                         _180_ (net)
                      0.099525    0.000322    3.592077 v _590_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.081767    0.130934    0.242920    3.834997 v _590_/X (sky130_fd_sc_hd__o211a_4)
                                                         _182_ (net)
                      0.135775    0.019726    3.854723 v _592_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.063447    0.187114    0.507881    4.362604 v _592_/X (sky130_fd_sc_hd__o311a_2)
                                                         _184_ (net)
                      0.189580    0.016624    4.379228 v _595_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.019948    0.113152    0.346105    4.725333 v _595_/X (sky130_fd_sc_hd__o211a_1)
                                                         _187_ (net)
                      0.113182    0.001755    4.727088 v _596_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.012165    0.088548    0.296178    5.023267 v _596_/X (sky130_fd_sc_hd__a211o_1)
                                                         _188_ (net)
                      0.088552    0.000696    5.023963 v _597_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.088270    0.141908    0.233829    5.257792 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.153144    0.030580    5.288373 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000495    0.016920    0.117341    5.405714 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.016920    0.000006    5.405719 v wbs_dat_o[19] (out)
                                              5.405719   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.405719   data arrival time
---------------------------------------------------------------------------------------------
                                             13.344282   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.052898    0.043793    2.374703    3.183701 v i_sram.sram6/DO[14] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[14] (net)
                      0.043793    0.002918    3.186619 v _544_/A (sky130_fd_sc_hd__or3_1)
     1    0.011805    0.116223    0.425251    3.611870 v _544_/X (sky130_fd_sc_hd__or3_1)
                                                         _141_ (net)
                      0.116223    0.000841    3.612711 v _546_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.047996    0.136618    0.253104    3.865815 v _546_/X (sky130_fd_sc_hd__o211a_2)
                                                         _143_ (net)
                      0.137683    0.009028    3.874844 v _548_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.062718    0.128473    0.428911    4.303754 v _548_/X (sky130_fd_sc_hd__o311a_4)
                                                         _145_ (net)
                      0.132548    0.017558    4.321313 v _551_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.061355    0.165474    0.417640    4.738953 v _551_/X (sky130_fd_sc_hd__o211a_2)
                                                         _148_ (net)
                      0.166826    0.011700    4.750652 v _552_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.006189    0.063334    0.284933    5.035585 v _552_/X (sky130_fd_sc_hd__a211o_1)
                                                         _149_ (net)
                      0.063334    0.000220    5.035806 v _553_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.054709    0.098973    0.202573    5.238379 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.103911    0.016660    5.255038 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.015171    0.099033    5.354072 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.015171    0.000004    5.354075 v wbs_dat_o[14] (out)
                                              5.354075   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.354075   data arrival time
---------------------------------------------------------------------------------------------
                                             13.395926   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.058468    0.045817    2.376216    3.185214 v i_sram.sram6/DO[23] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[23] (net)
                      0.045817    0.004615    3.189829 v _622_/A (sky130_fd_sc_hd__or3_1)
     1    0.013425    0.124025    0.434399    3.624227 v _622_/X (sky130_fd_sc_hd__or3_1)
                                                         _210_ (net)
                      0.124027    0.000698    3.624925 v _624_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.060232    0.105402    0.235499    3.860424 v _624_/X (sky130_fd_sc_hd__o211a_4)
                                                         _212_ (net)
                      0.109944    0.016831    3.877254 v _626_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.085959    0.159138    0.438779    4.316033 v _626_/X (sky130_fd_sc_hd__o311a_4)
                                                         _214_ (net)
                      0.165769    0.025361    4.341394 v _629_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.019895    0.112795    0.337466    4.678860 v _629_/X (sky130_fd_sc_hd__o211a_1)
                                                         _217_ (net)
                      0.112818    0.001534    4.680395 v _630_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.005062    0.058020    0.258018    4.938413 v _630_/X (sky130_fd_sc_hd__a211o_1)
                                                         _218_ (net)
                      0.058020    0.000117    4.938530 v _631_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.071157    0.118742    0.213416    5.151947 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.125745    0.022071    5.174017 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000413    0.015630    0.108198    5.282216 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.015630    0.000004    5.282220 v wbs_dat_o[23] (out)
                                              5.282220   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.282220   data arrival time
---------------------------------------------------------------------------------------------
                                             13.467782   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003626    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000096    0.000048    1.000048 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005071    0.072596    0.537981    1.538029 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.072596    0.000098    1.538128 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138377    0.273274    0.269034    1.807161 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.273968    0.011294    1.818455 ^ _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.239786    0.695491    0.605398    2.423854 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.695543    0.005290    2.429144 ^ _391_/B (sky130_fd_sc_hd__or2_4)
    33    0.223120    0.661423    0.651935    3.081079 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.662511    0.022693    3.103771 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.253078    0.221393    0.184569    3.288341 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.264434    0.074349    3.362690 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              3.362690   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -1.235429   19.291853   library setup time
                                             19.291853   data required time
---------------------------------------------------------------------------------------------
                                             19.291853   data required time
                                             -3.362690   data arrival time
---------------------------------------------------------------------------------------------
                                             15.929162   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002701    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000060    0.000030    1.000030 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.081469    0.246832    0.252718    1.252748 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.249284    0.019841    1.272589 ^ _379_/B (sky130_fd_sc_hd__and3_4)
    11    0.173847    0.504097    0.540447    1.813036 ^ _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.512330    0.051824    1.864859 ^ _423_/C (sky130_fd_sc_hd__and3_4)
     2    0.037795    0.134437    0.340999    2.205858 ^ _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.134966    0.006190    2.212048 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.066194    0.643004    0.988057    3.200106 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.643048    0.005736    3.205842 ^ i_sram.sram7/EN (CF_SRAM_1024x32)
                                              3.205842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -1.321629   19.242277   library setup time
                                             19.242277   data required time
---------------------------------------------------------------------------------------------
                                             19.242277   data required time
                                             -3.205842   data arrival time
---------------------------------------------------------------------------------------------
                                             16.036434   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002701    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000060    0.000030    1.000030 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.081469    0.246832    0.252718    1.252748 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.249332    0.020025    1.272773 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.254798    0.813749    0.580653    1.853426 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      0.816860    0.043201    1.896627 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.260075    0.365523    0.883041    2.779669 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.374662    0.045583    2.825252 v _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.347731    0.336958    0.369363    3.194615 ^ _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.358701    0.066869    3.261484 ^ i_sram.sram4/EN (CF_SRAM_1024x32)
                                              3.261484   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -1.271528   19.310970   library setup time
                                             19.310970   data required time
---------------------------------------------------------------------------------------------
                                             19.310970   data required time
                                             -3.261484   data arrival time
---------------------------------------------------------------------------------------------
                                             16.049486   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003461    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000091    0.000045    1.000045 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004592    0.062243    0.544695    1.544741 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.062243    0.000089    1.544830 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.136770    0.121202    0.205056    1.749886 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.122737    0.010974    1.760860 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.228552    0.488062    0.464391    2.225251 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.506999    0.075705    2.300956 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221356    0.796123    0.782041    3.082997 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.796240    0.008080    3.091077 ^ i_sram.sram6/EN (CF_SRAM_1024x32)
                                              3.091077   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -1.344791   19.214209   library setup time
                                             19.214209   data required time
---------------------------------------------------------------------------------------------
                                             19.214209   data required time
                                             -3.091077   data arrival time
---------------------------------------------------------------------------------------------
                                             16.123131   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003626    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000096    0.000048    1.000048 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005071    0.072596    0.537981    1.538029 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.072596    0.000098    1.538128 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138377    0.273274    0.269034    1.807161 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.273974    0.011340    1.818501 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.137016    0.445952    0.487555    2.306056 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.446073    0.006176    2.312232 ^ _393_/A (sky130_fd_sc_hd__nand2_8)
    33    0.234976    0.364596    0.331408    2.643640 v _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.372385    0.042919    2.686559 v _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.231351    0.277031    0.341876    3.028435 ^ _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.282631    0.031254    3.059689 ^ i_sram.sram1/EN (CF_SRAM_1024x32)
                                              3.059689   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -1.254675   19.299858   library setup time
                                             19.299858   data required time
---------------------------------------------------------------------------------------------
                                             19.299858   data required time
                                             -3.059689   data arrival time
---------------------------------------------------------------------------------------------
                                             16.240170   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003626    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000096    0.000048    1.000048 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005071    0.072596    0.537981    1.538029 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.072596    0.000098    1.538128 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138377    0.273274    0.269034    1.807161 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.273974    0.011340    1.818501 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.137016    0.445952    0.487555    2.306056 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.446770    0.015703    2.321759 ^ _382_/B (sky130_fd_sc_hd__nand2_8)
    33    0.225921    0.371618    0.287289    2.609048 v _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.375620    0.032163    2.641212 v _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.227647    0.274319    0.339525    2.980736 ^ _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.280753    0.033288    3.014024 ^ i_sram.sram5/EN (CF_SRAM_1024x32)
                                              3.014024   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -1.254132   19.320494   library setup time
                                             19.320494   data required time
---------------------------------------------------------------------------------------------
                                             19.320494   data required time
                                             -3.014024   data arrival time
---------------------------------------------------------------------------------------------
                                             16.306469   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003461    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000091    0.000045    1.000045 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004592    0.062243    0.544695    1.544741 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.062243    0.000089    1.544830 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.136770    0.121202    0.205056    1.749886 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.121937    0.007723    1.757610 v _395_/A (sky130_fd_sc_hd__or3_4)
    33    0.282408    0.387478    0.714513    2.472123 v _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.396093    0.046116    2.518239 v _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.282203    0.287065    0.346367    2.864606 ^ _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.299904    0.047867    2.912472 ^ i_sram.sram0/EN (CF_SRAM_1024x32)
                                              2.912472   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -1.259672   19.304989   library setup time
                                             19.304989   data required time
---------------------------------------------------------------------------------------------
                                             19.304989   data required time
                                             -2.912472   data arrival time
---------------------------------------------------------------------------------------------
                                             16.392517   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.818685    0.136346    3.331125 ^ i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              3.331125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.772875   19.791031   library setup time
                                             19.791031   data required time
---------------------------------------------------------------------------------------------
                                             19.791031   data required time
                                             -3.331125   data arrival time
---------------------------------------------------------------------------------------------
                                             16.459906   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.818562    0.136140    3.330919 ^ i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              3.330919   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.772849   19.791058   library setup time
                                             19.791058   data required time
---------------------------------------------------------------------------------------------
                                             19.791058   data required time
                                             -3.330919   data arrival time
---------------------------------------------------------------------------------------------
                                             16.460138   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.818324    0.135742    3.330521 ^ i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              3.330521   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.772798   19.791107   library setup time
                                             19.791107   data required time
---------------------------------------------------------------------------------------------
                                             19.791107   data required time
                                             -3.330521   data arrival time
---------------------------------------------------------------------------------------------
                                             16.460587   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.817979    0.135163    3.329942 ^ i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              3.329942   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.772724   19.791183   library setup time
                                             19.791183   data required time
---------------------------------------------------------------------------------------------
                                             19.791183   data required time
                                             -3.329942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.461241   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.817514    0.134379    3.329158 ^ i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              3.329158   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.772624   19.791283   library setup time
                                             19.791283   data required time
---------------------------------------------------------------------------------------------
                                             19.791283   data required time
                                             -3.329158   data arrival time
---------------------------------------------------------------------------------------------
                                             16.462124   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.816936    0.133397    3.328176 ^ i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              3.328176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.772500   19.791407   library setup time
                                             19.791407   data required time
---------------------------------------------------------------------------------------------
                                             19.791407   data required time
                                             -3.328176   data arrival time
---------------------------------------------------------------------------------------------
                                             16.463230   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.813897    0.128119    3.322898 ^ i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              3.322898   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.771785   19.787216   library setup time
                                             19.787216   data required time
---------------------------------------------------------------------------------------------
                                             19.787216   data required time
                                             -3.322898   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464317   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.813787    0.127925    3.322704 ^ i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              3.322704   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.771761   19.787239   library setup time
                                             19.787239   data required time
---------------------------------------------------------------------------------------------
                                             19.787239   data required time
                                             -3.322704   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464535   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.816246    0.132217    3.326997 ^ i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              3.326997   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.772353   19.791553   library setup time
                                             19.791553   data required time
---------------------------------------------------------------------------------------------
                                             19.791553   data required time
                                             -3.326997   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464556   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.813572    0.127543    3.322322 ^ i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              3.322322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.771715   19.787285   library setup time
                                             19.787285   data required time
---------------------------------------------------------------------------------------------
                                             19.787285   data required time
                                             -3.322322   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464964   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.813250    0.126968    3.321747 ^ i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              3.321747   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.771646   19.787355   library setup time
                                             19.787355   data required time
---------------------------------------------------------------------------------------------
                                             19.787355   data required time
                                             -3.321747   data arrival time
---------------------------------------------------------------------------------------------
                                             16.465609   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.815610    0.131120    3.325899 ^ i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              3.325899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.772216   19.791691   library setup time
                                             19.791691   data required time
---------------------------------------------------------------------------------------------
                                             19.791691   data required time
                                             -3.325899   data arrival time
---------------------------------------------------------------------------------------------
                                             16.465792   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.812821    0.126199    3.320978 ^ i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              3.320978   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.771554   19.787447   library setup time
                                             19.787447   data required time
---------------------------------------------------------------------------------------------
                                             19.787447   data required time
                                             -3.320978   data arrival time
---------------------------------------------------------------------------------------------
                                             16.466469   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.812287    0.125236    3.320015 ^ i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              3.320015   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.771440   19.787561   library setup time
                                             19.787561   data required time
---------------------------------------------------------------------------------------------
                                             19.787561   data required time
                                             -3.320015   data arrival time
---------------------------------------------------------------------------------------------
                                             16.467546   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.811651    0.124078    3.318857 ^ i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              3.318857   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.771303   19.787697   library setup time
                                             19.787697   data required time
---------------------------------------------------------------------------------------------
                                             19.787697   data required time
                                             -3.318857   data arrival time
---------------------------------------------------------------------------------------------
                                             16.468840   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.810553    0.122053    3.316833 ^ i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              3.316833   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.771068   19.787931   library setup time
                                             19.787931   data required time
---------------------------------------------------------------------------------------------
                                             19.787931   data required time
                                             -3.316833   data arrival time
---------------------------------------------------------------------------------------------
                                             16.471098   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.808339    0.152873    3.320476 ^ i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              3.320476   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.770657   19.793251   library setup time
                                             19.793251   data required time
---------------------------------------------------------------------------------------------
                                             19.793251   data required time
                                             -3.320476   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472775   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.808201    0.152678    3.320280 ^ i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              3.320280   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.770628   19.793278   library setup time
                                             19.793278   data required time
---------------------------------------------------------------------------------------------
                                             19.793278   data required time
                                             -3.320280   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472998   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.807952    0.152321    3.319924 ^ i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              3.319924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.770574   19.793331   library setup time
                                             19.793331   data required time
---------------------------------------------------------------------------------------------
                                             19.793331   data required time
                                             -3.319924   data arrival time
---------------------------------------------------------------------------------------------
                                             16.473408   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.807609    0.151833    3.319435 ^ i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              3.319435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.770501   19.793407   library setup time
                                             19.793407   data required time
---------------------------------------------------------------------------------------------
                                             19.793407   data required time
                                             -3.319435   data arrival time
---------------------------------------------------------------------------------------------
                                             16.473970   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.807122    0.151134    3.318737 ^ i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              3.318737   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.770396   19.793510   library setup time
                                             19.793510   data required time
---------------------------------------------------------------------------------------------
                                             19.793510   data required time
                                             -3.318737   data arrival time
---------------------------------------------------------------------------------------------
                                             16.474771   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.806275    0.149914    3.317517 ^ i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              3.317517   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.770215   19.793692   library setup time
                                             19.793692   data required time
---------------------------------------------------------------------------------------------
                                             19.793692   data required time
                                             -3.317517   data arrival time
---------------------------------------------------------------------------------------------
                                             16.476175   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.805527    0.148827    3.316430 ^ i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              3.316430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.770054   19.793852   library setup time
                                             19.793852   data required time
---------------------------------------------------------------------------------------------
                                             19.793852   data required time
                                             -3.316430   data arrival time
---------------------------------------------------------------------------------------------
                                             16.477423   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.804590    0.147456    3.315059 ^ i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              3.315059   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.769853   19.794054   library setup time
                                             19.794054   data required time
---------------------------------------------------------------------------------------------
                                             19.794054   data required time
                                             -3.315059   data arrival time
---------------------------------------------------------------------------------------------
                                             16.478994   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.801726    0.143187    3.310790 ^ i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              3.310790   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.769175   19.789825   library setup time
                                             19.789825   data required time
---------------------------------------------------------------------------------------------
                                             19.789825   data required time
                                             -3.310790   data arrival time
---------------------------------------------------------------------------------------------
                                             16.479036   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.801600    0.142997    3.310599 ^ i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              3.310599   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.769148   19.789852   library setup time
                                             19.789852   data required time
---------------------------------------------------------------------------------------------
                                             19.789852   data required time
                                             -3.310599   data arrival time
---------------------------------------------------------------------------------------------
                                             16.479252   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.801353    0.142623    3.310225 ^ i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              3.310225   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.769095   19.789906   library setup time
                                             19.789906   data required time
---------------------------------------------------------------------------------------------
                                             19.789906   data required time
                                             -3.310225   data arrival time
---------------------------------------------------------------------------------------------
                                             16.479681   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.800982    0.142060    3.309662 ^ i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              3.309662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.769016   19.789984   library setup time
                                             19.789984   data required time
---------------------------------------------------------------------------------------------
                                             19.789984   data required time
                                             -3.309662   data arrival time
---------------------------------------------------------------------------------------------
                                             16.480322   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.800213    0.140883    3.308486 ^ i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              3.308486   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.768851   19.790150   library setup time
                                             19.790150   data required time
---------------------------------------------------------------------------------------------
                                             19.790150   data required time
                                             -3.308486   data arrival time
---------------------------------------------------------------------------------------------
                                             16.481663   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.799130    0.139212    3.306815 ^ i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              3.306815   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.768619   19.790382   library setup time
                                             19.790382   data required time
---------------------------------------------------------------------------------------------
                                             19.790382   data required time
                                             -3.306815   data arrival time
---------------------------------------------------------------------------------------------
                                             16.483566   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.798376    0.138036    3.305639 ^ i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              3.305639   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.768457   19.790543   library setup time
                                             19.790543   data required time
---------------------------------------------------------------------------------------------
                                             19.790543   data required time
                                             -3.305639   data arrival time
---------------------------------------------------------------------------------------------
                                             16.484905   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.797442    0.136566    3.304169 ^ i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              3.304169   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.768257   19.790743   library setup time
                                             19.790743   data required time
---------------------------------------------------------------------------------------------
                                             19.790743   data required time
                                             -3.304169   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486574   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.802135    0.105212    3.299992 ^ i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              3.299992   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.770405   19.804220   library setup time
                                             19.804220   data required time
---------------------------------------------------------------------------------------------
                                             19.804220   data required time
                                             -3.299992   data arrival time
---------------------------------------------------------------------------------------------
                                             16.504230   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.802041    0.105010    3.299789 ^ i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              3.299789   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.770385   19.804241   library setup time
                                             19.804241   data required time
---------------------------------------------------------------------------------------------
                                             19.804241   data required time
                                             -3.299789   data arrival time
---------------------------------------------------------------------------------------------
                                             16.504452   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.801895    0.104690    3.299470 ^ i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              3.299470   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.770353   19.804272   library setup time
                                             19.804272   data required time
---------------------------------------------------------------------------------------------
                                             19.804272   data required time
                                             -3.299470   data arrival time
---------------------------------------------------------------------------------------------
                                             16.504803   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.801624    0.104098    3.298877 ^ i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              3.298877   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.770295   19.804329   library setup time
                                             19.804329   data required time
---------------------------------------------------------------------------------------------
                                             19.804329   data required time
                                             -3.298877   data arrival time
---------------------------------------------------------------------------------------------
                                             16.505451   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.801141    0.103033    3.297812 ^ i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              3.297812   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.770192   19.804434   library setup time
                                             19.804434   data required time
---------------------------------------------------------------------------------------------
                                             19.804434   data required time
                                             -3.297812   data arrival time
---------------------------------------------------------------------------------------------
                                             16.506622   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.800691    0.102030    3.296810 ^ i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              3.296810   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.770095   19.804529   library setup time
                                             19.804529   data required time
---------------------------------------------------------------------------------------------
                                             19.804529   data required time
                                             -3.296810   data arrival time
---------------------------------------------------------------------------------------------
                                             16.507721   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.800157    0.100826    3.295605 ^ i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              3.295605   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.769981   19.804644   library setup time
                                             19.804644   data required time
---------------------------------------------------------------------------------------------
                                             19.804644   data required time
                                             -3.295605   data arrival time
---------------------------------------------------------------------------------------------
                                             16.509039   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.799563    0.099468    3.294247 ^ i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              3.294247   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.769853   19.804771   library setup time
                                             19.804771   data required time
---------------------------------------------------------------------------------------------
                                             19.804771   data required time
                                             -3.294247   data arrival time
---------------------------------------------------------------------------------------------
                                             16.510525   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.786964    0.118850    3.286453 ^ i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              3.286453   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.767152   19.807474   library setup time
                                             19.807474   data required time
---------------------------------------------------------------------------------------------
                                             19.807474   data required time
                                             -3.286453   data arrival time
---------------------------------------------------------------------------------------------
                                             16.521021   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.786869    0.118678    3.286280 ^ i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              3.286280   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.767132   19.807493   library setup time
                                             19.807493   data required time
---------------------------------------------------------------------------------------------
                                             19.807493   data required time
                                             -3.286280   data arrival time
---------------------------------------------------------------------------------------------
                                             16.521214   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.786655    0.118287    3.285890 ^ i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              3.285890   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.767086   19.807539   library setup time
                                             19.807539   data required time
---------------------------------------------------------------------------------------------
                                             19.807539   data required time
                                             -3.285890   data arrival time
---------------------------------------------------------------------------------------------
                                             16.521648   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.786343    0.117717    3.285320 ^ i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              3.285320   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.767019   19.807608   library setup time
                                             19.807608   data required time
---------------------------------------------------------------------------------------------
                                             19.807608   data required time
                                             -3.285320   data arrival time
---------------------------------------------------------------------------------------------
                                             16.522285   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.785951    0.116994    3.284596 ^ i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              3.284596   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.766935   19.807690   library setup time
                                             19.807690   data required time
---------------------------------------------------------------------------------------------
                                             19.807690   data required time
                                             -3.284596   data arrival time
---------------------------------------------------------------------------------------------
                                             16.523094   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.785271    0.115730    3.283332 ^ i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              3.283332   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.766789   19.807837   library setup time
                                             19.807837   data required time
---------------------------------------------------------------------------------------------
                                             19.807837   data required time
                                             -3.283332   data arrival time
---------------------------------------------------------------------------------------------
                                             16.524504   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.784643    0.114550    3.282153 ^ i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              3.282153   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.766655   19.807970   library setup time
                                             19.807970   data required time
---------------------------------------------------------------------------------------------
                                             19.807970   data required time
                                             -3.282153   data arrival time
---------------------------------------------------------------------------------------------
                                             16.525818   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.783859    0.113058    3.280661 ^ i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              3.280661   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.766486   19.808140   library setup time
                                             19.808140   data required time
---------------------------------------------------------------------------------------------
                                             19.808140   data required time
                                             -3.280661   data arrival time
---------------------------------------------------------------------------------------------
                                             16.527479   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.784861    0.053763    3.248542 ^ i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              3.248542   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.766367   19.788166   library setup time
                                             19.788166   data required time
---------------------------------------------------------------------------------------------
                                             19.788166   data required time
                                             -3.248542   data arrival time
---------------------------------------------------------------------------------------------
                                             16.539623   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.783458    0.046407    3.241187 ^ i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              3.241187   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.766066   19.788467   library setup time
                                             19.788467   data required time
---------------------------------------------------------------------------------------------
                                             19.788467   data required time
                                             -3.241187   data arrival time
---------------------------------------------------------------------------------------------
                                             16.547279   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.782366    0.039490    3.234270 ^ i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              3.234270   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.765831   19.788700   library setup time
                                             19.788700   data required time
---------------------------------------------------------------------------------------------
                                             19.788700   data required time
                                             -3.234270   data arrival time
---------------------------------------------------------------------------------------------
                                             16.554432   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.764552    0.064415    3.232018 ^ i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              3.232018   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.762012   19.792521   library setup time
                                             19.792521   data required time
---------------------------------------------------------------------------------------------
                                             19.792521   data required time
                                             -3.232018   data arrival time
---------------------------------------------------------------------------------------------
                                             16.560503   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.781557    0.033250    3.228030 ^ i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              3.228030   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.765658   19.788876   library setup time
                                             19.788876   data required time
---------------------------------------------------------------------------------------------
                                             19.788876   data required time
                                             -3.228030   data arrival time
---------------------------------------------------------------------------------------------
                                             16.560846   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.762945    0.058010    3.225613 ^ i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              3.225613   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.761668   19.792864   library setup time
                                             19.792864   data required time
---------------------------------------------------------------------------------------------
                                             19.792864   data required time
                                             -3.225613   data arrival time
---------------------------------------------------------------------------------------------
                                             16.567253   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.569876    0.063534    2.500981 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.779694    0.693799    3.194779 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.780803    0.025875    3.220655 ^ i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              3.220655   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.765496   19.789036   library setup time
                                             19.789036   data required time
---------------------------------------------------------------------------------------------
                                             19.789036   data required time
                                             -3.220655   data arrival time
---------------------------------------------------------------------------------------------
                                             16.568382   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.761255    0.050103    3.217705 ^ i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              3.217705   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.761306   19.793226   library setup time
                                             19.793226   data required time
---------------------------------------------------------------------------------------------
                                             19.793226   data required time
                                             -3.217705   data arrival time
---------------------------------------------------------------------------------------------
                                             16.575521   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.759547    0.040029    3.207632 ^ i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              3.207632   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.760939   19.793592   library setup time
                                             19.793592   data required time
---------------------------------------------------------------------------------------------
                                             19.793592   data required time
                                             -3.207632   data arrival time
---------------------------------------------------------------------------------------------
                                             16.585962   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562828    0.074615    2.503423 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.756785    0.664179    3.167603 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.757630    0.022632    3.190235 ^ i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              3.190235   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.760528   19.794004   library setup time
                                             19.794004   data required time
---------------------------------------------------------------------------------------------
                                             19.794004   data required time
                                             -3.190235   data arrival time
---------------------------------------------------------------------------------------------
                                             16.603771   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003626    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000096    0.000048    1.000048 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005071    0.072596    0.537981    1.538029 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.072596    0.000098    1.538128 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138377    0.273274    0.269034    1.807161 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.273604    0.007879    1.815041 ^ _388_/A (sky130_fd_sc_hd__nand3_4)
     7    0.096123    0.326176    0.317541    2.132582 v _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.327041    0.013704    2.146286 v _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.352118    0.334621    0.344157    2.490443 ^ _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.347791    0.052094    2.542537 ^ i_sram.sram3/EN (CF_SRAM_1024x32)
                                              2.542537   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -1.269330   19.262455   library setup time
                                             19.262455   data required time
---------------------------------------------------------------------------------------------
                                             19.262455   data required time
                                             -2.542537   data arrival time
---------------------------------------------------------------------------------------------
                                             16.719919   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.673740    0.057695    2.946123 ^ i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.946123   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.741799   19.822107   library setup time
                                             19.822107   data required time
---------------------------------------------------------------------------------------------
                                             19.822107   data required time
                                             -2.946123   data arrival time
---------------------------------------------------------------------------------------------
                                             16.875984   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.673679    0.057476    2.945904 ^ i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.945904   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.741786   19.822121   library setup time
                                             19.822121   data required time
---------------------------------------------------------------------------------------------
                                             19.822121   data required time
                                             -2.945904   data arrival time
---------------------------------------------------------------------------------------------
                                             16.876219   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.673559    0.057042    2.945470 ^ i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.945470   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.741760   19.822145   library setup time
                                             19.822145   data required time
---------------------------------------------------------------------------------------------
                                             19.822145   data required time
                                             -2.945470   data arrival time
---------------------------------------------------------------------------------------------
                                             16.876677   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.673388    0.056419    2.944847 ^ i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.944847   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.741724   19.822184   library setup time
                                             19.822184   data required time
---------------------------------------------------------------------------------------------
                                             19.822184   data required time
                                             -2.944847   data arrival time
---------------------------------------------------------------------------------------------
                                             16.877337   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.673164    0.055588    2.944016 ^ i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.944016   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.741676   19.822231   library setup time
                                             19.822231   data required time
---------------------------------------------------------------------------------------------
                                             19.822231   data required time
                                             -2.944016   data arrival time
---------------------------------------------------------------------------------------------
                                             16.878216   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.672889    0.054549    2.942977 ^ i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.942977   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.741617   19.822290   library setup time
                                             19.822290   data required time
---------------------------------------------------------------------------------------------
                                             19.822290   data required time
                                             -2.942977   data arrival time
---------------------------------------------------------------------------------------------
                                             16.879313   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.672348    0.052447    2.940875 ^ i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.940875   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.741501   19.822405   library setup time
                                             19.822405   data required time
---------------------------------------------------------------------------------------------
                                             19.822405   data required time
                                             -2.940875   data arrival time
---------------------------------------------------------------------------------------------
                                             16.881531   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.671943    0.050812    2.939240 ^ i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.939240   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.741414   19.822493   library setup time
                                             19.822493   data required time
---------------------------------------------------------------------------------------------
                                             19.822493   data required time
                                             -2.939240   data arrival time
---------------------------------------------------------------------------------------------
                                             16.883253   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.670720    0.045496    2.933923 ^ i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.933923   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.741088   19.817913   library setup time
                                             19.817913   data required time
---------------------------------------------------------------------------------------------
                                             19.817913   data required time
                                             -2.933923   data arrival time
---------------------------------------------------------------------------------------------
                                             16.883989   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.670675    0.045286    2.933714 ^ i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.933714   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.741078   19.817923   library setup time
                                             19.817923   data required time
---------------------------------------------------------------------------------------------
                                             19.817923   data required time
                                             -2.933714   data arrival time
---------------------------------------------------------------------------------------------
                                             16.884209   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.670589    0.044884    2.933312 ^ i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.933312   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.741060   19.817940   library setup time
                                             19.817940   data required time
---------------------------------------------------------------------------------------------
                                             19.817940   data required time
                                             -2.933312   data arrival time
---------------------------------------------------------------------------------------------
                                             16.884628   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.670458    0.044265    2.932693 ^ i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.932693   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.741032   19.817968   library setup time
                                             19.817968   data required time
---------------------------------------------------------------------------------------------
                                             19.817968   data required time
                                             -2.932693   data arrival time
---------------------------------------------------------------------------------------------
                                             16.885275   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.670301    0.043507    2.931935 ^ i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.931935   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.740998   19.818003   library setup time
                                             19.818003   data required time
---------------------------------------------------------------------------------------------
                                             19.818003   data required time
                                             -2.931935   data arrival time
---------------------------------------------------------------------------------------------
                                             16.886066   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.669916    0.041592    2.930019 ^ i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.930019   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.740915   19.818085   library setup time
                                             19.818085   data required time
---------------------------------------------------------------------------------------------
                                             19.818085   data required time
                                             -2.930019   data arrival time
---------------------------------------------------------------------------------------------
                                             16.888067   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.669577    0.039821    2.928249 ^ i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.928249   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.740843   19.818159   library setup time
                                             19.818159   data required time
---------------------------------------------------------------------------------------------
                                             19.818159   data required time
                                             -2.928249   data arrival time
---------------------------------------------------------------------------------------------
                                             16.889910   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654859    0.053145    2.935998 ^ i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.935998   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.737751   19.826155   library setup time
                                             19.826155   data required time
---------------------------------------------------------------------------------------------
                                             19.826155   data required time
                                             -2.935998   data arrival time
---------------------------------------------------------------------------------------------
                                             16.890158   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654819    0.052992    2.935846 ^ i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.935846   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.737743   19.826164   library setup time
                                             19.826164   data required time
---------------------------------------------------------------------------------------------
                                             19.826164   data required time
                                             -2.935846   data arrival time
---------------------------------------------------------------------------------------------
                                             16.890320   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654716    0.052596    2.935450 ^ i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.935450   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.737720   19.826185   library setup time
                                             19.826185   data required time
---------------------------------------------------------------------------------------------
                                             19.826185   data required time
                                             -2.935450   data arrival time
---------------------------------------------------------------------------------------------
                                             16.890736   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654561    0.051997    2.934851 ^ i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.934851   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.737687   19.826220   library setup time
                                             19.826220   data required time
---------------------------------------------------------------------------------------------
                                             19.826220   data required time
                                             -2.934851   data arrival time
---------------------------------------------------------------------------------------------
                                             16.891369   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654364    0.051225    2.934079 ^ i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.934079   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.737645   19.826262   library setup time
                                             19.826262   data required time
---------------------------------------------------------------------------------------------
                                             19.826262   data required time
                                             -2.934079   data arrival time
---------------------------------------------------------------------------------------------
                                             16.892183   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654083    0.050098    2.932952 ^ i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.932952   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.737585   19.826323   library setup time
                                             19.826323   data required time
---------------------------------------------------------------------------------------------
                                             19.826323   data required time
                                             -2.932952   data arrival time
---------------------------------------------------------------------------------------------
                                             16.893372   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.668887    0.035913    2.924341 ^ i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.924341   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.740695   19.818306   library setup time
                                             19.818306   data required time
---------------------------------------------------------------------------------------------
                                             19.818306   data required time
                                             -2.924341   data arrival time
---------------------------------------------------------------------------------------------
                                             16.893967   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.653812    0.048987    2.931841 ^ i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.931841   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.737527   19.826380   library setup time
                                             19.826380   data required time
---------------------------------------------------------------------------------------------
                                             19.826380   data required time
                                             -2.931841   data arrival time
---------------------------------------------------------------------------------------------
                                             16.894537   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.653755    0.048753    2.931607 ^ i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.931607   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.737514   19.826391   library setup time
                                             19.826391   data required time
---------------------------------------------------------------------------------------------
                                             19.826391   data required time
                                             -2.931607   data arrival time
---------------------------------------------------------------------------------------------
                                             16.894785   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.651983    0.040639    2.923492 ^ i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.923492   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.737070   19.821930   library setup time
                                             19.821930   data required time
---------------------------------------------------------------------------------------------
                                             19.821930   data required time
                                             -2.923492   data arrival time
---------------------------------------------------------------------------------------------
                                             16.898438   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.651943    0.040436    2.923290 ^ i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.923290   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.737062   19.821938   library setup time
                                             19.821938   data required time
---------------------------------------------------------------------------------------------
                                             19.821938   data required time
                                             -2.923290   data arrival time
---------------------------------------------------------------------------------------------
                                             16.898649   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.651865    0.040037    2.922890 ^ i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.922890   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.737045   19.821955   library setup time
                                             19.821955   data required time
---------------------------------------------------------------------------------------------
                                             19.821955   data required time
                                             -2.922890   data arrival time
---------------------------------------------------------------------------------------------
                                             16.899063   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.651743    0.039403    2.922257 ^ i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.922257   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.737019   19.821981   library setup time
                                             19.821981   data required time
---------------------------------------------------------------------------------------------
                                             19.821981   data required time
                                             -2.922257   data arrival time
---------------------------------------------------------------------------------------------
                                             16.899725   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.651592    0.038600    2.921454 ^ i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.921454   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.736987   19.822014   library setup time
                                             19.822014   data required time
---------------------------------------------------------------------------------------------
                                             19.822014   data required time
                                             -2.921454   data arrival time
---------------------------------------------------------------------------------------------
                                             16.900560   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.651408    0.037594    2.920448 ^ i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.920448   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.736947   19.822054   library setup time
                                             19.822054   data required time
---------------------------------------------------------------------------------------------
                                             19.822054   data required time
                                             -2.920448   data arrival time
---------------------------------------------------------------------------------------------
                                             16.901606   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.651180    0.036308    2.919162 ^ i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.919162   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.736898   19.822102   library setup time
                                             19.822102   data required time
---------------------------------------------------------------------------------------------
                                             19.822102   data required time
                                             -2.919162   data arrival time
---------------------------------------------------------------------------------------------
                                             16.902941   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.650716    0.033524    2.916378 ^ i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.916378   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.736799   19.822201   library setup time
                                             19.822201   data required time
---------------------------------------------------------------------------------------------
                                             19.822201   data required time
                                             -2.916378   data arrival time
---------------------------------------------------------------------------------------------
                                             16.905823   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.667907    0.029359    2.917787 ^ i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.917787   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.741773   19.840725   library setup time
                                             19.840725   data required time
---------------------------------------------------------------------------------------------
                                             19.840725   data required time
                                             -2.917787   data arrival time
---------------------------------------------------------------------------------------------
                                             16.922937   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.667887    0.029211    2.917639 ^ i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.917639   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.741769   19.840729   library setup time
                                             19.840729   data required time
---------------------------------------------------------------------------------------------
                                             19.840729   data required time
                                             -2.917639   data arrival time
---------------------------------------------------------------------------------------------
                                             16.923092   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.667825    0.028733    2.917161 ^ i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.917161   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.741756   19.840742   library setup time
                                             19.840742   data required time
---------------------------------------------------------------------------------------------
                                             19.840742   data required time
                                             -2.917161   data arrival time
---------------------------------------------------------------------------------------------
                                             16.923582   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.667739    0.028063    2.916491 ^ i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.916491   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.741737   19.840761   library setup time
                                             19.840761   data required time
---------------------------------------------------------------------------------------------
                                             19.840761   data required time
                                             -2.916491   data arrival time
---------------------------------------------------------------------------------------------
                                             16.924271   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.667638    0.027252    2.915679 ^ i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.915679   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.741716   19.840782   library setup time
                                             19.840782   data required time
---------------------------------------------------------------------------------------------
                                             19.840782   data required time
                                             -2.915679   data arrival time
---------------------------------------------------------------------------------------------
                                             16.925104   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.667517    0.026235    2.914662 ^ i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.914662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.741690   19.840809   library setup time
                                             19.840809   data required time
---------------------------------------------------------------------------------------------
                                             19.840809   data required time
                                             -2.914662   data arrival time
---------------------------------------------------------------------------------------------
                                             16.926146   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.667384    0.025076    2.913503 ^ i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.913503   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.741661   19.840837   library setup time
                                             19.840837   data required time
---------------------------------------------------------------------------------------------
                                             19.840837   data required time
                                             -2.913503   data arrival time
---------------------------------------------------------------------------------------------
                                             16.927334   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.667238    0.023723    2.912151 ^ i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.912151   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.741630   19.840868   library setup time
                                             19.840868   data required time
---------------------------------------------------------------------------------------------
                                             19.840868   data required time
                                             -2.912151   data arrival time
---------------------------------------------------------------------------------------------
                                             16.928717   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.650232    0.030312    2.913165 ^ i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.913165   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.737984   19.844515   library setup time
                                             19.844515   data required time
---------------------------------------------------------------------------------------------
                                             19.844515   data required time
                                             -2.913165   data arrival time
---------------------------------------------------------------------------------------------
                                             16.931349   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.650203    0.030107    2.912961 ^ i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.912961   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.737978   19.844521   library setup time
                                             19.844521   data required time
---------------------------------------------------------------------------------------------
                                             19.844521   data required time
                                             -2.912961   data arrival time
---------------------------------------------------------------------------------------------
                                             16.931561   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.650146    0.029703    2.912556 ^ i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.912556   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.737966   19.844532   library setup time
                                             19.844532   data required time
---------------------------------------------------------------------------------------------
                                             19.844532   data required time
                                             -2.912556   data arrival time
---------------------------------------------------------------------------------------------
                                             16.931974   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675004    0.126806    2.196449 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.666036    0.691979    2.888428 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.666381    0.012909    2.901337 ^ i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.901337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.741299   19.833326   library setup time
                                             19.833326   data required time
---------------------------------------------------------------------------------------------
                                             19.833326   data required time
                                             -2.901337   data arrival time
---------------------------------------------------------------------------------------------
                                             16.931990   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.650068    0.029133    2.911987 ^ i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.911987   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.737949   19.844549   library setup time
                                             19.844549   data required time
---------------------------------------------------------------------------------------------
                                             19.844549   data required time
                                             -2.911987   data arrival time
---------------------------------------------------------------------------------------------
                                             16.932562   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.649952    0.028265    2.911119 ^ i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.911119   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.737924   19.844574   library setup time
                                             19.844574   data required time
---------------------------------------------------------------------------------------------
                                             19.844574   data required time
                                             -2.911119   data arrival time
---------------------------------------------------------------------------------------------
                                             16.933456   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.649821    0.027249    2.910103 ^ i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.910103   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.737896   19.844603   library setup time
                                             19.844603   data required time
---------------------------------------------------------------------------------------------
                                             19.844603   data required time
                                             -2.910103   data arrival time
---------------------------------------------------------------------------------------------
                                             16.934500   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.649667    0.025996    2.908850 ^ i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.908850   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.737863   19.844635   library setup time
                                             19.844635   data required time
---------------------------------------------------------------------------------------------
                                             19.844635   data required time
                                             -2.908850   data arrival time
---------------------------------------------------------------------------------------------
                                             16.935785   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.649516    0.024701    2.907555 ^ i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.907555   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.737830   19.844667   library setup time
                                             19.844667   data required time
---------------------------------------------------------------------------------------------
                                             19.844667   data required time
                                             -2.907555   data arrival time
---------------------------------------------------------------------------------------------
                                             16.937111   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683042    0.137667    2.200596 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.648167    0.682258    2.882854 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.648546    0.013312    2.896166 ^ i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.896166   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.737475   19.837149   library setup time
                                             19.837149   data required time
---------------------------------------------------------------------------------------------
                                             19.837149   data required time
                                             -2.896166   data arrival time
---------------------------------------------------------------------------------------------
                                             16.940985   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.458804    0.052432    2.707847 ^ i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.707847   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.690251   19.841534   library setup time
                                             19.841534   data required time
---------------------------------------------------------------------------------------------
                                             19.841534   data required time
                                             -2.707847   data arrival time
---------------------------------------------------------------------------------------------
                                             17.133686   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.458743    0.052274    2.707689 ^ i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.707689   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.690230   19.841555   library setup time
                                             19.841555   data required time
---------------------------------------------------------------------------------------------
                                             19.841555   data required time
                                             -2.707689   data arrival time
---------------------------------------------------------------------------------------------
                                             17.133867   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.458582    0.051851    2.707266 ^ i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.707266   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.690175   19.841610   library setup time
                                             19.841610   data required time
---------------------------------------------------------------------------------------------
                                             19.841610   data required time
                                             -2.707266   data arrival time
---------------------------------------------------------------------------------------------
                                             17.134344   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.458366    0.051280    2.706694 ^ i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.706694   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.690102   19.841682   library setup time
                                             19.841682   data required time
---------------------------------------------------------------------------------------------
                                             19.841682   data required time
                                             -2.706694   data arrival time
---------------------------------------------------------------------------------------------
                                             17.134989   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.457796    0.049739    2.705153 ^ i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.705153   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.689910   19.841875   library setup time
                                             19.841875   data required time
---------------------------------------------------------------------------------------------
                                             19.841875   data required time
                                             -2.705153   data arrival time
---------------------------------------------------------------------------------------------
                                             17.136721   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.457264    0.048254    2.703668 ^ i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.703668   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.689730   19.842056   library setup time
                                             19.842056   data required time
---------------------------------------------------------------------------------------------
                                             19.842056   data required time
                                             -2.703668   data arrival time
---------------------------------------------------------------------------------------------
                                             17.138388   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.457256    0.048231    2.703646 ^ i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.703646   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.689727   19.842058   library setup time
                                             19.842058   data required time
---------------------------------------------------------------------------------------------
                                             19.842058   data required time
                                             -2.703646   data arrival time
---------------------------------------------------------------------------------------------
                                             17.138412   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.457184    0.048024    2.703439 ^ i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.703439   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.689702   19.842083   library setup time
                                             19.842083   data required time
---------------------------------------------------------------------------------------------
                                             19.842083   data required time
                                             -2.703439   data arrival time
---------------------------------------------------------------------------------------------
                                             17.138643   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.455071    0.041542    2.696957 ^ i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.696957   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.688950   19.838333   library setup time
                                             19.838333   data required time
---------------------------------------------------------------------------------------------
                                             19.838333   data required time
                                             -2.696957   data arrival time
---------------------------------------------------------------------------------------------
                                             17.141375   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.455011    0.041343    2.696758 ^ i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.696758   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.688930   19.838352   library setup time
                                             19.838352   data required time
---------------------------------------------------------------------------------------------
                                             19.838352   data required time
                                             -2.696758   data arrival time
---------------------------------------------------------------------------------------------
                                             17.141596   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.454874    0.040883    2.696297 ^ i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.696297   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.688884   19.838398   library setup time
                                             19.838398   data required time
---------------------------------------------------------------------------------------------
                                             19.838398   data required time
                                             -2.696297   data arrival time
---------------------------------------------------------------------------------------------
                                             17.142101   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.454693    0.040265    2.695679 ^ i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.695679   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.688822   19.838461   library setup time
                                             19.838461   data required time
---------------------------------------------------------------------------------------------
                                             19.838461   data required time
                                             -2.695679   data arrival time
---------------------------------------------------------------------------------------------
                                             17.142780   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.454427    0.039339    2.694754 ^ i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.694754   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.688732   19.838549   library setup time
                                             19.838549   data required time
---------------------------------------------------------------------------------------------
                                             19.838549   data required time
                                             -2.694754   data arrival time
---------------------------------------------------------------------------------------------
                                             17.143797   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.453206    0.047275    2.698549 ^ i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.698549   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.688356   19.843430   library setup time
                                             19.843430   data required time
---------------------------------------------------------------------------------------------
                                             19.843430   data required time
                                             -2.698549   data arrival time
---------------------------------------------------------------------------------------------
                                             17.144880   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.453138    0.047077    2.698350 ^ i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.698350   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.688333   19.843452   library setup time
                                             19.843452   data required time
---------------------------------------------------------------------------------------------
                                             19.843452   data required time
                                             -2.698350   data arrival time
---------------------------------------------------------------------------------------------
                                             17.145102   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.454047    0.037971    2.693386 ^ i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.693386   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.688604   19.838678   library setup time
                                             19.838678   data required time
---------------------------------------------------------------------------------------------
                                             19.838678   data required time
                                             -2.693386   data arrival time
---------------------------------------------------------------------------------------------
                                             17.145294   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.452983    0.046628    2.697901 ^ i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.697901   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.688281   19.843506   library setup time
                                             19.843506   data required time
---------------------------------------------------------------------------------------------
                                             19.843506   data required time
                                             -2.697901   data arrival time
---------------------------------------------------------------------------------------------
                                             17.145603   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.452762    0.045977    2.697250 ^ i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.697250   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.688206   19.843580   library setup time
                                             19.843580   data required time
---------------------------------------------------------------------------------------------
                                             19.843580   data required time
                                             -2.697250   data arrival time
---------------------------------------------------------------------------------------------
                                             17.146330   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.452548    0.045338    2.696612 ^ i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.696612   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.688133   19.843651   library setup time
                                             19.843651   data required time
---------------------------------------------------------------------------------------------
                                             19.843651   data required time
                                             -2.696612   data arrival time
---------------------------------------------------------------------------------------------
                                             17.147038   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.452488    0.045156    2.696429 ^ i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.696429   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.688113   19.843672   library setup time
                                             19.843672   data required time
---------------------------------------------------------------------------------------------
                                             19.843672   data required time
                                             -2.696429   data arrival time
---------------------------------------------------------------------------------------------
                                             17.147242   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.452291    0.044556    2.695830 ^ i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.695830   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.688046   19.843740   library setup time
                                             19.843740   data required time
---------------------------------------------------------------------------------------------
                                             19.843740   data required time
                                             -2.695830   data arrival time
---------------------------------------------------------------------------------------------
                                             17.147911   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.452268    0.044486    2.695759 ^ i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.695759   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.688038   19.843746   library setup time
                                             19.843746   data required time
---------------------------------------------------------------------------------------------
                                             19.843746   data required time
                                             -2.695759   data arrival time
---------------------------------------------------------------------------------------------
                                             17.147989   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.453184    0.034641    2.690056 ^ i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.690056   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.688311   19.838970   library setup time
                                             19.838970   data required time
---------------------------------------------------------------------------------------------
                                             19.838970   data required time
                                             -2.690056   data arrival time
---------------------------------------------------------------------------------------------
                                             17.148914   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.450694    0.039342    2.690616 ^ i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.690616   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.687469   19.839813   library setup time
                                             19.839813   data required time
---------------------------------------------------------------------------------------------
                                             19.839813   data required time
                                             -2.690616   data arrival time
---------------------------------------------------------------------------------------------
                                             17.149199   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.450633    0.039128    2.690402 ^ i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.690402   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.687448   19.839834   library setup time
                                             19.839834   data required time
---------------------------------------------------------------------------------------------
                                             19.839834   data required time
                                             -2.690402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.149433   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.450516    0.038716    2.689990 ^ i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.689990   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.687409   19.839872   library setup time
                                             19.839872   data required time
---------------------------------------------------------------------------------------------
                                             19.839872   data required time
                                             -2.689990   data arrival time
---------------------------------------------------------------------------------------------
                                             17.149883   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.450342    0.038090    2.689364 ^ i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.689364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.687350   19.839933   library setup time
                                             19.839933   data required time
---------------------------------------------------------------------------------------------
                                             19.839933   data required time
                                             -2.689364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.150570   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.450149    0.037384    2.688658 ^ i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.688658   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.687284   19.839996   library setup time
                                             19.839996   data required time
---------------------------------------------------------------------------------------------
                                             19.839996   data required time
                                             -2.688658   data arrival time
---------------------------------------------------------------------------------------------
                                             17.151339   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641304    0.058979    2.121908 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.449191    0.533507    2.655415 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.452449    0.031492    2.686907 ^ i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.686907   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.688063   19.839218   library setup time
                                             19.839218   data required time
---------------------------------------------------------------------------------------------
                                             19.839218   data required time
                                             -2.686907   data arrival time
---------------------------------------------------------------------------------------------
                                             17.152311   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.449593    0.035263    2.686536 ^ i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.686536   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.687096   19.840185   library setup time
                                             19.840185   data required time
---------------------------------------------------------------------------------------------
                                             19.840185   data required time
                                             -2.686536   data arrival time
---------------------------------------------------------------------------------------------
                                             17.153650   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.449140    0.033421    2.684695 ^ i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.684695   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.686943   19.840340   library setup time
                                             19.840340   data required time
---------------------------------------------------------------------------------------------
                                             19.840340   data required time
                                             -2.684695   data arrival time
---------------------------------------------------------------------------------------------
                                             17.155645   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638442    0.048348    2.117990 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.445384    0.533283    2.651273 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.448588    0.031017    2.682291 ^ i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.682291   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.686756   19.840527   library setup time
                                             19.840527   data required time
---------------------------------------------------------------------------------------------
                                             19.840527   data required time
                                             -2.682291   data arrival time
---------------------------------------------------------------------------------------------
                                             17.158236   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.696367    0.109848    0.810192 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.020525    0.117139    0.582095    1.392287 v _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.117161    0.001567    1.393855 v output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000376    0.015239    0.104608    1.498463 v output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.015239    0.000004    1.498466 v wbs_ack_o (out)
                                              1.498466   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -1.498466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.251534   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.584928    0.111373    2.540182 ^ i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              2.540182   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.722404   19.809381   library setup time
                                             19.809381   data required time
---------------------------------------------------------------------------------------------
                                             19.809381   data required time
                                             -2.540182   data arrival time
---------------------------------------------------------------------------------------------
                                             17.269199   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.584794    0.111186    2.539995 ^ i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              2.539995   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.722375   19.809410   library setup time
                                             19.809410   data required time
---------------------------------------------------------------------------------------------
                                             19.809410   data required time
                                             -2.539995   data arrival time
---------------------------------------------------------------------------------------------
                                             17.269415   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.589135    0.101505    2.538952 ^ i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              2.538952   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.723306   19.808479   library setup time
                                             19.808479   data required time
---------------------------------------------------------------------------------------------
                                             19.808479   data required time
                                             -2.538952   data arrival time
---------------------------------------------------------------------------------------------
                                             17.269527   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.589006    0.101299    2.538745 ^ i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              2.538745   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.723279   19.808506   library setup time
                                             19.808506   data required time
---------------------------------------------------------------------------------------------
                                             19.808506   data required time
                                             -2.538745   data arrival time
---------------------------------------------------------------------------------------------
                                             17.269760   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.584530    0.110819    2.539628 ^ i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              2.539628   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.722319   19.809467   library setup time
                                             19.809467   data required time
---------------------------------------------------------------------------------------------
                                             19.809467   data required time
                                             -2.539628   data arrival time
---------------------------------------------------------------------------------------------
                                             17.269840   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.588743    0.100875    2.538322 ^ i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              2.538322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.723222   19.808563   library setup time
                                             19.808563   data required time
---------------------------------------------------------------------------------------------
                                             19.808563   data required time
                                             -2.538322   data arrival time
---------------------------------------------------------------------------------------------
                                             17.270241   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.584137    0.110269    2.539078 ^ i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              2.539078   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.722235   19.809549   library setup time
                                             19.809549   data required time
---------------------------------------------------------------------------------------------
                                             19.809549   data required time
                                             -2.539078   data arrival time
---------------------------------------------------------------------------------------------
                                             17.270472   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.588357    0.100252    2.537699 ^ i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              2.537699   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.723139   19.808645   library setup time
                                             19.808645   data required time
---------------------------------------------------------------------------------------------
                                             19.808645   data required time
                                             -2.537699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.270948   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.583605    0.109520    2.538329 ^ i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              2.538329   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.722121   19.809664   library setup time
                                             19.809664   data required time
---------------------------------------------------------------------------------------------
                                             19.809664   data required time
                                             -2.538329   data arrival time
---------------------------------------------------------------------------------------------
                                             17.271336   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.587915    0.099533    2.536980 ^ i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              2.536980   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.723045   19.808741   library setup time
                                             19.808741   data required time
---------------------------------------------------------------------------------------------
                                             19.808741   data required time
                                             -2.536980   data arrival time
---------------------------------------------------------------------------------------------
                                             17.271759   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.587724    0.099220    2.536667 ^ i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              2.536667   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.723004   19.808781   library setup time
                                             19.808781   data required time
---------------------------------------------------------------------------------------------
                                             19.808781   data required time
                                             -2.536667   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272114   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.587640    0.099083    2.536530 ^ i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              2.536530   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.722986   19.808798   library setup time
                                             19.808798   data required time
---------------------------------------------------------------------------------------------
                                             19.808798   data required time
                                             -2.536530   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272270   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.582936    0.108572    2.537381 ^ i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              2.537381   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.721977   19.809807   library setup time
                                             19.809807   data required time
---------------------------------------------------------------------------------------------
                                             19.809807   data required time
                                             -2.537381   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272427   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.587412    0.098709    2.536156 ^ i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              2.536156   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.722937   19.808849   library setup time
                                             19.808849   data required time
---------------------------------------------------------------------------------------------
                                             19.808849   data required time
                                             -2.536156   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272692   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.579749    0.103939    2.532748 ^ i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              2.532748   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721257   19.806025   library setup time
                                             19.806025   data required time
---------------------------------------------------------------------------------------------
                                             19.806025   data required time
                                             -2.532748   data arrival time
---------------------------------------------------------------------------------------------
                                             17.273277   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.579546    0.103638    2.532447 ^ i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              2.532447   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721214   19.806068   library setup time
                                             19.806068   data required time
---------------------------------------------------------------------------------------------
                                             19.806068   data required time
                                             -2.532447   data arrival time
---------------------------------------------------------------------------------------------
                                             17.273621   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.582122    0.107407    2.536216 ^ i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              2.536216   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.721803   19.809982   library setup time
                                             19.809982   data required time
---------------------------------------------------------------------------------------------
                                             19.809982   data required time
                                             -2.536216   data arrival time
---------------------------------------------------------------------------------------------
                                             17.273767   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.579154    0.103052    2.531862 ^ i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              2.531862   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721129   19.806152   library setup time
                                             19.806152   data required time
---------------------------------------------------------------------------------------------
                                             19.806152   data required time
                                             -2.531862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.274290   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.578778    0.102488    2.531297 ^ i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              2.531297   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721049   19.806234   library setup time
                                             19.806234   data required time
---------------------------------------------------------------------------------------------
                                             19.806234   data required time
                                             -2.531297   data arrival time
---------------------------------------------------------------------------------------------
                                             17.274937   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.581309    0.106231    2.535040 ^ i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              2.535040   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.721628   19.810156   library setup time
                                             19.810156   data required time
---------------------------------------------------------------------------------------------
                                             19.810156   data required time
                                             -2.535040   data arrival time
---------------------------------------------------------------------------------------------
                                             17.275118   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.578233    0.101666    2.530475 ^ i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              2.530475   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.720932   19.806349   library setup time
                                             19.806349   data required time
---------------------------------------------------------------------------------------------
                                             19.806349   data required time
                                             -2.530475   data arrival time
---------------------------------------------------------------------------------------------
                                             17.275873   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.577673    0.100811    2.529620 ^ i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              2.529620   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.720812   19.806469   library setup time
                                             19.806469   data required time
---------------------------------------------------------------------------------------------
                                             19.806469   data required time
                                             -2.529620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.276850   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.576338    0.098749    2.527558 ^ i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              2.527558   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.720526   19.806755   library setup time
                                             19.806755   data required time
---------------------------------------------------------------------------------------------
                                             19.806755   data required time
                                             -2.527558   data arrival time
---------------------------------------------------------------------------------------------
                                             17.279200   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.581371    0.088235    2.525682 ^ i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              2.525682   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721605   19.805677   library setup time
                                             19.805677   data required time
---------------------------------------------------------------------------------------------
                                             19.805677   data required time
                                             -2.525682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.279995   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.581264    0.088039    2.525486 ^ i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              2.525486   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721582   19.805700   library setup time
                                             19.805700   data required time
---------------------------------------------------------------------------------------------
                                             19.805700   data required time
                                             -2.525486   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280214   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.581069    0.087680    2.525127 ^ i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              2.525127   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721540   19.805742   library setup time
                                             19.805742   data required time
---------------------------------------------------------------------------------------------
                                             19.805742   data required time
                                             -2.525127   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280615   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.580996    0.087544    2.524991 ^ i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              2.524991   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721524   19.805758   library setup time
                                             19.805758   data required time
---------------------------------------------------------------------------------------------
                                             19.805758   data required time
                                             -2.524991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280766   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.580890    0.087349    2.524796 ^ i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              2.524796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721502   19.805780   library setup time
                                             19.805780   data required time
---------------------------------------------------------------------------------------------
                                             19.805780   data required time
                                             -2.524796   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280987   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.575218    0.096985    2.525794 ^ i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              2.525794   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.720285   19.806995   library setup time
                                             19.806995   data required time
---------------------------------------------------------------------------------------------
                                             19.806995   data required time
                                             -2.525794   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281202   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.580716    0.087024    2.524471 ^ i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              2.524471   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721464   19.805819   library setup time
                                             19.805819   data required time
---------------------------------------------------------------------------------------------
                                             19.805819   data required time
                                             -2.524471   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281347   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.580544    0.086704    2.524151 ^ i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              2.524151   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721427   19.805853   library setup time
                                             19.805853   data required time
---------------------------------------------------------------------------------------------
                                             19.805853   data required time
                                             -2.524151   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281702   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.580323    0.086289    2.523736 ^ i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              2.523736   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721380   19.805901   library setup time
                                             19.805901   data required time
---------------------------------------------------------------------------------------------
                                             19.805901   data required time
                                             -2.523736   data arrival time
---------------------------------------------------------------------------------------------
                                             17.282166   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562692    0.074328    2.503137 ^ i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              2.503137   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.718733   19.835800   library setup time
                                             19.835800   data required time
---------------------------------------------------------------------------------------------
                                             19.835800   data required time
                                             -2.503137   data arrival time
---------------------------------------------------------------------------------------------
                                             17.332663   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.562342    0.073584    2.502393 ^ i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              2.502393   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.718658   19.835875   library setup time
                                             19.835875   data required time
---------------------------------------------------------------------------------------------
                                             19.835875   data required time
                                             -2.502393   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333481   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.445067    0.016377    1.911613 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.546860    0.517196    2.428809 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.561966    0.072776    2.501585 ^ i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              2.501585   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.718578   19.835957   library setup time
                                             19.835957   data required time
---------------------------------------------------------------------------------------------
                                             19.835957   data required time
                                             -2.501585   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334372   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.565273    0.049784    2.487231 ^ i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              2.487231   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.719287   19.835247   library setup time
                                             19.835247   data required time
---------------------------------------------------------------------------------------------
                                             19.835247   data required time
                                             -2.487231   data arrival time
---------------------------------------------------------------------------------------------
                                             17.348017   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.563985    0.045004    2.482451 ^ i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              2.482451   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.719011   19.835522   library setup time
                                             19.835522   data required time
---------------------------------------------------------------------------------------------
                                             19.835522   data required time
                                             -2.482451   data arrival time
---------------------------------------------------------------------------------------------
                                             17.353071   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444558    0.015239    1.897357 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555741    0.558816    0.540089    2.437447 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.562934    0.040571    2.478017 ^ i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              2.478017   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.718785   19.835749   library setup time
                                             19.835749   data required time
---------------------------------------------------------------------------------------------
                                             19.835749   data required time
                                             -2.478017   data arrival time
---------------------------------------------------------------------------------------------
                                             17.357731   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.687232    0.143274    2.206203 ^ i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              2.206203   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.745770   19.828856   library setup time
                                             19.828856   data required time
---------------------------------------------------------------------------------------------
                                             19.828856   data required time
                                             -2.206203   data arrival time
---------------------------------------------------------------------------------------------
                                             17.622652   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.687079    0.143073    2.206001 ^ i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              2.206001   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.745737   19.828890   library setup time
                                             19.828890   data required time
---------------------------------------------------------------------------------------------
                                             19.828890   data required time
                                             -2.206001   data arrival time
---------------------------------------------------------------------------------------------
                                             17.622889   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.686808    0.142714    2.205643 ^ i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              2.205643   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.745679   19.828947   library setup time
                                             19.828947   data required time
---------------------------------------------------------------------------------------------
                                             19.828947   data required time
                                             -2.205643   data arrival time
---------------------------------------------------------------------------------------------
                                             17.623304   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.686400    0.142175    2.205103 ^ i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              2.205103   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.745591   19.829035   library setup time
                                             19.829035   data required time
---------------------------------------------------------------------------------------------
                                             19.829035   data required time
                                             -2.205103   data arrival time
---------------------------------------------------------------------------------------------
                                             17.623932   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685857    0.141454    2.204382 ^ i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              2.204382   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.745475   19.829151   library setup time
                                             19.829151   data required time
---------------------------------------------------------------------------------------------
                                             19.829151   data required time
                                             -2.204382   data arrival time
---------------------------------------------------------------------------------------------
                                             17.624767   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.684748    0.139971    2.202900 ^ i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              2.202900   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.745237   19.829388   library setup time
                                             19.829388   data required time
---------------------------------------------------------------------------------------------
                                             19.829388   data required time
                                             -2.202900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.626490   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.679026    0.132679    2.202322 ^ i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              2.202322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.744010   19.830616   library setup time
                                             19.830616   data required time
---------------------------------------------------------------------------------------------
                                             19.830616   data required time
                                             -2.202322   data arrival time
---------------------------------------------------------------------------------------------
                                             17.628294   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683543    0.138347    2.201275 ^ i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              2.201275   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.744979   19.829645   library setup time
                                             19.829645   data required time
---------------------------------------------------------------------------------------------
                                             19.829645   data required time
                                             -2.201275   data arrival time
---------------------------------------------------------------------------------------------
                                             17.628370   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.678897    0.132494    2.202137 ^ i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              2.202137   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.743982   19.830643   library setup time
                                             19.830643   data required time
---------------------------------------------------------------------------------------------
                                             19.830643   data required time
                                             -2.202137   data arrival time
---------------------------------------------------------------------------------------------
                                             17.628506   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.678471    0.131882    2.201524 ^ i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              2.201524   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.743891   19.830734   library setup time
                                             19.830734   data required time
---------------------------------------------------------------------------------------------
                                             19.830734   data required time
                                             -2.201524   data arrival time
---------------------------------------------------------------------------------------------
                                             17.629211   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.677894    0.131050    2.200693 ^ i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              2.200693   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.743767   19.830858   library setup time
                                             19.830858   data required time
---------------------------------------------------------------------------------------------
                                             19.830858   data required time
                                             -2.200693   data arrival time
---------------------------------------------------------------------------------------------
                                             17.630165   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.677420    0.130361    2.200004 ^ i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              2.200004   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.743666   19.830959   library setup time
                                             19.830959   data required time
---------------------------------------------------------------------------------------------
                                             19.830959   data required time
                                             -2.200004   data arrival time
---------------------------------------------------------------------------------------------
                                             17.630955   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.676788    0.129440    2.199083 ^ i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              2.199083   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.743530   19.831095   library setup time
                                             19.831095   data required time
---------------------------------------------------------------------------------------------
                                             19.831095   data required time
                                             -2.199083   data arrival time
---------------------------------------------------------------------------------------------
                                             17.632013   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675887    0.128116    2.197758 ^ i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              2.197758   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.743337   19.831287   library setup time
                                             19.831287   data required time
---------------------------------------------------------------------------------------------
                                             19.831287   data required time
                                             -2.197758   data arrival time
---------------------------------------------------------------------------------------------
                                             17.633530   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002816    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000069    0.000035    1.000035 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.103009    0.564571    1.564606 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103009    0.000259    1.564865 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.534336    0.353365    1.918229 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.709652    0.244149    2.162379 ^ i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              2.162379   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.753971   19.809937   library setup time
                                             19.809937   data required time
---------------------------------------------------------------------------------------------
                                             19.809937   data required time
                                             -2.162379   data arrival time
---------------------------------------------------------------------------------------------
                                             17.647556   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002816    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000069    0.000035    1.000035 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.103009    0.564571    1.564606 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103009    0.000259    1.564865 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.534336    0.353365    1.918229 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.704946    0.240085    2.158314 ^ i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.158314   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.752798   19.806202   library setup time
                                             19.806202   data required time
---------------------------------------------------------------------------------------------
                                             19.806202   data required time
                                             -2.158314   data arrival time
---------------------------------------------------------------------------------------------
                                             17.647886   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002816    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000069    0.000035    1.000035 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.103009    0.564571    1.564606 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103009    0.000259    1.564865 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.534336    0.353365    1.918229 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.711562    0.245792    2.164021 ^ i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              2.164021   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.755496   19.819130   library setup time
                                             19.819130   data required time
---------------------------------------------------------------------------------------------
                                             19.819130   data required time
                                             -2.164021   data arrival time
---------------------------------------------------------------------------------------------
                                             17.655107   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000062    0.000031    1.000031 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.099479    0.561208    1.561239 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099479    0.000237    1.561475 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.566746    0.444270    2.005745 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.642695    0.158410    2.164155 ^ i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              2.164155   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.738123   19.820877   library setup time
                                             19.820877   data required time
---------------------------------------------------------------------------------------------
                                             19.820877   data required time
                                             -2.164155   data arrival time
---------------------------------------------------------------------------------------------
                                             17.656721   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002816    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000069    0.000035    1.000035 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.103009    0.564571    1.564606 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103009    0.000259    1.564865 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.534336    0.353365    1.918229 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.714081    0.247952    2.166181 ^ i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              2.166181   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.756236   19.826262   library setup time
                                             19.826262   data required time
---------------------------------------------------------------------------------------------
                                             19.826262   data required time
                                             -2.166181   data arrival time
---------------------------------------------------------------------------------------------
                                             17.660082   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002373    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000056    0.000028    1.000028 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.102980    0.564530    1.564558 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102980    0.000271    1.564829 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.508547    0.306132    1.870960 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.739340    0.284773    2.155733 ^ i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.155733   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.762190   19.820309   library setup time
                                             19.820309   data required time
---------------------------------------------------------------------------------------------
                                             19.820309   data required time
                                             -2.155733   data arrival time
---------------------------------------------------------------------------------------------
                                             17.664574   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000062    0.000031    1.000031 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.099479    0.561208    1.561239 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099479    0.000237    1.561475 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.566746    0.444270    2.005745 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.647243    0.163390    2.169135 ^ i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              2.169135   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.740335   19.834291   library setup time
                                             19.834291   data required time
---------------------------------------------------------------------------------------------
                                             19.834291   data required time
                                             -2.169135   data arrival time
---------------------------------------------------------------------------------------------
                                             17.665157   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000053    0.000027    1.000027 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.098494    0.560328    1.560355 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098494    0.000153    1.560508 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.560147    0.448072    2.008580 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.628440    0.148804    2.157384 ^ i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.157384   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.734763   19.824238   library setup time
                                             19.824238   data required time
---------------------------------------------------------------------------------------------
                                             19.824238   data required time
                                             -2.157384   data arrival time
---------------------------------------------------------------------------------------------
                                             17.666853   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003139    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000083    0.000042    1.000042 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.103731    0.565257    1.565299 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103731    0.000265    1.565563 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.545799    0.435500    2.001063 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.622446    0.156319    2.157382 ^ i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.157382   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.733350   19.825651   library setup time
                                             19.825651   data required time
---------------------------------------------------------------------------------------------
                                             19.825651   data required time
                                             -2.157382   data arrival time
---------------------------------------------------------------------------------------------
                                             17.668268   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000053    0.000027    1.000027 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.098494    0.560328    1.560355 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098494    0.000153    1.560508 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.560147    0.448072    2.008580 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.630653    0.151303    2.159883 ^ i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.159883   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.735349   19.828558   library setup time
                                             19.828558   data required time
---------------------------------------------------------------------------------------------
                                             19.828558   data required time
                                             -2.159883   data arrival time
---------------------------------------------------------------------------------------------
                                             17.668674   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000062    0.000031    1.000031 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.099479    0.561208    1.561239 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099479    0.000237    1.561475 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.566746    0.444270    2.005745 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.649063    0.165361    2.171106 ^ i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              2.171106   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.740911   19.841587   library setup time
                                             19.841587   data required time
---------------------------------------------------------------------------------------------
                                             19.841587   data required time
                                             -2.171106   data arrival time
---------------------------------------------------------------------------------------------
                                             17.670481   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002373    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000056    0.000028    1.000028 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.102980    0.564530    1.564558 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102980    0.000271    1.564829 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.508547    0.306132    1.870960 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.725696    0.273904    2.144864 ^ i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.144864   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.758828   19.815798   library setup time
                                             19.815798   data required time
---------------------------------------------------------------------------------------------
                                             19.815798   data required time
                                             -2.144864   data arrival time
---------------------------------------------------------------------------------------------
                                             17.670933   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000062    0.000031    1.000031 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.099479    0.561208    1.561239 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099479    0.000237    1.561475 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.566746    0.444270    2.005745 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.634254    0.148945    2.154690 ^ i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.154690   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.736197   19.827709   library setup time
                                             19.827709   data required time
---------------------------------------------------------------------------------------------
                                             19.827709   data required time
                                             -2.154690   data arrival time
---------------------------------------------------------------------------------------------
                                             17.673019   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.648574    0.078884    2.141812 ^ i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              2.141812   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.737146   19.817385   library setup time
                                             19.817385   data required time
---------------------------------------------------------------------------------------------
                                             19.817385   data required time
                                             -2.141812   data arrival time
---------------------------------------------------------------------------------------------
                                             17.675573   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000071    0.000035    1.000035 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100054    0.000240    1.562033 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.507359    0.336783    1.898816 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.680486    0.236702    2.135518 ^ i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.135518   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.747032   19.811968   library setup time
                                             19.811968   data required time
---------------------------------------------------------------------------------------------
                                             19.811968   data required time
                                             -2.135518   data arrival time
---------------------------------------------------------------------------------------------
                                             17.676449   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003139    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000083    0.000042    1.000042 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.103731    0.565257    1.565299 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103731    0.000265    1.565563 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.545799    0.435500    2.001063 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.626786    0.161009    2.162073 ^ i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.162073   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.735513   19.839111   library setup time
                                             19.839111   data required time
---------------------------------------------------------------------------------------------
                                             19.839111   data required time
                                             -2.162073   data arrival time
---------------------------------------------------------------------------------------------
                                             17.677038   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000071    0.000035    1.000035 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100054    0.000240    1.562033 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.507359    0.336783    1.898816 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.683659    0.239396    2.138212 ^ i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.138212   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.747844   19.816063   library setup time
                                             19.816063   data required time
---------------------------------------------------------------------------------------------
                                             19.816063   data required time
                                             -2.138212   data arrival time
---------------------------------------------------------------------------------------------
                                             17.677849   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.647324    0.075885    2.138813 ^ i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              2.138813   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.736879   19.817654   library setup time
                                             19.817654   data required time
---------------------------------------------------------------------------------------------
                                             19.817654   data required time
                                             -2.138813   data arrival time
---------------------------------------------------------------------------------------------
                                             17.678841   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644393    0.068137    2.137779 ^ i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              2.137779   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.736250   19.818283   library setup time
                                             19.818283   data required time
---------------------------------------------------------------------------------------------
                                             19.818283   data required time
                                             -2.137779   data arrival time
---------------------------------------------------------------------------------------------
                                             17.680504   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.646253    0.073204    2.136133 ^ i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              2.136133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.736649   19.817883   library setup time
                                             19.817883   data required time
---------------------------------------------------------------------------------------------
                                             19.817883   data required time
                                             -2.136133   data arrival time
---------------------------------------------------------------------------------------------
                                             17.681749   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003139    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000083    0.000042    1.000042 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.103731    0.565257    1.565299 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103731    0.000265    1.565563 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.545799    0.435500    2.001063 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.628538    0.162883    2.163946 ^ i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              2.163946   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.736072   19.846426   library setup time
                                             19.846426   data required time
---------------------------------------------------------------------------------------------
                                             19.846426   data required time
                                             -2.163946   data arrival time
---------------------------------------------------------------------------------------------
                                             17.682480   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.643564    0.065791    2.135434 ^ i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              2.135434   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.736073   19.818460   library setup time
                                             19.818460   data required time
---------------------------------------------------------------------------------------------
                                             19.818460   data required time
                                             -2.135434   data arrival time
---------------------------------------------------------------------------------------------
                                             17.683027   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002601    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000063    0.000032    1.000031 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.101985    0.563589    1.563620 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101985    0.000259    1.563879 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.544759    0.436787    2.000666 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.610555    0.144428    2.145094 ^ i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              2.145094   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.730547   19.828455   library setup time
                                             19.828455   data required time
---------------------------------------------------------------------------------------------
                                             19.828455   data required time
                                             -2.145094   data arrival time
---------------------------------------------------------------------------------------------
                                             17.683359   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000071    0.000035    1.000035 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100054    0.000240    1.562033 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.507359    0.336783    1.898816 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.687173    0.242366    2.141182 ^ i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.141182   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.749747   19.824879   library setup time
                                             19.824879   data required time
---------------------------------------------------------------------------------------------
                                             19.824879   data required time
                                             -2.141182   data arrival time
---------------------------------------------------------------------------------------------
                                             17.683697   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002601    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000063    0.000032    1.000031 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.101985    0.563589    1.563620 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101985    0.000259    1.563879 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.544759    0.436787    2.000666 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.613649    0.147926    2.148592 ^ i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              2.148592   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.731340   19.832567   library setup time
                                             19.832567   data required time
---------------------------------------------------------------------------------------------
                                             19.832567   data required time
                                             -2.148592   data arrival time
---------------------------------------------------------------------------------------------
                                             17.683973   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.645396    0.070976    2.133904 ^ i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              2.133904   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.736465   19.818068   library setup time
                                             19.818068   data required time
---------------------------------------------------------------------------------------------
                                             19.818068   data required time
                                             -2.133904   data arrival time
---------------------------------------------------------------------------------------------
                                             17.684164   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003139    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000083    0.000042    1.000042 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.103731    0.565257    1.565299 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103731    0.000265    1.565563 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.545799    0.435500    2.001063 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.614208    0.147217    2.148280 ^ i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              2.148280   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.731472   19.832436   library setup time
                                             19.832436   data required time
---------------------------------------------------------------------------------------------
                                             19.832436   data required time
                                             -2.148280   data arrival time
---------------------------------------------------------------------------------------------
                                             17.684155   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002373    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000056    0.000028    1.000028 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.102980    0.564530    1.564558 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102980    0.000271    1.564829 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.508547    0.306132    1.870960 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.669519    0.227346    2.098307 ^ i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.098307   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.744121   19.783161   library setup time
                                             19.783161   data required time
---------------------------------------------------------------------------------------------
                                             19.783161   data required time
                                             -2.098307   data arrival time
---------------------------------------------------------------------------------------------
                                             17.684853   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642701    0.063243    2.132885 ^ i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              2.132885   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.735887   19.818645   library setup time
                                             19.818645   data required time
---------------------------------------------------------------------------------------------
                                             19.818645   data required time
                                             -2.132885   data arrival time
---------------------------------------------------------------------------------------------
                                             17.685759   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644369    0.068197    2.131125 ^ i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              2.131125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.736245   19.818289   library setup time
                                             19.818289   data required time
---------------------------------------------------------------------------------------------
                                             19.818289   data required time
                                             -2.131125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687162   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000053    0.000027    1.000027 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.098494    0.560328    1.560355 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098494    0.000153    1.560508 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.560147    0.448072    2.008580 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.624192    0.143938    2.152518 ^ i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              2.152518   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.734901   19.839724   library setup time
                                             19.839724   data required time
---------------------------------------------------------------------------------------------
                                             19.839724   data required time
                                             -2.152518   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687204   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.641860    0.060642    2.130285 ^ i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              2.130285   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.735707   19.818827   library setup time
                                             19.818827   data required time
---------------------------------------------------------------------------------------------
                                             19.818827   data required time
                                             -2.130285   data arrival time
---------------------------------------------------------------------------------------------
                                             17.688541   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000071    0.000035    1.000035 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100054    0.000240    1.562033 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.507359    0.336783    1.898816 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.689531    0.244352    2.143168 ^ i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.143168   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.750449   19.832048   library setup time
                                             19.832048   data required time
---------------------------------------------------------------------------------------------
                                             19.832048   data required time
                                             -2.143168   data arrival time
---------------------------------------------------------------------------------------------
                                             17.688881   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002601    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000063    0.000032    1.000031 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.101985    0.563589    1.563620 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101985    0.000259    1.563879 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.544759    0.436787    2.000666 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.616189    0.150765    2.151431 ^ i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.151431   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.733015   19.841610   library setup time
                                             19.841610   data required time
---------------------------------------------------------------------------------------------
                                             19.841610   data required time
                                             -2.151431   data arrival time
---------------------------------------------------------------------------------------------
                                             17.690178   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002059    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000043    0.000022    1.000022 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.100908    0.562562    1.562583 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100908    0.000247    1.562831 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.543429    0.440941    2.003772 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.601778    0.136007    2.139779 ^ i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              2.139779   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.728478   19.830523   library setup time
                                             19.830523   data required time
---------------------------------------------------------------------------------------------
                                             19.830523   data required time
                                             -2.139779   data arrival time
---------------------------------------------------------------------------------------------
                                             17.690744   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.643124    0.064639    2.127567 ^ i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              2.127567   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.735978   19.818554   library setup time
                                             19.818554   data required time
---------------------------------------------------------------------------------------------
                                             19.818554   data required time
                                             -2.127567   data arrival time
---------------------------------------------------------------------------------------------
                                             17.690987   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.640999    0.057837    2.127479 ^ i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              2.127479   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.735523   19.819012   library setup time
                                             19.819012   data required time
---------------------------------------------------------------------------------------------
                                             19.819012   data required time
                                             -2.127479   data arrival time
---------------------------------------------------------------------------------------------
                                             17.691532   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000053    0.000027    1.000027 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.098494    0.560328    1.560355 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098494    0.000153    1.560508 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.560147    0.448072    2.008580 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.626400    0.146479    2.155059 ^ i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.155059   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.735569   19.846930   library setup time
                                             19.846930   data required time
---------------------------------------------------------------------------------------------
                                             19.846930   data required time
                                             -2.155059   data arrival time
---------------------------------------------------------------------------------------------
                                             17.691872   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002059    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000043    0.000022    1.000022 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.100908    0.562562    1.562583 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100908    0.000247    1.562831 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.543429    0.440941    2.003772 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.603926    0.138538    2.142310 ^ i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              2.142310   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.729048   19.834858   library setup time
                                             19.834858   data required time
---------------------------------------------------------------------------------------------
                                             19.834858   data required time
                                             -2.142310   data arrival time
---------------------------------------------------------------------------------------------
                                             17.692549   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002297    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000053    0.000026    1.000026 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.098168    0.560018    1.560045 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098168    0.000152    1.560196 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.526413    0.414395    1.974592 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.611164    0.160749    2.135340 ^ i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              2.135340   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.730691   19.828310   library setup time
                                             19.828310   data required time
---------------------------------------------------------------------------------------------
                                             19.828310   data required time
                                             -2.135340   data arrival time
---------------------------------------------------------------------------------------------
                                             17.692970   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002373    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000056    0.000028    1.000028 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.102980    0.564530    1.564558 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102980    0.000271    1.564829 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.508547    0.306132    1.870960 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.690489    0.245107    2.116067 ^ i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.116067   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.749390   19.809610   library setup time
                                             19.809610   data required time
---------------------------------------------------------------------------------------------
                                             19.809610   data required time
                                             -2.116067   data arrival time
---------------------------------------------------------------------------------------------
                                             17.693542   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.642069    0.061434    2.124362 ^ i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              2.124362   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.735752   19.818781   library setup time
                                             19.818781   data required time
---------------------------------------------------------------------------------------------
                                             19.818781   data required time
                                             -2.124362   data arrival time
---------------------------------------------------------------------------------------------
                                             17.694418   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002061    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000043    0.000022    1.000022 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.100863    0.562519    1.562540 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100863    0.000247    1.562787 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.527478    0.424039    1.986826 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.600151    0.149493    2.136319 ^ i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              2.136319   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.728095   19.830906   library setup time
                                             19.830906   data required time
---------------------------------------------------------------------------------------------
                                             19.830906   data required time
                                             -2.136319   data arrival time
---------------------------------------------------------------------------------------------
                                             17.694586   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.640128    0.054824    2.124467 ^ i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              2.124467   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.735336   19.819197   library setup time
                                             19.819197   data required time
---------------------------------------------------------------------------------------------
                                             19.819197   data required time
                                             -2.124467   data arrival time
---------------------------------------------------------------------------------------------
                                             17.694729   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002601    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000063    0.000032    1.000031 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.101985    0.563589    1.563620 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101985    0.000259    1.563879 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.544759    0.436787    2.000666 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.617884    0.152644    2.153310 ^ i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.153310   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.733561   19.848938   library setup time
                                             19.848938   data required time
---------------------------------------------------------------------------------------------
                                             19.848938   data required time
                                             -2.153310   data arrival time
---------------------------------------------------------------------------------------------
                                             17.695627   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002609    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000063    0.000031    1.000031 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099442    0.000236    1.561440 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.536596    0.432925    1.994365 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.599002    0.139490    2.133854 ^ i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              2.133854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.727824   19.831177   library setup time
                                             19.831177   data required time
---------------------------------------------------------------------------------------------
                                             19.831177   data required time
                                             -2.133854   data arrival time
---------------------------------------------------------------------------------------------
                                             17.697323   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002609    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000063    0.000031    1.000031 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099442    0.000236    1.561440 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.536596    0.432925    1.994365 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.602144    0.143076    2.137441 ^ i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              2.137441   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.728628   19.835279   library setup time
                                             19.835279   data required time
---------------------------------------------------------------------------------------------
                                             19.835279   data required time
                                             -2.137441   data arrival time
---------------------------------------------------------------------------------------------
                                             17.697838   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639258    0.051605    2.121248 ^ i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              2.121248   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.735149   19.819384   library setup time
                                             19.819384   data required time
---------------------------------------------------------------------------------------------
                                             19.819384   data required time
                                             -2.121248   data arrival time
---------------------------------------------------------------------------------------------
                                             17.698137   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002059    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000043    0.000022    1.000022 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.100908    0.562562    1.562583 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100908    0.000247    1.562831 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.543429    0.440941    2.003772 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.606362    0.141374    2.145146 ^ i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              2.145146   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.730698   19.843925   library setup time
                                             19.843925   data required time
---------------------------------------------------------------------------------------------
                                             19.843925   data required time
                                             -2.145146   data arrival time
---------------------------------------------------------------------------------------------
                                             17.698780   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.640457    0.056106    2.119034 ^ i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              2.119034   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.735406   19.819126   library setup time
                                             19.819126   data required time
---------------------------------------------------------------------------------------------
                                             19.819126   data required time
                                             -2.119034   data arrival time
---------------------------------------------------------------------------------------------
                                             17.700092   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002297    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000053    0.000026    1.000026 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.098168    0.560018    1.560045 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098168    0.000152    1.560196 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.526413    0.414395    1.974592 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.616771    0.166515    2.141107 ^ i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              2.141107   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.733152   19.841473   library setup time
                                             19.841473   data required time
---------------------------------------------------------------------------------------------
                                             19.841473   data required time
                                             -2.141107   data arrival time
---------------------------------------------------------------------------------------------
                                             17.700367   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.643215    0.064907    2.127835 ^ i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              2.127835   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.736159   19.828503   library setup time
                                             19.828503   data required time
---------------------------------------------------------------------------------------------
                                             19.828503   data required time
                                             -2.127835   data arrival time
---------------------------------------------------------------------------------------------
                                             17.700666   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.643169    0.064772    2.127701 ^ i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              2.127701   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.736149   19.828510   library setup time
                                             19.828510   data required time
---------------------------------------------------------------------------------------------
                                             19.828510   data required time
                                             -2.127701   data arrival time
---------------------------------------------------------------------------------------------
                                             17.700809   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.643019    0.064329    2.127258 ^ i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              2.127258   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.736117   19.828543   library setup time
                                             19.828543   data required time
---------------------------------------------------------------------------------------------
                                             19.828543   data required time
                                             -2.127258   data arrival time
---------------------------------------------------------------------------------------------
                                             17.701284   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638400    0.048172    2.117815 ^ i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              2.117815   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.734965   19.819567   library setup time
                                             19.819567   data required time
---------------------------------------------------------------------------------------------
                                             19.819567   data required time
                                             -2.117815   data arrival time
---------------------------------------------------------------------------------------------
                                             17.701752   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.642846    0.063814    2.126742 ^ i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              2.126742   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.736080   19.828581   library setup time
                                             19.828581   data required time
---------------------------------------------------------------------------------------------
                                             19.828581   data required time
                                             -2.126742   data arrival time
---------------------------------------------------------------------------------------------
                                             17.701838   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.642575    0.062996    2.125924 ^ i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              2.125924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.736022   19.828638   library setup time
                                             19.828638   data required time
---------------------------------------------------------------------------------------------
                                             19.828638   data required time
                                             -2.125924   data arrival time
---------------------------------------------------------------------------------------------
                                             17.702715   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002061    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000043    0.000022    1.000022 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.100863    0.562519    1.562540 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100863    0.000247    1.562787 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.527478    0.424039    1.986826 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.604463    0.154170    2.140996 ^ i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              2.140996   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.730251   19.844374   library setup time
                                             19.844374   data required time
---------------------------------------------------------------------------------------------
                                             19.844374   data required time
                                             -2.140996   data arrival time
---------------------------------------------------------------------------------------------
                                             17.703377   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.642190    0.061811    2.124739 ^ i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              2.124739   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735939   19.828720   library setup time
                                             19.828720   data required time
---------------------------------------------------------------------------------------------
                                             19.828720   data required time
                                             -2.124739   data arrival time
---------------------------------------------------------------------------------------------
                                             17.703981   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002609    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000063    0.000031    1.000031 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099442    0.000236    1.561440 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.536596    0.432925    1.994365 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.604689    0.145947    2.140311 ^ i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              2.140311   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.730304   19.844320   library setup time
                                             19.844320   data required time
---------------------------------------------------------------------------------------------
                                             19.844320   data required time
                                             -2.140311   data arrival time
---------------------------------------------------------------------------------------------
                                             17.704010   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.640285    0.055381    2.125024 ^ i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              2.125024   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735530   19.829128   library setup time
                                             19.829128   data required time
---------------------------------------------------------------------------------------------
                                             19.829128   data required time
                                             -2.125024   data arrival time
---------------------------------------------------------------------------------------------
                                             17.704105   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002059    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000043    0.000022    1.000022 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.100908    0.562562    1.562583 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100908    0.000247    1.562831 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.543429    0.440941    2.003772 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.607976    0.143235    2.147007 ^ i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              2.147007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.731226   19.851271   library setup time
                                             19.851271   data required time
---------------------------------------------------------------------------------------------
                                             19.851271   data required time
                                             -2.147007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.704264   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002373    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000056    0.000028    1.000028 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.102980    0.564530    1.564558 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102980    0.000271    1.564829 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.508547    0.306132    1.870960 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.675648    0.232579    2.103539 ^ i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.103539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.746697   19.807837   library setup time
                                             19.807837   data required time
---------------------------------------------------------------------------------------------
                                             19.807837   data required time
                                             -2.103539   data arrival time
---------------------------------------------------------------------------------------------
                                             17.704298   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.640229    0.055183    2.124825 ^ i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              2.124825   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735518   19.829142   library setup time
                                             19.829142   data required time
---------------------------------------------------------------------------------------------
                                             19.829142   data required time
                                             -2.124825   data arrival time
---------------------------------------------------------------------------------------------
                                             17.704317   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.640117    0.054784    2.124427 ^ i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              2.124427   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735494   19.829165   library setup time
                                             19.829165   data required time
---------------------------------------------------------------------------------------------
                                             19.829165   data required time
                                             -2.124427   data arrival time
---------------------------------------------------------------------------------------------
                                             17.704739   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641782    0.060527    2.123456 ^ i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              2.123456   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735852   19.828808   library setup time
                                             19.828808   data required time
---------------------------------------------------------------------------------------------
                                             19.828808   data required time
                                             -2.123456   data arrival time
---------------------------------------------------------------------------------------------
                                             17.705353   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002297    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000053    0.000026    1.000026 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.098168    0.560018    1.560045 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098168    0.000152    1.560196 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.526413    0.414395    1.974592 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.618963    0.168746    2.143337 ^ i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.143337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.733815   19.848682   library setup time
                                             19.848682   data required time
---------------------------------------------------------------------------------------------
                                             19.848682   data required time
                                             -2.143337   data arrival time
---------------------------------------------------------------------------------------------
                                             17.705345   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639949    0.054182    2.123825 ^ i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              2.123825   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735459   19.829203   library setup time
                                             19.829203   data required time
---------------------------------------------------------------------------------------------
                                             19.829203   data required time
                                             -2.123825   data arrival time
---------------------------------------------------------------------------------------------
                                             17.705378   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639745    0.053434    2.123077 ^ i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              2.123077   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735415   19.829245   library setup time
                                             19.829245   data required time
---------------------------------------------------------------------------------------------
                                             19.829245   data required time
                                             -2.123077   data arrival time
---------------------------------------------------------------------------------------------
                                             17.706167   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003029    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100135    0.000240    1.562120 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.633208    0.500808    2.062928 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.641370    0.059195    2.122123 ^ i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              2.122123   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735763   19.828896   library setup time
                                             19.828896   data required time
---------------------------------------------------------------------------------------------
                                             19.828896   data required time
                                             -2.122123   data arrival time
---------------------------------------------------------------------------------------------
                                             17.706774   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639454    0.052352    2.121994 ^ i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              2.121994   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735352   19.829308   library setup time
                                             19.829308   data required time
---------------------------------------------------------------------------------------------
                                             19.829308   data required time
                                             -2.121994   data arrival time
---------------------------------------------------------------------------------------------
                                             17.707312   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000063    0.000031    1.000031 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.099598    0.561322    1.561354 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099598    0.000237    1.561590 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.520072    0.418679    1.980269 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.589934    0.145628    2.125897 ^ i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              2.125897   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.725686   19.833315   library setup time
                                             19.833315   data required time
---------------------------------------------------------------------------------------------
                                             19.833315   data required time
                                             -2.125897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.707418   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002373    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000056    0.000028    1.000028 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.102980    0.564530    1.564558 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102980    0.000271    1.564829 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.508547    0.306132    1.870960 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.652583    0.212605    2.083565 ^ i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.083565   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.740165   19.791620   library setup time
                                             19.791620   data required time
---------------------------------------------------------------------------------------------
                                             19.791620   data required time
                                             -2.083565   data arrival time
---------------------------------------------------------------------------------------------
                                             17.708054   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639154    0.051205    2.120848 ^ i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              2.120848   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735288   19.829372   library setup time
                                             19.829372   data required time
---------------------------------------------------------------------------------------------
                                             19.829372   data required time
                                             -2.120848   data arrival time
---------------------------------------------------------------------------------------------
                                             17.708525   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002061    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000043    0.000022    1.000022 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.100863    0.562519    1.562540 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100863    0.000247    1.562787 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.527478    0.424039    1.986826 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.606209    0.156044    2.142870 ^ i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              2.142870   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.730809   19.851688   library setup time
                                             19.851688   data required time
---------------------------------------------------------------------------------------------
                                             19.851688   data required time
                                             -2.142870   data arrival time
---------------------------------------------------------------------------------------------
                                             17.708818   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002373    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000056    0.000028    1.000028 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.102980    0.564530    1.564558 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102980    0.000271    1.564829 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.508547    0.306132    1.870960 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.680690    0.236871    2.107832 ^ i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.107832   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.747144   19.816763   library setup time
                                             19.816763   data required time
---------------------------------------------------------------------------------------------
                                             19.816763   data required time
                                             -2.107832   data arrival time
---------------------------------------------------------------------------------------------
                                             17.708929   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002061    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000043    0.000022    1.000022 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.100863    0.562519    1.562540 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100863    0.000247    1.562787 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.527478    0.424039    1.986826 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.592762    0.141299    2.128125 ^ i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              2.128125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.726416   19.837490   library setup time
                                             19.837490   data required time
---------------------------------------------------------------------------------------------
                                             19.837490   data required time
                                             -2.128125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.709366   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002609    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000063    0.000031    1.000031 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099442    0.000236    1.561440 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.536596    0.432925    1.994365 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.606387    0.147844    2.142209 ^ i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              2.142209   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.730851   19.851646   library setup time
                                             19.851646   data required time
---------------------------------------------------------------------------------------------
                                             19.851646   data required time
                                             -2.142209   data arrival time
---------------------------------------------------------------------------------------------
                                             17.709438   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003026    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100135    0.000240    1.562120 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.633131    0.507522    2.069643 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.638815    0.049867    2.119510 ^ i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              2.119510   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.735215   19.829445   library setup time
                                             19.829445   data required time
---------------------------------------------------------------------------------------------
                                             19.829445   data required time
                                             -2.119510   data arrival time
---------------------------------------------------------------------------------------------
                                             17.709936   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002976    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000084    0.000042    1.000042 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561278    1.561320 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099544    0.000237    1.561557 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.523520    0.438249    1.999805 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.575256    0.126335    2.126141 ^ i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.126141   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.722226   19.836775   library setup time
                                             19.836775   data required time
---------------------------------------------------------------------------------------------
                                             19.836775   data required time
                                             -2.126141   data arrival time
---------------------------------------------------------------------------------------------
                                             17.710634   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002297    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000053    0.000026    1.000026 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.098168    0.560018    1.560045 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098168    0.000152    1.560196 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.526413    0.414395    1.974592 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.600739    0.149762    2.124353 ^ i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              2.124353   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.728297   19.835609   library setup time
                                             19.835609   data required time
---------------------------------------------------------------------------------------------
                                             19.835609   data required time
                                             -2.124353   data arrival time
---------------------------------------------------------------------------------------------
                                             17.711256   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002373    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000056    0.000028    1.000028 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.102980    0.564530    1.564558 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102980    0.000271    1.564829 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.508547    0.306132    1.870960 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.678075    0.234626    2.105586 ^ i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.105586   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.747429   19.817230   library setup time
                                             19.817230   data required time
---------------------------------------------------------------------------------------------
                                             19.817230   data required time
                                             -2.105586   data arrival time
---------------------------------------------------------------------------------------------
                                             17.711645   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002976    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000084    0.000042    1.000042 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561278    1.561320 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099544    0.000237    1.561557 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.523520    0.438249    1.999805 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.576819    0.128254    2.128060 ^ i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              2.128060   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.722658   19.841249   library setup time
                                             19.841249   data required time
---------------------------------------------------------------------------------------------
                                             19.841249   data required time
                                             -2.128060   data arrival time
---------------------------------------------------------------------------------------------
                                             17.713190   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002751    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000070    0.000035    1.000035 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100054    0.000240    1.562033 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.497394    0.315042    1.877075 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.629556    0.201617    2.078692 ^ i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              2.078692   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.734700   19.792582   library setup time
                                             19.792582   data required time
---------------------------------------------------------------------------------------------
                                             19.792582   data required time
                                             -2.078692   data arrival time
---------------------------------------------------------------------------------------------
                                             17.713890   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000063    0.000031    1.000031 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099460    0.561190    1.561221 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099460    0.000236    1.561458 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.514659    0.414565    1.976023 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.584681    0.144229    2.120252 ^ i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              2.120252   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.724448   19.834553   library setup time
                                             19.834553   data required time
---------------------------------------------------------------------------------------------
                                             19.834553   data required time
                                             -2.120252   data arrival time
---------------------------------------------------------------------------------------------
                                             17.714300   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002608    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000063    0.000031    1.000031 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099442    0.000236    1.561440 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.510044    0.413498    1.974938 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.581385    0.145528    2.120466 ^ i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.120466   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.723671   19.835331   library setup time
                                             19.835331   data required time
---------------------------------------------------------------------------------------------
                                             19.835331   data required time
                                             -2.120466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.714865   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000063    0.000031    1.000031 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099460    0.561190    1.561221 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099460    0.000236    1.561458 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.514659    0.414565    1.976023 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.587926    0.147741    2.123764 ^ i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              2.123764   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.725276   19.838631   library setup time
                                             19.838631   data required time
---------------------------------------------------------------------------------------------
                                             19.838631   data required time
                                             -2.123764   data arrival time
---------------------------------------------------------------------------------------------
                                             17.714867   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002690    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000066    0.000033    1.000033 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.102990    0.564546    1.564579 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102990    0.000262    1.564841 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.541796    0.468961    2.033802 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.566076    0.090182    2.123984 ^ i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              2.123984   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.720062   19.838938   library setup time
                                             19.838938   data required time
---------------------------------------------------------------------------------------------
                                             19.838938   data required time
                                             -2.123984   data arrival time
---------------------------------------------------------------------------------------------
                                             17.714954   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000063    0.000031    1.000031 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.099598    0.561322    1.561354 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099598    0.000237    1.561590 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.520072    0.418679    1.980269 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.594211    0.150310    2.130580 ^ i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              2.130580   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.727834   19.846792   library setup time
                                             19.846792   data required time
---------------------------------------------------------------------------------------------
                                             19.846792   data required time
                                             -2.130580   data arrival time
---------------------------------------------------------------------------------------------
                                             17.716211   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002690    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000066    0.000033    1.000033 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.102990    0.564546    1.564579 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102990    0.000262    1.564841 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.541796    0.468961    2.033802 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.567304    0.092401    2.126203 ^ i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              2.126203   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.720415   19.843491   library setup time
                                             19.843491   data required time
---------------------------------------------------------------------------------------------
                                             19.843491   data required time
                                             -2.126203   data arrival time
---------------------------------------------------------------------------------------------
                                             17.717287   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000063    0.000031    1.000031 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099460    0.561190    1.561221 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099460    0.000236    1.561458 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.514659    0.414565    1.976023 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.590555    0.150557    2.126580 ^ i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              2.126580   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.726972   19.847652   library setup time
                                             19.847652   data required time
---------------------------------------------------------------------------------------------
                                             19.847652   data required time
                                             -2.126580   data arrival time
---------------------------------------------------------------------------------------------
                                             17.721073   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000063    0.000031    1.000031 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.099598    0.561322    1.561354 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099598    0.000237    1.561590 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.520072    0.418679    1.980269 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.595949    0.152191    2.132461 ^ i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              2.132461   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.728391   19.854107   library setup time
                                             19.854107   data required time
---------------------------------------------------------------------------------------------
                                             19.854107   data required time
                                             -2.132461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.721645   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000063    0.000031    1.000031 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.099598    0.561322    1.561354 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099598    0.000237    1.561590 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.520072    0.418679    1.980269 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.581873    0.136586    2.116855 ^ i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.116855   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.723849   19.840057   library setup time
                                             19.840057   data required time
---------------------------------------------------------------------------------------------
                                             19.840057   data required time
                                             -2.116855   data arrival time
---------------------------------------------------------------------------------------------
                                             17.723204   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002608    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000063    0.000031    1.000031 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099442    0.000236    1.561440 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.510044    0.413498    1.974938 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.585720    0.150201    2.125139 ^ i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.125139   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.725833   19.848793   library setup time
                                             19.848793   data required time
---------------------------------------------------------------------------------------------
                                             19.848793   data required time
                                             -2.125139   data arrival time
---------------------------------------------------------------------------------------------
                                             17.723654   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002751    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000070    0.000035    1.000035 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100054    0.000240    1.562033 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.497394    0.315042    1.877075 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.648100    0.218134    2.095209 ^ i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.095209   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.739398   19.819603   library setup time
                                             19.819603   data required time
---------------------------------------------------------------------------------------------
                                             19.819603   data required time
                                             -2.095209   data arrival time
---------------------------------------------------------------------------------------------
                                             17.724394   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000063    0.000031    1.000031 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099460    0.561190    1.561221 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099460    0.000236    1.561458 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.514659    0.414565    1.976023 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.592332    0.152445    2.128468 ^ i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              2.128468   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.727538   19.854959   library setup time
                                             19.854959   data required time
---------------------------------------------------------------------------------------------
                                             19.854959   data required time
                                             -2.128468   data arrival time
---------------------------------------------------------------------------------------------
                                             17.726492   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000073    0.000037    1.000036 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102571    0.564149    1.564185 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102571    0.000264    1.564449 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.504674    0.424536    1.988985 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.558204    0.125089    2.114074 ^ i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.114074   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.718206   19.840794   library setup time
                                             19.840794   data required time
---------------------------------------------------------------------------------------------
                                             19.840794   data required time
                                             -2.114074   data arrival time
---------------------------------------------------------------------------------------------
                                             17.726721   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002608    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000063    0.000031    1.000031 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099442    0.000236    1.561440 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.510044    0.413498    1.974938 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.587476    0.152073    2.127011 ^ i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              2.127011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.726394   19.856106   library setup time
                                             19.856106   data required time
---------------------------------------------------------------------------------------------
                                             19.856106   data required time
                                             -2.127011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.729094   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000073    0.000037    1.000036 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102571    0.564149    1.564185 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102571    0.000264    1.564449 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.504674    0.424536    1.988985 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.559054    0.126100    2.115085 ^ i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.115085   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.718470   19.845436   library setup time
                                             19.845436   data required time
---------------------------------------------------------------------------------------------
                                             19.845436   data required time
                                             -2.115085   data arrival time
---------------------------------------------------------------------------------------------
                                             17.730350   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002608    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000063    0.000031    1.000031 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099442    0.000236    1.561440 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.510044    0.413498    1.974938 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.573009    0.136279    2.111217 ^ i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.111217   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.721760   19.842146   library setup time
                                             19.842146   data required time
---------------------------------------------------------------------------------------------
                                             19.842146   data required time
                                             -2.111217   data arrival time
---------------------------------------------------------------------------------------------
                                             17.730930   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002976    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000084    0.000042    1.000042 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561278    1.561320 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099544    0.000237    1.561557 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.523520    0.438249    1.999805 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.570800    0.120746    2.120551 ^ i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.120551   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.722316   19.852308   library setup time
                                             19.852308   data required time
---------------------------------------------------------------------------------------------
                                             19.852308   data required time
                                             -2.120551   data arrival time
---------------------------------------------------------------------------------------------
                                             17.731758   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002751    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000070    0.000035    1.000035 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100054    0.000240    1.562033 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.497394    0.315042    1.877075 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.653855    0.223154    2.100228 ^ i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.100228   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.741893   19.832731   library setup time
                                             19.832731   data required time
---------------------------------------------------------------------------------------------
                                             19.832731   data required time
                                             -2.100228   data arrival time
---------------------------------------------------------------------------------------------
                                             17.732504   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002751    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000070    0.000035    1.000035 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100054    0.000240    1.562033 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.497394    0.315042    1.877075 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.635495    0.206973    2.084048 ^ i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.084048   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.737232   19.817301   library setup time
                                             19.817301   data required time
---------------------------------------------------------------------------------------------
                                             19.817301   data required time
                                             -2.084048   data arrival time
---------------------------------------------------------------------------------------------
                                             17.733253   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000077    0.000038    1.000038 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561276    1.561314 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099544    0.000237    1.561551 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.548157    0.473060    2.034611 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.553113    0.042599    2.077210 ^ i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              2.077210   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.716680   19.810602   library setup time
                                             19.810602   data required time
---------------------------------------------------------------------------------------------
                                             19.810602   data required time
                                             -2.077210   data arrival time
---------------------------------------------------------------------------------------------
                                             17.733393   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002751    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000070    0.000035    1.000035 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100054    0.000240    1.562033 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.497394    0.315042    1.877075 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.615540    0.188765    2.065840 ^ i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              2.065840   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.731433   19.800352   library setup time
                                             19.800352   data required time
---------------------------------------------------------------------------------------------
                                             19.800352   data required time
                                             -2.065840   data arrival time
---------------------------------------------------------------------------------------------
                                             17.734512   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000077    0.000038    1.000038 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561276    1.561314 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099544    0.000237    1.561551 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.548157    0.473060    2.034611 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.553832    0.045399    2.080009 ^ i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              2.080009   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.716886   19.814899   library setup time
                                             19.814899   data required time
---------------------------------------------------------------------------------------------
                                             19.814899   data required time
                                             -2.080009   data arrival time
---------------------------------------------------------------------------------------------
                                             17.734890   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002407    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000056    0.000028    1.000028 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.104254    0.565732    1.565760 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104254    0.000280    1.566040 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.541232    0.458542    2.024582 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.548769    0.051921    2.076504 ^ i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              2.076504   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.715655   19.811626   library setup time
                                             19.811626   data required time
---------------------------------------------------------------------------------------------
                                             19.811626   data required time
                                             -2.076504   data arrival time
---------------------------------------------------------------------------------------------
                                             17.735123   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000073    0.000037    1.000036 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102571    0.564149    1.564185 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102571    0.000264    1.564449 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.504674    0.424536    1.988985 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.562274    0.129883    2.118868 ^ i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.118868   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.720306   19.854321   library setup time
                                             19.854321   data required time
---------------------------------------------------------------------------------------------
                                             19.854321   data required time
                                             -2.118868   data arrival time
---------------------------------------------------------------------------------------------
                                             17.735451   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002976    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000084    0.000042    1.000042 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561278    1.561320 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099544    0.000237    1.561557 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.523520    0.438249    1.999805 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.572818    0.123300    2.123105 ^ i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.123105   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.722938   19.859560   library setup time
                                             19.859560   data required time
---------------------------------------------------------------------------------------------
                                             19.859560   data required time
                                             -2.123105   data arrival time
---------------------------------------------------------------------------------------------
                                             17.736454   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002782    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000070    0.000035    1.000035 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.099668    0.561390    1.561425 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099668    0.000238    1.561663 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.533715    0.469466    2.031128 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.550505    0.074984    2.106113 ^ i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              2.106113   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.716391   19.842609   library setup time
                                             19.842609   data required time
---------------------------------------------------------------------------------------------
                                             19.842609   data required time
                                             -2.106113   data arrival time
---------------------------------------------------------------------------------------------
                                             17.736498   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002751    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000070    0.000035    1.000035 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100054    0.000240    1.562033 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.497394    0.315042    1.877075 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.656169    0.225159    2.102234 ^ i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.102234   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.742586   19.839914   library setup time
                                             19.839914   data required time
---------------------------------------------------------------------------------------------
                                             19.839914   data required time
                                             -2.102234   data arrival time
---------------------------------------------------------------------------------------------
                                             17.737680   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000071    0.000035    1.000035 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100054    0.000240    1.562033 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.545434    0.459778    2.021812 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.552363    0.050135    2.071947 ^ i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              2.071947   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.716503   19.810780   library setup time
                                             19.810780   data required time
---------------------------------------------------------------------------------------------
                                             19.810780   data required time
                                             -2.071947   data arrival time
---------------------------------------------------------------------------------------------
                                             17.738831   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002751    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000070    0.000035    1.000035 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100054    0.000240    1.562033 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.497394    0.315042    1.877075 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.639026    0.210123    2.087198 ^ i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.087198   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.737322   19.826584   library setup time
                                             19.826584   data required time
---------------------------------------------------------------------------------------------
                                             19.826584   data required time
                                             -2.087198   data arrival time
---------------------------------------------------------------------------------------------
                                             17.739386   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002782    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000070    0.000035    1.000035 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.099668    0.561390    1.561425 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099668    0.000238    1.561663 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.533715    0.469466    2.031128 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.551269    0.076620    2.107748 ^ i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              2.107748   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.716635   19.847271   library setup time
                                             19.847271   data required time
---------------------------------------------------------------------------------------------
                                             19.847271   data required time
                                             -2.107748   data arrival time
---------------------------------------------------------------------------------------------
                                             17.739525   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002751    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000070    0.000035    1.000035 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100054    0.000240    1.562033 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.497394    0.315042    1.877075 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.637817    0.209046    2.086121 ^ i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.086121   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.737940   19.826721   library setup time
                                             19.826721   data required time
---------------------------------------------------------------------------------------------
                                             19.826721   data required time
                                             -2.086121   data arrival time
---------------------------------------------------------------------------------------------
                                             17.740599   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000073    0.000037    1.000036 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102571    0.564149    1.564185 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102571    0.000264    1.564449 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.504674    0.424536    1.988985 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.563959    0.131835    2.120820 ^ i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.120820   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.720850   19.861647   library setup time
                                             19.861647   data required time
---------------------------------------------------------------------------------------------
                                             19.861647   data required time
                                             -2.120820   data arrival time
---------------------------------------------------------------------------------------------
                                             17.740828   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000077    0.000038    1.000038 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561276    1.561314 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099544    0.000237    1.561551 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.548157    0.473060    2.034611 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.558819    0.061160    2.095771 ^ i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              2.095771   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.718351   19.840649   library setup time
                                             19.840649   data required time
---------------------------------------------------------------------------------------------
                                             19.840649   data required time
                                             -2.095771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.744879   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000062    0.000031    1.000031 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.099479    0.561208    1.561239 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099479    0.000237    1.561475 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.566746    0.444270    2.005745 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.574310    0.054752    2.060497 ^ i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              2.060497   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721677   19.805605   library setup time
                                             19.805605   data required time
---------------------------------------------------------------------------------------------
                                             19.805605   data required time
                                             -2.060497   data arrival time
---------------------------------------------------------------------------------------------
                                             17.745110   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002407    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000056    0.000028    1.000028 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.104254    0.565732    1.565760 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104254    0.000280    1.566040 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.541232    0.458542    2.024582 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.555951    0.070967    2.095549 ^ i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              2.095549   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.717675   19.841326   library setup time
                                             19.841326   data required time
---------------------------------------------------------------------------------------------
                                             19.841326   data required time
                                             -2.095549   data arrival time
---------------------------------------------------------------------------------------------
                                             17.745777   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002766    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000071    0.000035    1.000035 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.101397    0.563033    1.563068 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101397    0.000256    1.563324 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.528310    0.457544    2.020868 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.534806    0.047545    2.068412 ^ i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              2.068412   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.712364   19.814919   library setup time
                                             19.814919   data required time
---------------------------------------------------------------------------------------------
                                             19.814919   data required time
                                             -2.068412   data arrival time
---------------------------------------------------------------------------------------------
                                             17.746506   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000077    0.000038    1.000038 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561276    1.561314 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099544    0.000237    1.561551 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.548157    0.473060    2.034611 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.559720    0.063575    2.098186 ^ i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              2.098186   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.718627   19.845280   library setup time
                                             19.845280   data required time
---------------------------------------------------------------------------------------------
                                             19.845280   data required time
                                             -2.098186   data arrival time
---------------------------------------------------------------------------------------------
                                             17.747095   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000071    0.000035    1.000035 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100054    0.000240    1.562033 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.545434    0.459778    2.021812 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.559955    0.070796    2.092608 ^ i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              2.092608   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.718619   19.840382   library setup time
                                             19.840382   data required time
---------------------------------------------------------------------------------------------
                                             19.840382   data required time
                                             -2.092608   data arrival time
---------------------------------------------------------------------------------------------
                                             17.747774   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000056    0.000028    1.000028 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.104742    0.566193    1.566221 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104742    0.000282    1.566503 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.484825    0.415543    1.982046 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.533218    0.116828    2.098874 ^ i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              2.098874   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.712316   19.846685   library setup time
                                             19.846685   data required time
---------------------------------------------------------------------------------------------
                                             19.846685   data required time
                                             -2.098874   data arrival time
---------------------------------------------------------------------------------------------
                                             17.747810   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002407    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000056    0.000028    1.000028 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.104254    0.565732    1.565760 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104254    0.000280    1.566040 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.541232    0.458542    2.024582 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.556866    0.073019    2.097601 ^ i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              2.097601   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.717955   19.845951   library setup time
                                             19.845951   data required time
---------------------------------------------------------------------------------------------
                                             19.845951   data required time
                                             -2.097601   data arrival time
---------------------------------------------------------------------------------------------
                                             17.748348   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002766    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000071    0.000035    1.000035 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.101397    0.563033    1.563068 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101397    0.000256    1.563324 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.528310    0.457544    2.020868 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.535410    0.049569    2.070436 ^ i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              2.070436   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.712543   19.819242   library setup time
                                             19.819242   data required time
---------------------------------------------------------------------------------------------
                                             19.819242   data required time
                                             -2.070436   data arrival time
---------------------------------------------------------------------------------------------
                                             17.748806   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002407    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000056    0.000028    1.000028 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.104254    0.565732    1.565760 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104254    0.000280    1.566040 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.541232    0.458542    2.024582 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.546013    0.042056    2.066638 ^ i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              2.066638   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.715043   19.816742   library setup time
                                             19.816742   data required time
---------------------------------------------------------------------------------------------
                                             19.816742   data required time
                                             -2.066638   data arrival time
---------------------------------------------------------------------------------------------
                                             17.750105   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002816    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000069    0.000035    1.000035 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.103009    0.564571    1.564606 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103009    0.000259    1.564865 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.534336    0.353365    1.918229 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.596805    0.136170    2.054399 ^ i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              2.054399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.727016   19.804768   library setup time
                                             19.804768   data required time
---------------------------------------------------------------------------------------------
                                             19.804768   data required time
                                             -2.054399   data arrival time
---------------------------------------------------------------------------------------------
                                             17.750368   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000071    0.000035    1.000035 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100054    0.000240    1.562033 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.545434    0.459778    2.021812 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.560762    0.072628    2.094440 ^ i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              2.094440   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.718873   19.845034   library setup time
                                             19.845034   data required time
---------------------------------------------------------------------------------------------
                                             19.845034   data required time
                                             -2.094440   data arrival time
---------------------------------------------------------------------------------------------
                                             17.750593   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000056    0.000028    1.000028 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.104742    0.566193    1.566221 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104742    0.000282    1.566503 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.484825    0.415543    1.982046 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.534400    0.118268    2.100313 ^ i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              2.100313   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.712659   19.851248   library setup time
                                             19.851248   data required time
---------------------------------------------------------------------------------------------
                                             19.851248   data required time
                                             -2.100313   data arrival time
---------------------------------------------------------------------------------------------
                                             17.750935   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002690    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000066    0.000033    1.000033 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.102990    0.564546    1.564579 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102990    0.000262    1.564841 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.541796    0.468961    2.033802 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.543764    0.027577    2.061380 ^ i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              2.061380   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.714476   19.812807   library setup time
                                             19.812807   data required time
---------------------------------------------------------------------------------------------
                                             19.812807   data required time
                                             -2.061380   data arrival time
---------------------------------------------------------------------------------------------
                                             17.751425   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002483    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000059    0.000030    1.000030 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.099593    0.561316    1.561345 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099593    0.000237    1.561582 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.513156    0.453128    2.014710 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.533184    0.079998    2.094708 ^ i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              2.094708   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.712308   19.846691   library setup time
                                             19.846691   data required time
---------------------------------------------------------------------------------------------
                                             19.846691   data required time
                                             -2.094708   data arrival time
---------------------------------------------------------------------------------------------
                                             17.751984   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002690    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000066    0.000033    1.000033 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.102990    0.564546    1.564579 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102990    0.000262    1.564841 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.541796    0.468961    2.033802 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.544366    0.031258    2.065060 ^ i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              2.065060   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.714654   19.817129   library setup time
                                             19.817129   data required time
---------------------------------------------------------------------------------------------
                                             19.817129   data required time
                                             -2.065060   data arrival time
---------------------------------------------------------------------------------------------
                                             17.752069   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000071    0.000035    1.000035 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100054    0.000240    1.562033 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.545434    0.459778    2.021812 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.550037    0.041484    2.063296 ^ i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              2.063296   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.715991   19.815794   library setup time
                                             19.815794   data required time
---------------------------------------------------------------------------------------------
                                             19.815794   data required time
                                             -2.063296   data arrival time
---------------------------------------------------------------------------------------------
                                             17.752499   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000062    0.000031    1.000031 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.099479    0.561208    1.561239 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099479    0.000237    1.561475 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.566746    0.444270    2.005745 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.573159    0.050988    2.056733 ^ i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              2.056733   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.721442   19.810343   library setup time
                                             19.810343   data required time
---------------------------------------------------------------------------------------------
                                             19.810343   data required time
                                             -2.056733   data arrival time
---------------------------------------------------------------------------------------------
                                             17.753611   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002816    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000069    0.000035    1.000035 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.103009    0.564571    1.564606 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103009    0.000259    1.564865 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.534336    0.353365    1.918229 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.590885    0.129521    2.047750 ^ i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              2.047750   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.725584   19.801699   library setup time
                                             19.801699   data required time
---------------------------------------------------------------------------------------------
                                             19.801699   data required time
                                             -2.047750   data arrival time
---------------------------------------------------------------------------------------------
                                             17.753948   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002483    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000059    0.000030    1.000030 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.099593    0.561316    1.561345 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099593    0.000237    1.561582 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.513156    0.453128    2.014710 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.534465    0.082478    2.097188 ^ i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              2.097188   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.712674   19.851233   library setup time
                                             19.851233   data required time
---------------------------------------------------------------------------------------------
                                             19.851233   data required time
                                             -2.097188   data arrival time
---------------------------------------------------------------------------------------------
                                             17.754044   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002407    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000056    0.000028    1.000028 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.104254    0.565732    1.565760 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104254    0.000280    1.566040 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.541232    0.458542    2.024582 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.558335    0.076195    2.100778 ^ i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              2.100778   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.719378   19.855247   library setup time
                                             19.855247   data required time
---------------------------------------------------------------------------------------------
                                             19.855247   data required time
                                             -2.100778   data arrival time
---------------------------------------------------------------------------------------------
                                             17.754469   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000071    0.000035    1.000035 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100054    0.000240    1.562033 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.545434    0.459778    2.021812 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.562950    0.077373    2.099185 ^ i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              2.099185   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.720465   19.854160   library setup time
                                             19.854160   data required time
---------------------------------------------------------------------------------------------
                                             19.854160   data required time
                                             -2.099185   data arrival time
---------------------------------------------------------------------------------------------
                                             17.754974   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002407    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000056    0.000028    1.000028 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.104254    0.565732    1.565760 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104254    0.000280    1.566040 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.541232    0.458542    2.024582 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.550553    0.057302    2.081884 ^ i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              2.081884   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.717209   19.837324   library setup time
                                             19.837324   data required time
---------------------------------------------------------------------------------------------
                                             19.837324   data required time
                                             -2.081884   data arrival time
---------------------------------------------------------------------------------------------
                                             17.755438   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003019    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000082    0.000041    1.000041 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561762    1.561803 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100054    0.000240    1.562043 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.516277    0.419681    1.981724 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.534582    0.076846    2.058570 ^ i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              2.058570   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.712311   19.814972   library setup time
                                             19.814972   data required time
---------------------------------------------------------------------------------------------
                                             19.814972   data required time
                                             -2.058570   data arrival time
---------------------------------------------------------------------------------------------
                                             17.756401   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000056    0.000028    1.000028 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.104742    0.566193    1.566221 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104742    0.000282    1.566503 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.484825    0.415543    1.982046 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.537200    0.121631    2.103677 ^ i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.103677   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.714396   19.860229   library setup time
                                             19.860229   data required time
---------------------------------------------------------------------------------------------
                                             19.860229   data required time
                                             -2.103677   data arrival time
---------------------------------------------------------------------------------------------
                                             17.756552   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003019    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000082    0.000041    1.000041 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561762    1.561803 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100054    0.000240    1.562043 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.516277    0.419681    1.981724 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.535721    0.079014    2.060738 ^ i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              2.060738   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.712616   19.819170   library setup time
                                             19.819170   data required time
---------------------------------------------------------------------------------------------
                                             19.819170   data required time
                                             -2.060738   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758432   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000071    0.000036    1.000036 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.102707    0.564281    1.564317 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102707    0.000259    1.564576 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.510894    0.450340    2.014917 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.517074    0.045528    2.060445 ^ i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              2.060445   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.708184   19.819098   library setup time
                                             19.819098   data required time
---------------------------------------------------------------------------------------------
                                             19.819098   data required time
                                             -2.060445   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758654   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002033    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000043    0.000021    1.000021 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.098740    0.560559    1.560580 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098740    0.000156    1.560736 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.519720    0.449839    2.010575 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.526263    0.047324    2.057899 ^ i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              2.057899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.710350   19.816933   library setup time
                                             19.816933   data required time
---------------------------------------------------------------------------------------------
                                             19.816933   data required time
                                             -2.057899   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759033   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000071    0.000035    1.000035 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100054    0.000240    1.562033 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.545434    0.459778    2.021812 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.554099    0.055613    2.077425 ^ i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              2.077425   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.718045   19.836489   library setup time
                                             19.836489   data required time
---------------------------------------------------------------------------------------------
                                             19.836489   data required time
                                             -2.077425   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759064   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003139    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000083    0.000042    1.000042 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.103731    0.565257    1.565299 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103731    0.000265    1.565563 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.545799    0.435500    2.001063 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.552268    0.050035    2.051098 ^ i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              2.051098   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.716480   19.810801   library setup time
                                             19.810801   data required time
---------------------------------------------------------------------------------------------
                                             19.810801   data required time
                                             -2.051098   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759703   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002407    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000056    0.000028    1.000028 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.104254    0.565732    1.565760 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104254    0.000280    1.566040 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.541232    0.458542    2.024582 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.559333    0.078280    2.102862 ^ i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              2.102862   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.719760   19.862738   library setup time
                                             19.862738   data required time
---------------------------------------------------------------------------------------------
                                             19.862738   data required time
                                             -2.102862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759876   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002782    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000070    0.000035    1.000035 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.099668    0.561390    1.561425 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099668    0.000238    1.561663 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.533715    0.469466    2.031128 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.535191    0.023626    2.054754 ^ i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              2.054754   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.712455   19.814827   library setup time
                                             19.814827   data required time
---------------------------------------------------------------------------------------------
                                             19.814827   data required time
                                             -2.054754   data arrival time
---------------------------------------------------------------------------------------------
                                             17.760073   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000071    0.000035    1.000035 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100054    0.000240    1.562033 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.545434    0.459778    2.021812 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.564064    0.079680    2.101491 ^ i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              2.101491   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.720875   19.861624   library setup time
                                             19.861624   data required time
---------------------------------------------------------------------------------------------
                                             19.861624   data required time
                                             -2.101491   data arrival time
---------------------------------------------------------------------------------------------
                                             17.760134   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000071    0.000036    1.000036 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.102707    0.564281    1.564317 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102707    0.000259    1.564576 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.510894    0.450340    2.014917 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.517884    0.048252    2.063168 ^ i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              2.063168   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.708412   19.823374   library setup time
                                             19.823374   data required time
---------------------------------------------------------------------------------------------
                                             19.823374   data required time
                                             -2.063168   data arrival time
---------------------------------------------------------------------------------------------
                                             17.760204   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002033    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000043    0.000021    1.000021 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.098740    0.560559    1.560580 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098740    0.000156    1.560736 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.519720    0.449839    2.010575 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.527091    0.050041    2.060616 ^ i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              2.060616   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.710582   19.821203   library setup time
                                             19.821203   data required time
---------------------------------------------------------------------------------------------
                                             19.821203   data required time
                                             -2.060616   data arrival time
---------------------------------------------------------------------------------------------
                                             17.760588   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000053    0.000027    1.000027 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.098494    0.560328    1.560355 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098494    0.000153    1.560508 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.560147    0.448072    2.008580 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.563731    0.038341    2.046921 ^ i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              2.046921   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.719183   19.808100   library setup time
                                             19.808100   data required time
---------------------------------------------------------------------------------------------
                                             19.808100   data required time
                                             -2.046921   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761177   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002782    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000070    0.000035    1.000035 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.099668    0.561390    1.561425 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099668    0.000238    1.561663 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.533715    0.469466    2.031128 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.535622    0.026690    2.057818 ^ i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              2.057818   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.712593   19.819193   library setup time
                                             19.819193   data required time
---------------------------------------------------------------------------------------------
                                             19.819193   data required time
                                             -2.057818   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761374   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003048    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000082    0.000041    1.000041 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.100145    0.561849    1.561890 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100145    0.000240    1.562130 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.496193    0.437852    1.999982 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.521394    0.087705    2.087687 ^ i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              2.087687   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.709529   19.849472   library setup time
                                             19.849472   data required time
---------------------------------------------------------------------------------------------
                                             19.849472   data required time
                                             -2.087687   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761786   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000056    0.000028    1.000028 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.104742    0.566193    1.566221 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104742    0.000282    1.566503 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.484825    0.415543    1.982046 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.538852    0.123588    2.105634 ^ i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.105634   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.714932   19.867565   library setup time
                                             19.867565   data required time
---------------------------------------------------------------------------------------------
                                             19.867565   data required time
                                             -2.105634   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761932   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000063    0.000032    1.000032 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561434    1.561466 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099717    0.000238    1.561704 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.516457    0.457922    2.019626 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.520267    0.036335    2.055961 ^ i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              2.055961   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.708937   19.818344   library setup time
                                             19.818344   data required time
---------------------------------------------------------------------------------------------
                                             19.818344   data required time
                                             -2.055961   data arrival time
---------------------------------------------------------------------------------------------
                                             17.762384   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002766    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000071    0.000035    1.000035 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.101397    0.563033    1.563068 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101397    0.000256    1.563324 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.528310    0.457544    2.020868 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.539657    0.061841    2.082709 ^ i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              2.082709   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.713834   19.845165   library setup time
                                             19.845165   data required time
---------------------------------------------------------------------------------------------
                                             19.845165   data required time
                                             -2.082709   data arrival time
---------------------------------------------------------------------------------------------
                                             17.762457   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002407    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000056    0.000028    1.000028 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.104254    0.565732    1.565760 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104254    0.000280    1.566040 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.541232    0.458542    2.024582 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.551289    0.059366    2.083948 ^ i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              2.083948   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.717543   19.847116   library setup time
                                             19.847116   data required time
---------------------------------------------------------------------------------------------
                                             19.847116   data required time
                                             -2.083948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.763168   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000053    0.000027    1.000027 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.098494    0.560328    1.560355 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098494    0.000153    1.560508 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.560147    0.448072    2.008580 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.564234    0.040663    2.049242 ^ i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              2.049242   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.719338   19.812447   library setup time
                                             19.812447   data required time
---------------------------------------------------------------------------------------------
                                             19.812447   data required time
                                             -2.049242   data arrival time
---------------------------------------------------------------------------------------------
                                             17.763205   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000062    0.000031    1.000031 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.099479    0.561208    1.561239 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099479    0.000237    1.561475 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.566746    0.444270    2.005745 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.576666    0.061549    2.067293 ^ i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              2.067293   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.723364   19.831169   library setup time
                                             19.831169   data required time
---------------------------------------------------------------------------------------------
                                             19.831169   data required time
                                             -2.067293   data arrival time
---------------------------------------------------------------------------------------------
                                             17.763874   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000077    0.000038    1.000038 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561276    1.561314 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099544    0.000237    1.561551 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.548157    0.473060    2.034611 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.557229    0.056644    2.091255 ^ i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              2.091255   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.719117   19.855509   library setup time
                                             19.855509   data required time
---------------------------------------------------------------------------------------------
                                             19.855509   data required time
                                             -2.091255   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764254   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000063    0.000032    1.000032 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561434    1.561466 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099717    0.000238    1.561704 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.516457    0.457922    2.019626 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.520830    0.038775    2.058401 ^ i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              2.058401   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.709106   19.822680   library setup time
                                             19.822680   data required time
---------------------------------------------------------------------------------------------
                                             19.822680   data required time
                                             -2.058401   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764278   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002601    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000063    0.000032    1.000031 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.101985    0.563589    1.563620 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101985    0.000259    1.563879 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.544759    0.436787    2.000666 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.550192    0.046174    2.046839 ^ i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              2.046839   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.715991   19.811291   library setup time
                                             19.811291   data required time
---------------------------------------------------------------------------------------------
                                             19.811291   data required time
                                             -2.046839   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764452   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003048    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000082    0.000041    1.000041 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.100145    0.561849    1.561890 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100145    0.000240    1.562130 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.496193    0.437852    1.999982 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.522509    0.089607    2.089588 ^ i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              2.089588   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.709856   19.854052   library setup time
                                             19.854052   data required time
---------------------------------------------------------------------------------------------
                                             19.854052   data required time
                                             -2.089588   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764462   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002766    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000071    0.000035    1.000035 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.101397    0.563033    1.563068 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101397    0.000256    1.563324 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.528310    0.457544    2.020868 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.540535    0.064073    2.084941 ^ i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              2.084941   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.714105   19.849802   library setup time
                                             19.849802   data required time
---------------------------------------------------------------------------------------------
                                             19.849802   data required time
                                             -2.084941   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764862   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003139    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000083    0.000042    1.000042 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.103731    0.565257    1.565299 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103731    0.000265    1.565563 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.545799    0.435500    2.001063 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.551936    0.048911    2.049974 ^ i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              2.049974   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.716439   19.815346   library setup time
                                             19.815346   data required time
---------------------------------------------------------------------------------------------
                                             19.815346   data required time
                                             -2.049974   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765371   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000071    0.000035    1.000035 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100054    0.000240    1.562033 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.545434    0.459778    2.021812 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.554819    0.057716    2.079527 ^ i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              2.079527   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.718376   19.846285   library setup time
                                             19.846285   data required time
---------------------------------------------------------------------------------------------
                                             19.846285   data required time
                                             -2.079527   data arrival time
---------------------------------------------------------------------------------------------
                                             17.766758   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000080    0.000040    1.000040 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100521    0.562206    1.562246 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100521    0.000244    1.562490 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.494279    0.439530    2.002020 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.516201    0.081877    2.083897 ^ i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              2.083897   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.708304   19.850697   library setup time
                                             19.850697   data required time
---------------------------------------------------------------------------------------------
                                             19.850697   data required time
                                             -2.083897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.766798   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000055    0.000027    1.000027 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.102757    0.564318    1.564345 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102757    0.000266    1.564612 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.512613    0.457130    2.021741 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.515158    0.029888    2.051629 ^ i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              2.051629   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.707732   19.819550   library setup time
                                             19.819550   data required time
---------------------------------------------------------------------------------------------
                                             19.819550   data required time
                                             -2.051629   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767921   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002816    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000069    0.000035    1.000035 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.103009    0.564571    1.564606 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103009    0.000259    1.564865 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.534336    0.353365    1.918229 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.599442    0.139045    2.057275 ^ i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              2.057275   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.728733   19.825800   library setup time
                                             19.825800   data required time
---------------------------------------------------------------------------------------------
                                             19.825800   data required time
                                             -2.057275   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768524   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003019    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000082    0.000041    1.000041 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561762    1.561803 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100054    0.000240    1.562043 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.516277    0.419681    1.981724 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.544134    0.093449    2.075172 ^ i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              2.075172   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.714889   19.844110   library setup time
                                             19.844110   data required time
---------------------------------------------------------------------------------------------
                                             19.844110   data required time
                                             -2.075172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768938   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000077    0.000038    1.000038 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561276    1.561314 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099544    0.000237    1.561551 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.548157    0.473060    2.034611 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.558069    0.059074    2.093684 ^ i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              2.093684   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.719462   19.863037   library setup time
                                             19.863037   data required time
---------------------------------------------------------------------------------------------
                                             19.863037   data required time
                                             -2.093684   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769352   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000080    0.000040    1.000040 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100521    0.562206    1.562246 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100521    0.000244    1.562490 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.494279    0.439530    2.002020 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.517281    0.083844    2.085864 ^ i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              2.085864   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.708623   19.855284   library setup time
                                             19.855284   data required time
---------------------------------------------------------------------------------------------
                                             19.855284   data required time
                                             -2.085864   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769421   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000077    0.000038    1.000038 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561276    1.561314 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099544    0.000237    1.561551 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.548157    0.473060    2.034611 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.551050    0.033074    2.067684 ^ i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              2.067684   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.717326   19.837206   library setup time
                                             19.837206   data required time
---------------------------------------------------------------------------------------------
                                             19.837206   data required time
                                             -2.067684   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769522   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000055    0.000027    1.000027 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.102757    0.564318    1.564345 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102757    0.000266    1.564612 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.512613    0.457130    2.021741 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.515566    0.032069    2.053810 ^ i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              2.053810   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.707865   19.823919   library setup time
                                             19.823919   data required time
---------------------------------------------------------------------------------------------
                                             19.823919   data required time
                                             -2.053810   data arrival time
---------------------------------------------------------------------------------------------
                                             17.770109   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002584    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000062    0.000031    1.000031 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.099479    0.561208    1.561239 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099479    0.000237    1.561475 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.566746    0.444270    2.005745 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.577654    0.064131    2.069876 ^ i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              2.069876   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.723758   19.840900   library setup time
                                             19.840900   data required time
---------------------------------------------------------------------------------------------
                                             19.840900   data required time
                                             -2.069876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.771027   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003019    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000082    0.000041    1.000041 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561762    1.561803 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100054    0.000240    1.562043 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.516277    0.419681    1.981724 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.545424    0.095470    2.077193 ^ i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              2.077193   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.715257   19.848650   library setup time
                                             19.848650   data required time
---------------------------------------------------------------------------------------------
                                             19.848650   data required time
                                             -2.077193   data arrival time
---------------------------------------------------------------------------------------------
                                             17.771456   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002059    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000043    0.000022    1.000022 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.100908    0.562562    1.562583 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100908    0.000247    1.562831 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.543429    0.440941    2.003772 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.546580    0.036063    2.039835 ^ i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              2.039835   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.715140   19.812141   library setup time
                                             19.812141   data required time
---------------------------------------------------------------------------------------------
                                             19.812141   data required time
                                             -2.039835   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772306   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000071    0.000035    1.000035 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100054    0.000240    1.562033 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.507359    0.336783    1.898816 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.571925    0.134648    2.033465 ^ i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              2.033465   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.721114   19.806168   library setup time
                                             19.806168   data required time
---------------------------------------------------------------------------------------------
                                             19.806168   data required time
                                             -2.033465   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772703   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002601    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000063    0.000032    1.000031 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.101985    0.563589    1.563620 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101985    0.000259    1.563879 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.544759    0.436787    2.000666 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.549076    0.041774    2.042440 ^ i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              2.042440   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.715765   19.816019   library setup time
                                             19.816019   data required time
---------------------------------------------------------------------------------------------
                                             19.816019   data required time
                                             -2.042440   data arrival time
---------------------------------------------------------------------------------------------
                                             17.773581   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002059    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000043    0.000022    1.000022 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.100908    0.562562    1.562583 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100908    0.000247    1.562831 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.543429    0.440941    2.003772 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.547181    0.038957    2.042729 ^ i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              2.042729   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.715318   19.816467   library setup time
                                             19.816467   data required time
---------------------------------------------------------------------------------------------
                                             19.816467   data required time
                                             -2.042729   data arrival time
---------------------------------------------------------------------------------------------
                                             17.773739   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002483    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000059    0.000030    1.000030 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.099593    0.561316    1.561345 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099593    0.000237    1.561582 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.513156    0.453128    2.014710 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.515796    0.030598    2.045308 ^ i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              2.045308   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.707883   19.819401   library setup time
                                             19.819401   data required time
---------------------------------------------------------------------------------------------
                                             19.819401   data required time
                                             -2.045308   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774092   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002816    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000069    0.000035    1.000035 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.103009    0.564571    1.564606 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103009    0.000259    1.564865 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.534336    0.353365    1.918229 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.601578    0.141386    2.059616 ^ i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              2.059616   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.729397   19.835262   library setup time
                                             19.835262   data required time
---------------------------------------------------------------------------------------------
                                             19.835262   data required time
                                             -2.059616   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775648   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002690    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000066    0.000033    1.000033 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.102990    0.564546    1.564579 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102990    0.000262    1.564841 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.541796    0.468961    2.033802 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.544034    0.029295    2.063097 ^ i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              2.063097   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.715672   19.838860   library setup time
                                             19.838860   data required time
---------------------------------------------------------------------------------------------
                                             19.838860   data required time
                                             -2.063097   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775763   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000055    0.000027    1.000027 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.102757    0.564318    1.564345 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102757    0.000266    1.564612 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.512613    0.457130    2.021741 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.520818    0.052032    2.073773 ^ i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              2.073773   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.709393   19.849607   library setup time
                                             19.849607   data required time
---------------------------------------------------------------------------------------------
                                             19.849607   data required time
                                             -2.073773   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775833   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002609    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000063    0.000031    1.000031 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099442    0.000236    1.561440 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.536596    0.432925    1.994365 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.541405    0.042979    2.037344 ^ i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              2.037344   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.713920   19.813362   library setup time
                                             19.813362   data required time
---------------------------------------------------------------------------------------------
                                             19.813362   data required time
                                             -2.037344   data arrival time
---------------------------------------------------------------------------------------------
                                             17.776018   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000063    0.000032    1.000032 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561434    1.561466 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099717    0.000238    1.561704 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.516457    0.457922    2.019626 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.524742    0.052484    2.072111 ^ i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              2.072111   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.710318   19.848682   library setup time
                                             19.848682   data required time
---------------------------------------------------------------------------------------------
                                             19.848682   data required time
                                             -2.072111   data arrival time
---------------------------------------------------------------------------------------------
                                             17.776571   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002483    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000059    0.000030    1.000030 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.099593    0.561316    1.561345 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099593    0.000237    1.561582 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.513156    0.453128    2.014710 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.516094    0.032172    2.046882 ^ i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              2.046882   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.707990   19.823795   library setup time
                                             19.823795   data required time
---------------------------------------------------------------------------------------------
                                             19.823795   data required time
                                             -2.046882   data arrival time
---------------------------------------------------------------------------------------------
                                             17.776913   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000071    0.000036    1.000036 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.102707    0.564281    1.564317 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102707    0.000259    1.564576 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.510894    0.450340    2.014917 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.520799    0.056919    2.071836 ^ i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              2.071836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.709388   19.849613   library setup time
                                             19.849613   data required time
---------------------------------------------------------------------------------------------
                                             19.849613   data required time
                                             -2.071836   data arrival time
---------------------------------------------------------------------------------------------
                                             17.777777   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002033    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000043    0.000021    1.000021 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.098740    0.560559    1.560580 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098740    0.000156    1.560736 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.519720    0.449839    2.010575 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.530020    0.058573    2.069148 ^ i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              2.069148   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.711562   19.847439   library setup time
                                             19.847439   data required time
---------------------------------------------------------------------------------------------
                                             19.847439   data required time
                                             -2.069148   data arrival time
---------------------------------------------------------------------------------------------
                                             17.778290   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000055    0.000027    1.000027 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.102757    0.564318    1.564345 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102757    0.000266    1.564612 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.512613    0.457130    2.021741 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.521554    0.054214    2.075955 ^ i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              2.075955   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.709630   19.854277   library setup time
                                             19.854277   data required time
---------------------------------------------------------------------------------------------
                                             19.854277   data required time
                                             -2.075955   data arrival time
---------------------------------------------------------------------------------------------
                                             17.778322   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002766    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000071    0.000035    1.000035 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.101397    0.563033    1.563068 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101397    0.000256    1.563324 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.528310    0.457544    2.020868 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.533248    0.041813    2.062680 ^ i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              2.062680   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.713130   19.841404   library setup time
                                             19.841404   data required time
---------------------------------------------------------------------------------------------
                                             19.841404   data required time
                                             -2.062680   data arrival time
---------------------------------------------------------------------------------------------
                                             17.778723   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003139    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000083    0.000042    1.000042 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.103731    0.565257    1.565299 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103731    0.000265    1.565563 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.545799    0.435500    2.001063 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.554348    0.056426    2.057489 ^ i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              2.057489   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.718103   19.836430   library setup time
                                             19.836430   data required time
---------------------------------------------------------------------------------------------
                                             19.836430   data required time
                                             -2.057489   data arrival time
---------------------------------------------------------------------------------------------
                                             17.778942   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000063    0.000032    1.000032 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561434    1.561466 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099717    0.000238    1.561704 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.516457    0.457922    2.019626 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.525487    0.054690    2.074316 ^ i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              2.074316   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.710558   19.853350   library setup time
                                             19.853350   data required time
---------------------------------------------------------------------------------------------
                                             19.853350   data required time
                                             -2.074316   data arrival time
---------------------------------------------------------------------------------------------
                                             17.779034   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000071    0.000036    1.000036 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.102707    0.564281    1.564317 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102707    0.000259    1.564576 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.510894    0.450340    2.014917 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.521583    0.059027    2.073944 ^ i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              2.073944   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.709637   19.854269   library setup time
                                             19.854269   data required time
---------------------------------------------------------------------------------------------
                                             19.854269   data required time
                                             -2.073944   data arrival time
---------------------------------------------------------------------------------------------
                                             17.780325   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002033    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000043    0.000021    1.000021 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.098740    0.560559    1.560580 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098740    0.000156    1.560736 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.519720    0.449839    2.010575 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.530834    0.060721    2.071296 ^ i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              2.071296   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.711818   19.852089   library setup time
                                             19.852089   data required time
---------------------------------------------------------------------------------------------
                                             19.852089   data required time
                                             -2.071296   data arrival time
---------------------------------------------------------------------------------------------
                                             17.780792   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002690    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000066    0.000033    1.000033 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.102990    0.564546    1.564579 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102990    0.000262    1.564841 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.541796    0.468961    2.033802 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.544743    0.033322    2.067125 ^ i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              2.067125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.716000   19.848660   library setup time
                                             19.848660   data required time
---------------------------------------------------------------------------------------------
                                             19.848660   data required time
                                             -2.067125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781534   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002061    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000043    0.000022    1.000022 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.100863    0.562519    1.562540 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100863    0.000247    1.562787 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.527478    0.424039    1.986826 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.533263    0.046764    2.033591 ^ i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              2.033591   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.712000   19.815283   library setup time
                                             19.815283   data required time
---------------------------------------------------------------------------------------------
                                             19.815283   data required time
                                             -2.033591   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781691   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002907    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000077    0.000038    1.000038 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561276    1.561314 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099544    0.000237    1.561551 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.548157    0.473060    2.034611 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.550639    0.030764    2.065374 ^ i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              2.065374   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.717390   19.847269   library setup time
                                             19.847269   data required time
---------------------------------------------------------------------------------------------
                                             19.847269   data required time
                                             -2.065374   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781895   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002782    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000070    0.000035    1.000035 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.099668    0.561390    1.561425 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099668    0.000238    1.561663 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.533715    0.469466    2.031128 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.535776    0.027692    2.058820 ^ i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              2.058820   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.713726   19.840807   library setup time
                                             19.840807   data required time
---------------------------------------------------------------------------------------------
                                             19.840807   data required time
                                             -2.058820   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781986   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002766    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000071    0.000035    1.000035 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.101397    0.563033    1.563068 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101397    0.000256    1.563324 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.528310    0.457544    2.020868 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.537714    0.056574    2.077442 ^ i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              2.077442   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.714517   19.860109   library setup time
                                             19.860109   data required time
---------------------------------------------------------------------------------------------
                                             19.860109   data required time
                                             -2.077442   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782667   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002061    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000043    0.000022    1.000022 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.100863    0.562519    1.562540 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100863    0.000247    1.562787 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.527478    0.424039    1.986826 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.534007    0.049269    2.036096 ^ i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              2.036096   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.712213   19.819572   library setup time
                                             19.819572   data required time
---------------------------------------------------------------------------------------------
                                             19.819572   data required time
                                             -2.036096   data arrival time
---------------------------------------------------------------------------------------------
                                             17.783476   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002690    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000066    0.000033    1.000033 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.102990    0.564546    1.564579 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102990    0.000262    1.564841 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.541796    0.468961    2.033802 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.546255    0.040392    2.074194 ^ i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              2.074194   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.716530   19.858097   library setup time
                                             19.858097   data required time
---------------------------------------------------------------------------------------------
                                             19.858097   data required time
                                             -2.074194   data arrival time
---------------------------------------------------------------------------------------------
                                             17.783901   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002601    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000063    0.000032    1.000031 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.101985    0.563589    1.563620 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101985    0.000259    1.563879 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.544759    0.436787    2.000666 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.551920    0.052047    2.052713 ^ i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              2.052713   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.717531   19.837002   library setup time
                                             19.837002   data required time
---------------------------------------------------------------------------------------------
                                             19.837002   data required time
                                             -2.052713   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784288   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002609    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000063    0.000031    1.000031 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099442    0.000236    1.561440 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.536596    0.432925    1.994365 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.540385    0.039069    2.033433 ^ i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              2.033433   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.713716   19.818069   library setup time
                                             19.818069   data required time
---------------------------------------------------------------------------------------------
                                             19.818069   data required time
                                             -2.033433   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784636   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000063    0.000031    1.000031 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.099598    0.561322    1.561354 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099598    0.000237    1.561590 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.520072    0.418679    1.980269 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.527293    0.051067    2.031336 ^ i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              2.031336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.710593   19.816689   library setup time
                                             19.816689   data required time
---------------------------------------------------------------------------------------------
                                             19.816689   data required time
                                             -2.031336   data arrival time
---------------------------------------------------------------------------------------------
                                             17.785353   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003139    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000083    0.000042    1.000042 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.103731    0.565257    1.565299 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103731    0.000265    1.565563 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.545799    0.435500    2.001063 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.555227    0.058859    2.059922 ^ i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              2.059922   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.718471   19.846189   library setup time
                                             19.846189   data required time
---------------------------------------------------------------------------------------------
                                             19.846189   data required time
                                             -2.059922   data arrival time
---------------------------------------------------------------------------------------------
                                             17.786266   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002766    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000071    0.000035    1.000035 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.101397    0.563033    1.563068 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101397    0.000256    1.563324 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.528310    0.457544    2.020868 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.538855    0.059725    2.080592 ^ i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              2.080592   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.714933   19.867565   library setup time
                                             19.867565   data required time
---------------------------------------------------------------------------------------------
                                             19.867565   data required time
                                             -2.080592   data arrival time
---------------------------------------------------------------------------------------------
                                             17.786974   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002976    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000084    0.000042    1.000042 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561278    1.561320 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099544    0.000237    1.561557 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.523520    0.438249    1.999805 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.525901    0.030187    2.029992 ^ i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              2.029992   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.710265   19.817019   library setup time
                                             19.817019   data required time
---------------------------------------------------------------------------------------------
                                             19.817019   data required time
                                             -2.029992   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787025   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002976    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000084    0.000042    1.000042 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561278    1.561320 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099544    0.000237    1.561557 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.523520    0.438249    1.999805 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.526697    0.034458    2.034264 ^ i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              2.034264   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.710489   19.821295   library setup time
                                             19.821295   data required time
---------------------------------------------------------------------------------------------
                                             19.821295   data required time
                                             -2.034264   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787031   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002782    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000070    0.000035    1.000035 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.099668    0.561390    1.561425 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099668    0.000238    1.561663 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.533715    0.469466    2.031128 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.536493    0.031883    2.063011 ^ i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              2.063011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.714056   19.850603   library setup time
                                             19.850603   data required time
---------------------------------------------------------------------------------------------
                                             19.850603   data required time
                                             -2.063011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787592   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003019    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000082    0.000041    1.000041 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561762    1.561803 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100054    0.000240    1.562043 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.516277    0.419681    1.981724 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.541671    0.089465    2.071189 ^ i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              2.071189   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.715450   19.859177   library setup time
                                             19.859177   data required time
---------------------------------------------------------------------------------------------
                                             19.859177   data required time
                                             -2.071189   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787987   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003019    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000082    0.000041    1.000041 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561762    1.561803 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100054    0.000240    1.562043 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.516277    0.419681    1.981724 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.531922    0.071508    2.053232 ^ i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              2.053232   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.712817   19.841717   library setup time
                                             19.841717   data required time
---------------------------------------------------------------------------------------------
                                             19.841717   data required time
                                             -2.053232   data arrival time
---------------------------------------------------------------------------------------------
                                             17.788485   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002297    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000053    0.000026    1.000026 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.098168    0.560018    1.560045 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098168    0.000152    1.560196 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.526413    0.414395    1.974592 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.533815    0.052028    2.026620 ^ i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              2.026620   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.712130   19.815151   library setup time
                                             19.815151   data required time
---------------------------------------------------------------------------------------------
                                             19.815151   data required time
                                             -2.026620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.788530   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000071    0.000035    1.000035 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100054    0.000240    1.562033 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.507359    0.336783    1.898816 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.563024    0.124867    2.023684 ^ i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              2.023684   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.719053   19.812731   library setup time
                                             19.812731   data required time
---------------------------------------------------------------------------------------------
                                             19.812731   data required time
                                             -2.023684   data arrival time
---------------------------------------------------------------------------------------------
                                             17.789049   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000071    0.000035    1.000035 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100054    0.000240    1.562033 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.507359    0.336783    1.898816 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.579291    0.142447    2.041263 ^ i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              2.041263   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.723983   19.830551   library setup time
                                             19.830551   data required time
---------------------------------------------------------------------------------------------
                                             19.830551   data required time
                                             -2.041263   data arrival time
---------------------------------------------------------------------------------------------
                                             17.789288   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002033    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000043    0.000021    1.000021 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.098740    0.560559    1.560580 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098740    0.000156    1.560736 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.519720    0.449839    2.010575 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.534003    0.068427    2.079002 ^ i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              2.079002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.713789   19.868708   library setup time
                                             19.868708   data required time
---------------------------------------------------------------------------------------------
                                             19.868708   data required time
                                             -2.079002   data arrival time
---------------------------------------------------------------------------------------------
                                             17.789705   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002690    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000066    0.000033    1.000033 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.102990    0.564546    1.564579 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102990    0.000262    1.564841 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.541796    0.468961    2.033802 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.546631    0.041942    2.075745 ^ i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              2.075745   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.716766   19.865732   library setup time
                                             19.865732   data required time
---------------------------------------------------------------------------------------------
                                             19.865732   data required time
                                             -2.075745   data arrival time
---------------------------------------------------------------------------------------------
                                             17.789989   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002782    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000070    0.000035    1.000035 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.099668    0.561390    1.561425 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099668    0.000238    1.561663 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.533715    0.469466    2.031128 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.537816    0.038290    2.069418 ^ i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              2.069418   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.714541   19.860085   library setup time
                                             19.860085   data required time
---------------------------------------------------------------------------------------------
                                             19.860085   data required time
                                             -2.069418   data arrival time
---------------------------------------------------------------------------------------------
                                             17.790665   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002601    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000063    0.000032    1.000031 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.101985    0.563589    1.563620 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101985    0.000259    1.563879 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.544759    0.436787    2.000666 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.552658    0.054306    2.054972 ^ i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              2.054972   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.717866   19.846794   library setup time
                                             19.846794   data required time
---------------------------------------------------------------------------------------------
                                             19.846794   data required time
                                             -2.054972   data arrival time
---------------------------------------------------------------------------------------------
                                             17.791822   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000063    0.000032    1.000032 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561434    1.561466 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099717    0.000238    1.561704 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.516457    0.457922    2.019626 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.524240    0.050946    2.070573 ^ i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              2.070573   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.711341   19.863285   library setup time
                                             19.863285   data required time
---------------------------------------------------------------------------------------------
                                             19.863285   data required time
                                             -2.070573   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792711   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003019    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000082    0.000041    1.000041 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561762    1.561803 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100054    0.000240    1.562043 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.516277    0.419681    1.981724 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.542926    0.091516    2.073240 ^ i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              2.073240   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.715892   19.866606   library setup time
                                             19.866606   data required time
---------------------------------------------------------------------------------------------
                                             19.866606   data required time
                                             -2.073240   data arrival time
---------------------------------------------------------------------------------------------
                                             17.793365   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002059    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000043    0.000022    1.000022 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.100908    0.562562    1.562583 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100908    0.000247    1.562831 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.543429    0.440941    2.003772 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.547528    0.040505    2.044277 ^ i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              2.044277   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.716496   19.838037   library setup time
                                             19.838037   data required time
---------------------------------------------------------------------------------------------
                                             19.838037   data required time
                                             -2.044277   data arrival time
---------------------------------------------------------------------------------------------
                                             17.793760   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000071    0.000036    1.000036 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.102707    0.564281    1.564317 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102707    0.000259    1.564576 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.510894    0.450340    2.014917 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.514733    0.036398    2.051315 ^ i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              2.051315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.708765   19.845768   library setup time
                                             19.845768   data required time
---------------------------------------------------------------------------------------------
                                             19.845768   data required time
                                             -2.051315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.794453   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003048    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000082    0.000041    1.000041 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.100145    0.561849    1.561890 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100145    0.000240    1.562130 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.496193    0.437852    1.999982 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.498634    0.029182    2.029163 ^ i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              2.029163   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.703663   19.823618   library setup time
                                             19.823618   data required time
---------------------------------------------------------------------------------------------
                                             19.823618   data required time
                                             -2.029163   data arrival time
---------------------------------------------------------------------------------------------
                                             17.794456   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002766    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000071    0.000035    1.000035 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.101397    0.563033    1.563068 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101397    0.000256    1.563324 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.528310    0.457544    2.020868 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.531851    0.035779    2.056647 ^ i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              2.056647   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.712961   19.851698   library setup time
                                             19.851698   data required time
---------------------------------------------------------------------------------------------
                                             19.851698   data required time
                                             -2.056647   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795052   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002033    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000043    0.000021    1.000021 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.098740    0.560559    1.560580 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098740    0.000156    1.560736 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.519720    0.449839    2.010575 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.523755    0.037758    2.048333 ^ i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              2.048333   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.710892   19.843639   library setup time
                                             19.843639   data required time
---------------------------------------------------------------------------------------------
                                             19.843639   data required time
                                             -2.048333   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795307   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003019    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000082    0.000041    1.000041 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561762    1.561803 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100054    0.000240    1.562043 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.516277    0.419681    1.981724 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.533254    0.074233    2.055957 ^ i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              2.055957   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.713292   19.851368   library setup time
                                             19.851368   data required time
---------------------------------------------------------------------------------------------
                                             19.851368   data required time
                                             -2.055957   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795410   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000053    0.000027    1.000027 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.098494    0.560328    1.560355 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098494    0.000153    1.560508 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.560147    0.448072    2.008580 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.562313    0.030446    2.039026 ^ i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              2.039026   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.719981   19.834553   library setup time
                                             19.834553   data required time
---------------------------------------------------------------------------------------------
                                             19.834553   data required time
                                             -2.039026   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795527   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000071    0.000036    1.000036 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.102707    0.564281    1.564317 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102707    0.000259    1.564576 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.510894    0.450340    2.014917 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.519637    0.053641    2.068558 ^ i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              2.068558   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.710256   19.864370   library setup time
                                             19.864370   data required time
---------------------------------------------------------------------------------------------
                                             19.864370   data required time
                                             -2.068558   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795813   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003048    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000082    0.000041    1.000041 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.100145    0.561849    1.561890 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100145    0.000240    1.562130 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.496193    0.437852    1.999982 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.499172    0.032008    2.031989 ^ i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              2.031989   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.703895   19.827888   library setup time
                                             19.827888   data required time
---------------------------------------------------------------------------------------------
                                             19.827888   data required time
                                             -2.031989   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795900   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002033    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000043    0.000021    1.000021 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.098740    0.560559    1.560580 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098740    0.000156    1.560736 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.519720    0.449839    2.010575 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.528967    0.055667    2.066242 ^ i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              2.066242   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.712455   19.862169   library setup time
                                             19.862169   data required time
---------------------------------------------------------------------------------------------
                                             19.862169   data required time
                                             -2.066242   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795927   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000055    0.000027    1.000027 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.102757    0.564318    1.564345 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102757    0.000266    1.564612 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.512613    0.457130    2.021741 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.519102    0.046535    2.068276 ^ i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              2.068276   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.710130   19.864496   library setup time
                                             19.864496   data required time
---------------------------------------------------------------------------------------------
                                             19.864496   data required time
                                             -2.068276   data arrival time
---------------------------------------------------------------------------------------------
                                             17.796221   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000080    0.000040    1.000040 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100521    0.562206    1.562246 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100521    0.000244    1.562490 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.494279    0.439530    2.002020 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.496230    0.026119    2.028139 ^ i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              2.028139   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.702790   19.824492   library setup time
                                             19.824492   data required time
---------------------------------------------------------------------------------------------
                                             19.824492   data required time
                                             -2.028139   data arrival time
---------------------------------------------------------------------------------------------
                                             17.796352   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002789    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000071    0.000035    1.000035 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.100054    0.561758    1.561793 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100054    0.000240    1.562033 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.507359    0.336783    1.898816 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.581361    0.144619    2.043436 ^ i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              2.043436   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.724632   19.840029   library setup time
                                             19.840029   data required time
---------------------------------------------------------------------------------------------
                                             19.840029   data required time
                                             -2.043436   data arrival time
---------------------------------------------------------------------------------------------
                                             17.796593   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000055    0.000027    1.000027 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.102757    0.564318    1.564345 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102757    0.000266    1.564612 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.512613    0.457130    2.021741 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.514736    0.027424    2.049165 ^ i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              2.049165   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.708766   19.845766   library setup time
                                             19.845766   data required time
---------------------------------------------------------------------------------------------
                                             19.845766   data required time
                                             -2.049165   data arrival time
---------------------------------------------------------------------------------------------
                                             17.796602   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000063    0.000031    1.000031 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.099598    0.561322    1.561354 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099598    0.000237    1.561590 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.520072    0.418679    1.980269 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.525285    0.044358    2.024627 ^ i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              2.024627   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.710156   19.821629   library setup time
                                             19.821629   data required time
---------------------------------------------------------------------------------------------
                                             19.821629   data required time
                                             -2.024627   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797001   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002782    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000070    0.000035    1.000035 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.099668    0.561390    1.561425 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099668    0.000238    1.561663 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.533715    0.469466    2.031128 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.538089    0.039468    2.070596 ^ i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              2.070596   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.714752   19.867744   library setup time
                                             19.867744   data required time
---------------------------------------------------------------------------------------------
                                             19.867744   data required time
                                             -2.070596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797150   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000063    0.000031    1.000031 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099460    0.561190    1.561221 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099460    0.000236    1.561458 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.514659    0.414565    1.976023 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.520190    0.044959    2.020982 ^ i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              2.020982   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.708918   19.818363   library setup time
                                             19.818363   data required time
---------------------------------------------------------------------------------------------
                                             19.818363   data required time
                                             -2.020982   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797380   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002297    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000053    0.000026    1.000026 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.098168    0.560018    1.560045 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098168    0.000152    1.560196 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.526413    0.414395    1.974592 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.532448    0.047690    2.022282 ^ i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              2.022282   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.711845   19.819941   library setup time
                                             19.819941   data required time
---------------------------------------------------------------------------------------------
                                             19.819941   data required time
                                             -2.022282   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797659   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000080    0.000040    1.000040 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100521    0.562206    1.562246 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100521    0.000244    1.562490 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.494279    0.439530    2.002020 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.496698    0.028885    2.030905 ^ i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              2.030905   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.702997   19.828789   library setup time
                                             19.828789   data required time
---------------------------------------------------------------------------------------------
                                             19.828789   data required time
                                             -2.030905   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797882   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002609    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000063    0.000031    1.000031 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099442    0.000236    1.561440 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.536596    0.432925    1.994365 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.542472    0.046928    2.041293 ^ i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              2.041293   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.715304   19.839230   library setup time
                                             19.839230   data required time
---------------------------------------------------------------------------------------------
                                             19.839230   data required time
                                             -2.041293   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797935   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000063    0.000032    1.000032 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561434    1.561466 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099717    0.000238    1.561704 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.516457    0.457922    2.019626 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.524958    0.053135    2.072761 ^ i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              2.072761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.711657   19.870842   library setup time
                                             19.870842   data required time
---------------------------------------------------------------------------------------------
                                             19.870842   data required time
                                             -2.072761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798080   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002608    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000063    0.000031    1.000031 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099442    0.000236    1.561440 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.510044    0.413498    1.974938 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.515800    0.045494    2.020432 ^ i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              2.020432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.707883   19.819399   library setup time
                                             19.819399   data required time
---------------------------------------------------------------------------------------------
                                             19.819399   data required time
                                             -2.020432   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798965   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002061    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000043    0.000022    1.000022 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.100863    0.562519    1.562540 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100863    0.000247    1.562787 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.527478    0.424039    1.986826 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.535539    0.053951    2.040778 ^ i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              2.040778   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.713670   19.840864   library setup time
                                             19.840864   data required time
---------------------------------------------------------------------------------------------
                                             19.840864   data required time
                                             -2.040778   data arrival time
---------------------------------------------------------------------------------------------
                                             17.800085   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000063    0.000032    1.000032 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561434    1.561466 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099717    0.000238    1.561704 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.516457    0.457922    2.019626 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.518201    0.025092    2.044719 ^ i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              2.044719   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.709583   19.844950   library setup time
                                             19.844950   data required time
---------------------------------------------------------------------------------------------
                                             19.844950   data required time
                                             -2.044719   data arrival time
---------------------------------------------------------------------------------------------
                                             17.800232   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002059    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000043    0.000022    1.000022 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.100908    0.562562    1.562583 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100908    0.000247    1.562831 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.543429    0.440941    2.003772 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.548050    0.042690    2.046462 ^ i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              2.046462   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.716780   19.847879   library setup time
                                             19.847879   data required time
---------------------------------------------------------------------------------------------
                                             19.847879   data required time
                                             -2.046462   data arrival time
---------------------------------------------------------------------------------------------
                                             17.801418   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000055    0.000027    1.000027 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.102757    0.564318    1.564345 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102757    0.000266    1.564612 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.512613    0.457130    2.021741 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.519725    0.048606    2.070347 ^ i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              2.070347   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.710424   19.872074   library setup time
                                             19.872074   data required time
---------------------------------------------------------------------------------------------
                                             19.872074   data required time
                                             -2.070347   data arrival time
---------------------------------------------------------------------------------------------
                                             17.801727   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003016    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000082    0.000041    1.000041 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100135    0.000240    1.562120 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.665613    0.504839    2.066959 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.747058    0.177500    2.244460 ^ i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              2.244460   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.511577   20.047424   library setup time
                                             20.047424   data required time
---------------------------------------------------------------------------------------------
                                             20.047424   data required time
                                             -2.244460   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802965   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002608    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000063    0.000031    1.000031 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099442    0.000236    1.561440 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.510044    0.413498    1.974938 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.515891    0.045805    2.020743 ^ i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              2.020743   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.707942   19.823843   library setup time
                                             19.823843   data required time
---------------------------------------------------------------------------------------------
                                             19.823843   data required time
                                             -2.020743   data arrival time
---------------------------------------------------------------------------------------------
                                             17.803101   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003016    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000082    0.000041    1.000041 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100135    0.000240    1.562120 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.665613    0.504839    2.066959 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.750355    0.181215    2.248174 ^ i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              2.248174   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.511734   20.052172   library setup time
                                             20.052172   data required time
---------------------------------------------------------------------------------------------
                                             20.052172   data required time
                                             -2.248174   data arrival time
---------------------------------------------------------------------------------------------
                                             17.803997   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002400    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000055    0.000027    1.000027 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.102757    0.564318    1.564345 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102757    0.000266    1.564612 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.512613    0.457130    2.021741 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.515119    0.029669    2.051410 ^ i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              2.051410   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.709017   19.855642   library setup time
                                             19.855642   data required time
---------------------------------------------------------------------------------------------
                                             19.855642   data required time
                                             -2.051410   data arrival time
---------------------------------------------------------------------------------------------
                                             17.804234   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000053    0.000027    1.000027 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.098494    0.560328    1.560355 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098494    0.000153    1.560508 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.560147    0.448072    2.008580 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.562375    0.030845    2.039424 ^ i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              2.039424   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.720156   19.844503   library setup time
                                             19.844503   data required time
---------------------------------------------------------------------------------------------
                                             19.844503   data required time
                                             -2.039424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.805079   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002483    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000059    0.000030    1.000030 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.099593    0.561316    1.561345 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099593    0.000237    1.561582 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.513156    0.453128    2.014710 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.515012    0.025916    2.040626 ^ i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              2.040626   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.708831   19.845703   library setup time
                                             19.845703   data required time
---------------------------------------------------------------------------------------------
                                             19.845703   data required time
                                             -2.040626   data arrival time
---------------------------------------------------------------------------------------------
                                             17.805075   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000071    0.000036    1.000036 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.102707    0.564281    1.564317 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102707    0.000259    1.564576 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.510894    0.450340    2.014917 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.514503    0.035357    2.050274 ^ i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              2.050274   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.708872   19.855787   library setup time
                                             19.855787   data required time
---------------------------------------------------------------------------------------------
                                             19.855787   data required time
                                             -2.050274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.805511   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002609    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000063    0.000031    1.000031 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099442    0.000236    1.561440 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.536596    0.432925    1.994365 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.543090    0.049031    2.043396 ^ i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              2.043396   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.715611   19.849049   library setup time
                                             19.849049   data required time
---------------------------------------------------------------------------------------------
                                             19.849049   data required time
                                             -2.043396   data arrival time
---------------------------------------------------------------------------------------------
                                             17.805655   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000063    0.000031    1.000031 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.099598    0.561322    1.561354 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099598    0.000237    1.561590 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.520072    0.418679    1.980269 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.529155    0.056395    2.036664 ^ i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              2.036664   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.712165   19.842369   library setup time
                                             19.842369   data required time
---------------------------------------------------------------------------------------------
                                             19.842369   data required time
                                             -2.036664   data arrival time
---------------------------------------------------------------------------------------------
                                             17.805704   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002033    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000043    0.000021    1.000021 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.098740    0.560559    1.560580 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098740    0.000156    1.560736 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.519720    0.449839    2.010575 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.523243    0.035436    2.046011 ^ i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              2.046011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.710932   19.853727   library setup time
                                             19.853727   data required time
---------------------------------------------------------------------------------------------
                                             19.853727   data required time
                                             -2.046011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807716   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002061    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000043    0.000022    1.000022 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.100863    0.562519    1.562540 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100863    0.000247    1.562787 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.527478    0.424039    1.986826 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.536276    0.056028    2.042854 ^ i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              2.042854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.714005   19.850655   library setup time
                                             19.850655   data required time
---------------------------------------------------------------------------------------------
                                             19.850655   data required time
                                             -2.042854   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807800   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000063    0.000032    1.000032 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561434    1.561466 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099717    0.000238    1.561704 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.516457    0.457922    2.019626 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.518422    0.026561    2.046187 ^ i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              2.046187   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.709796   19.854864   library setup time
                                             19.854864   data required time
---------------------------------------------------------------------------------------------
                                             19.854864   data required time
                                             -2.046187   data arrival time
---------------------------------------------------------------------------------------------
                                             17.808676   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002297    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000053    0.000026    1.000026 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.098168    0.560018    1.560045 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098168    0.000152    1.560196 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.526413    0.414395    1.974592 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.535736    0.057407    2.031999 ^ i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              2.031999   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.713716   19.840818   library setup time
                                             19.840818   data required time
---------------------------------------------------------------------------------------------
                                             19.840818   data required time
                                             -2.031999   data arrival time
---------------------------------------------------------------------------------------------
                                             17.808821   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000073    0.000037    1.000036 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102571    0.564149    1.564185 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102571    0.000264    1.564449 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.504674    0.424536    1.988985 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.506110    0.023785    2.012769 ^ i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              2.012769   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.705599   19.821682   library setup time
                                             19.821682   data required time
---------------------------------------------------------------------------------------------
                                             19.821682   data required time
                                             -2.012769   data arrival time
---------------------------------------------------------------------------------------------
                                             17.808914   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000063    0.000031    1.000031 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099460    0.561190    1.561221 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099460    0.000236    1.561458 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.514659    0.414565    1.976023 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.518447    0.038122    2.014145 ^ i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              2.014145   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.708544   19.823240   library setup time
                                             19.823240   data required time
---------------------------------------------------------------------------------------------
                                             19.823240   data required time
                                             -2.014145   data arrival time
---------------------------------------------------------------------------------------------
                                             17.809095   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000073    0.000037    1.000036 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102571    0.564149    1.564185 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102571    0.000264    1.564449 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.504674    0.424536    1.988985 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.506626    0.027369    2.016354 ^ i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              2.016354   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.705757   19.826027   library setup time
                                             19.826027   data required time
---------------------------------------------------------------------------------------------
                                             19.826027   data required time
                                             -2.016354   data arrival time
---------------------------------------------------------------------------------------------
                                             17.809673   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002483    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000059    0.000030    1.000030 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.099593    0.561316    1.561345 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099593    0.000237    1.561582 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.513156    0.453128    2.014710 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.515377    0.028209    2.042919 ^ i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              2.042919   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.709078   19.855583   library setup time
                                             19.855583   data required time
---------------------------------------------------------------------------------------------
                                             19.855583   data required time
                                             -2.042919   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812664   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.551062    0.170685    2.052803 ^ i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              2.052803   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.716722   19.865778   library setup time
                                             19.865778   data required time
---------------------------------------------------------------------------------------------
                                             19.865778   data required time
                                             -2.052803   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812975   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002976    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000084    0.000042    1.000042 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561278    1.561320 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099544    0.000237    1.561557 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.523520    0.438249    1.999805 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.525889    0.030116    2.029921 ^ i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              2.029921   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.711395   19.843138   library setup time
                                             19.843138   data required time
---------------------------------------------------------------------------------------------
                                             19.843138   data required time
                                             -2.029921   data arrival time
---------------------------------------------------------------------------------------------
                                             17.813217   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000063    0.000031    1.000031 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.099598    0.561322    1.561354 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099598    0.000237    1.561590 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.520072    0.418679    1.980269 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.529945    0.058469    2.038738 ^ i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              2.038738   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.712512   19.852148   library setup time
                                             19.852148   data required time
---------------------------------------------------------------------------------------------
                                             19.852148   data required time
                                             -2.038738   data arrival time
---------------------------------------------------------------------------------------------
                                             17.813410   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.550639    0.170288    2.052407 ^ i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              2.052407   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.716631   19.865868   library setup time
                                             19.865868   data required time
---------------------------------------------------------------------------------------------
                                             19.865868   data required time
                                             -2.052407   data arrival time
---------------------------------------------------------------------------------------------
                                             17.813461   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002483    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000059    0.000030    1.000030 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.099593    0.561316    1.561345 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099593    0.000237    1.561582 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.513156    0.453128    2.014710 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.516985    0.036416    2.051126 ^ i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              2.051126   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.709630   19.864996   library setup time
                                             19.864996   data required time
---------------------------------------------------------------------------------------------
                                             19.864996   data required time
                                             -2.051126   data arrival time
---------------------------------------------------------------------------------------------
                                             17.813868   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.550187    0.169864    2.051982 ^ i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              2.051982   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.716534   19.865963   library setup time
                                             19.865963   data required time
---------------------------------------------------------------------------------------------
                                             19.865963   data required time
                                             -2.051982   data arrival time
---------------------------------------------------------------------------------------------
                                             17.813982   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.549577    0.169290    2.051409 ^ i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              2.051409   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.716403   19.866095   library setup time
                                             19.866095   data required time
---------------------------------------------------------------------------------------------
                                             19.866095   data required time
                                             -2.051409   data arrival time
---------------------------------------------------------------------------------------------
                                             17.814688   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.548535    0.168308    2.050426 ^ i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              2.050426   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.716180   19.866320   library setup time
                                             19.866320   data required time
---------------------------------------------------------------------------------------------
                                             19.866320   data required time
                                             -2.050426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.815893   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002297    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000053    0.000026    1.000026 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.098168    0.560018    1.560045 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098168    0.000152    1.560196 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.526413    0.414395    1.974592 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.536542    0.059477    2.034069 ^ i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              2.034069   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.714067   19.850594   library setup time
                                             19.850594   data required time
---------------------------------------------------------------------------------------------
                                             19.850594   data required time
                                             -2.034069   data arrival time
---------------------------------------------------------------------------------------------
                                             17.816525   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.547511    0.167341    2.049459 ^ i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              2.049459   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.715961   19.866537   library setup time
                                             19.866537   data required time
---------------------------------------------------------------------------------------------
                                             19.866537   data required time
                                             -2.049459   data arrival time
---------------------------------------------------------------------------------------------
                                             17.817078   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000071    0.000036    1.000036 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.102707    0.564281    1.564317 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102707    0.000259    1.564576 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.510894    0.450340    2.014917 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.515589    0.040010    2.054926 ^ i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              2.054926   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.709449   19.873049   library setup time
                                             19.873049   data required time
---------------------------------------------------------------------------------------------
                                             19.873049   data required time
                                             -2.054926   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818123   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000063    0.000031    1.000031 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099460    0.561190    1.561221 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099460    0.000236    1.561458 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.514659    0.414565    1.976023 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.521604    0.049605    2.025628 ^ i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              2.025628   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.710385   19.844149   library setup time
                                             19.844149   data required time
---------------------------------------------------------------------------------------------
                                             19.844149   data required time
                                             -2.025628   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818520   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.546285    0.166179    2.048297 ^ i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              2.048297   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.715698   19.866800   library setup time
                                             19.866800   data required time
---------------------------------------------------------------------------------------------
                                             19.866800   data required time
                                             -2.048297   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818502   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002608    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000063    0.000031    1.000031 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099442    0.000236    1.561440 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.510044    0.413498    1.974938 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.517639    0.051302    2.026240 ^ i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              2.026240   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.709450   19.845083   library setup time
                                             19.845083   data required time
---------------------------------------------------------------------------------------------
                                             19.845083   data required time
                                             -2.026240   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818842   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002483    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000059    0.000030    1.000030 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.099593    0.561316    1.561345 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099593    0.000237    1.561582 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.513156    0.453128    2.014710 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.517500    0.038635    2.053345 ^ i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              2.053345   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.709899   19.872599   library setup time
                                             19.872599   data required time
---------------------------------------------------------------------------------------------
                                             19.872599   data required time
                                             -2.053345   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819254   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.530210    0.150596    2.032714 ^ i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              2.032714   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.711931   19.852730   library setup time
                                             19.852730   data required time
---------------------------------------------------------------------------------------------
                                             19.852730   data required time
                                             -2.032714   data arrival time
---------------------------------------------------------------------------------------------
                                             17.820017   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.544905    0.164868    2.046986 ^ i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              2.046986   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.715402   19.867098   library setup time
                                             19.867098   data required time
---------------------------------------------------------------------------------------------
                                             19.867098   data required time
                                             -2.046986   data arrival time
---------------------------------------------------------------------------------------------
                                             17.820110   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002976    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000084    0.000042    1.000042 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.099544    0.561278    1.561320 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099544    0.000237    1.561557 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.523520    0.438249    1.999805 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.526111    0.031385    2.031190 ^ i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              2.031190   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.711608   19.853052   library setup time
                                             19.853052   data required time
---------------------------------------------------------------------------------------------
                                             19.853052   data required time
                                             -2.031190   data arrival time
---------------------------------------------------------------------------------------------
                                             17.821861   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.527777    0.148172    2.030290 ^ i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              2.030290   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.711409   19.853251   library setup time
                                             19.853251   data required time
---------------------------------------------------------------------------------------------
                                             19.853251   data required time
                                             -2.030290   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822960   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000080    0.000040    1.000040 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100521    0.562206    1.562246 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100521    0.000244    1.562490 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.494279    0.439530    2.002020 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.496049    0.024946    2.026966 ^ i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              2.026966   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.703858   19.850674   library setup time
                                             19.850674   data required time
---------------------------------------------------------------------------------------------
                                             19.850674   data required time
                                             -2.026966   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823709   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003048    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000082    0.000041    1.000041 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.100145    0.561849    1.561890 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100145    0.000240    1.562130 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.496193    0.437852    1.999982 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.498094    0.025970    2.025951 ^ i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              2.025951   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.704601   19.849932   library setup time
                                             19.849932   data required time
---------------------------------------------------------------------------------------------
                                             19.849932   data required time
                                             -2.025951   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823980   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000056    0.000028    1.000028 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.104742    0.566193    1.566221 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104742    0.000282    1.566503 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.484825    0.415543    1.982046 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.486100    0.021960    2.004006 ^ i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              2.004006   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.699113   19.828169   library setup time
                                             19.828169   data required time
---------------------------------------------------------------------------------------------
                                             19.828169   data required time
                                             -2.004006   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824162   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003016    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000082    0.000041    1.000041 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100135    0.000240    1.562120 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.665613    0.504839    2.066959 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.741253    0.170853    2.237813 ^ i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              2.237813   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.512133   20.062492   library setup time
                                             20.062492   data required time
---------------------------------------------------------------------------------------------
                                             20.062492   data required time
                                             -2.237813   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824680   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000056    0.000028    1.000028 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.104742    0.566193    1.566221 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104742    0.000282    1.566503 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.484825    0.415543    1.982046 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.486596    0.025538    2.007584 ^ i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              2.007584   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.699330   19.832455   library setup time
                                             19.832455   data required time
---------------------------------------------------------------------------------------------
                                             19.832455   data required time
                                             -2.007584   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824871   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002608    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000063    0.000031    1.000031 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.099442    0.561172    1.561204 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099442    0.000236    1.561440 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.510044    0.413498    1.974938 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.518616    0.054068    2.029006 ^ i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              2.029006   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.709842   19.854818   library setup time
                                             19.854818   data required time
---------------------------------------------------------------------------------------------
                                             19.854818   data required time
                                             -2.029006   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825813   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000063    0.000031    1.000031 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099460    0.561190    1.561221 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099460    0.000236    1.561458 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.514659    0.414565    1.976023 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.522326    0.051769    2.027792 ^ i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              2.027792   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.710716   19.853943   library setup time
                                             19.853943   data required time
---------------------------------------------------------------------------------------------
                                             19.853943   data required time
                                             -2.027792   data arrival time
---------------------------------------------------------------------------------------------
                                             17.826151   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.523645    0.144007    2.026125 ^ i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              2.026125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.710523   19.854137   library setup time
                                             19.854137   data required time
---------------------------------------------------------------------------------------------
                                             19.854137   data required time
                                             -2.026125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828012   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003016    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000082    0.000041    1.000041 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100135    0.000240    1.562120 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.665613    0.504839    2.066959 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.744573    0.174672    2.241631 ^ i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              2.241631   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.512347   20.070152   library setup time
                                             20.070152   data required time
---------------------------------------------------------------------------------------------
                                             20.070152   data required time
                                             -2.241631   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828522   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002535    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000060    0.000030    1.000030 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561433    1.561463 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099717    0.000238    1.561701 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.604737    0.389556    1.951257 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.789040    0.265943    2.217200 ^ i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              2.217200   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.513038   20.045961   library setup time
                                             20.045961   data required time
---------------------------------------------------------------------------------------------
                                             20.045961   data required time
                                             -2.217200   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828762   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003048    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000082    0.000041    1.000041 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.100145    0.561849    1.561890 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100145    0.000240    1.562130 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.496193    0.437852    1.999982 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.498906    0.030651    2.030632 ^ i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              2.030632   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.705056   19.859604   library setup time
                                             19.859604   data required time
---------------------------------------------------------------------------------------------
                                             19.859604   data required time
                                             -2.030632   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828972   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000080    0.000040    1.000040 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100521    0.562206    1.562246 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100521    0.000244    1.562490 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.494279    0.439530    2.002020 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.496791    0.029396    2.031416 ^ i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              2.031416   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.704289   19.860373   library setup time
                                             19.860373   data required time
---------------------------------------------------------------------------------------------
                                             19.860373   data required time
                                             -2.031416   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828955   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002535    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000060    0.000030    1.000030 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561433    1.561463 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099717    0.000238    1.561701 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.604737    0.389556    1.951257 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.792229    0.268744    2.220001 ^ i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              2.220001   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.513191   20.050714   library setup time
                                             20.050714   data required time
---------------------------------------------------------------------------------------------
                                             20.050714   data required time
                                             -2.220001   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830715   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000080    0.000040    1.000040 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100521    0.562206    1.562246 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100521    0.000244    1.562490 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.494279    0.439530    2.002020 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.498240    0.036335    2.038355 ^ i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              2.038355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.704988   19.869637   library setup time
                                             19.869637   data required time
---------------------------------------------------------------------------------------------
                                             19.869637   data required time
                                             -2.038355   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831282   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003048    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000082    0.000041    1.000041 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.100145    0.561849    1.561890 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100145    0.000240    1.562130 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.496193    0.437852    1.999982 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.500380    0.037468    2.037449 ^ i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              2.037449   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.705717   19.868908   library setup time
                                             19.868908   data required time
---------------------------------------------------------------------------------------------
                                             19.868908   data required time
                                             -2.037449   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831459   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.508770    0.128946    2.024182 ^ i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              2.024182   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.707334   19.857327   library setup time
                                             19.857327   data required time
---------------------------------------------------------------------------------------------
                                             19.857327   data required time
                                             -2.024182   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833145   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.519195    0.139447    2.021565 ^ i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              2.021565   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.709569   19.855091   library setup time
                                             19.855091   data required time
---------------------------------------------------------------------------------------------
                                             19.855091   data required time
                                             -2.021565   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833525   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.508412    0.128557    2.023793 ^ i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              2.023793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.707257   19.857403   library setup time
                                             19.857403   data required time
---------------------------------------------------------------------------------------------
                                             19.857403   data required time
                                             -2.023793   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833611   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.521984    0.142902    2.038137 ^ i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              2.038137   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.710487   19.872011   library setup time
                                             19.872011   data required time
---------------------------------------------------------------------------------------------
                                             19.872011   data required time
                                             -2.038137   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833874   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.521852    0.142766    2.038002 ^ i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              2.038002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.710459   19.872038   library setup time
                                             19.872038   data required time
---------------------------------------------------------------------------------------------
                                             19.872038   data required time
                                             -2.038002   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834038   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.508042    0.128155    2.023391 ^ i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              2.023391   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.707178   19.857481   library setup time
                                             19.857481   data required time
---------------------------------------------------------------------------------------------
                                             19.857481   data required time
                                             -2.023391   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834091   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.521485    0.142387    2.037623 ^ i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              2.037623   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.710380   19.872116   library setup time
                                             19.872116   data required time
---------------------------------------------------------------------------------------------
                                             19.872116   data required time
                                             -2.037623   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834494   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.520885    0.141768    2.037004 ^ i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              2.037004   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.710252   19.872246   library setup time
                                             19.872246   data required time
---------------------------------------------------------------------------------------------
                                             19.872246   data required time
                                             -2.037004   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835243   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000073    0.000037    1.000036 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102571    0.564149    1.564185 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102571    0.000264    1.564449 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.504674    0.424536    1.988985 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.506002    0.022944    2.011929 ^ i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              2.011929   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.706707   19.847826   library setup time
                                             19.847826   data required time
---------------------------------------------------------------------------------------------
                                             19.847826   data required time
                                             -2.011929   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835897   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.520202    0.141062    2.036297 ^ i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              2.036297   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.710105   19.872393   library setup time
                                             19.872393   data required time
---------------------------------------------------------------------------------------------
                                             19.872393   data required time
                                             -2.036297   data arrival time
---------------------------------------------------------------------------------------------
                                             17.836094   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.516563    0.136758    2.018876 ^ i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              2.018876   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.709004   19.855656   library setup time
                                             19.855656   data required time
---------------------------------------------------------------------------------------------
                                             19.855656   data required time
                                             -2.018876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.836781   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.519391    0.140220    2.035456 ^ i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              2.035456   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.709932   19.872566   library setup time
                                             19.872566   data required time
---------------------------------------------------------------------------------------------
                                             19.872566   data required time
                                             -2.035456   data arrival time
---------------------------------------------------------------------------------------------
                                             17.837111   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.505719    0.125612    2.020848 ^ i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              2.020848   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.706679   19.857981   library setup time
                                             19.857981   data required time
---------------------------------------------------------------------------------------------
                                             19.857981   data required time
                                             -2.020848   data arrival time
---------------------------------------------------------------------------------------------
                                             17.837133   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.519192    0.140013    2.035249 ^ i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              2.035249   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.709889   19.872608   library setup time
                                             19.872608   data required time
---------------------------------------------------------------------------------------------
                                             19.872608   data required time
                                             -2.035249   data arrival time
---------------------------------------------------------------------------------------------
                                             17.837360   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.518957    0.139768    2.035004 ^ i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              2.035004   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.709839   19.872660   library setup time
                                             19.872660   data required time
---------------------------------------------------------------------------------------------
                                             19.872660   data required time
                                             -2.035004   data arrival time
---------------------------------------------------------------------------------------------
                                             17.837654   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000080    0.000040    1.000040 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100521    0.562206    1.562246 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100521    0.000244    1.562490 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.494279    0.439530    2.002020 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.498429    0.037131    2.039151 ^ i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              2.039151   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.705204   19.877295   library setup time
                                             19.877295   data required time
---------------------------------------------------------------------------------------------
                                             19.877295   data required time
                                             -2.039151   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838144   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003048    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000082    0.000041    1.000041 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.100145    0.561849    1.561890 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100145    0.000240    1.562130 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.496193    0.437852    1.999982 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.500530    0.038081    2.038063 ^ i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              2.038063   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.705899   19.876598   library setup time
                                             19.876598   data required time
---------------------------------------------------------------------------------------------
                                             19.876598   data required time
                                             -2.038063   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838537   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002456    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000058    0.000029    1.000029 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.103388    0.564914    1.564943 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103388    0.000275    1.565218 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.653074    0.531389    2.096607 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.685354    0.113994    2.210601 ^ i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              2.210601   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.509430   20.049572   library setup time
                                             20.049572   data required time
---------------------------------------------------------------------------------------------
                                             20.049572   data required time
                                             -2.210601   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838970   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.513776    0.133850    2.015968 ^ i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              2.015968   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.708407   19.856253   library setup time
                                             19.856253   data required time
---------------------------------------------------------------------------------------------
                                             19.856253   data required time
                                             -2.015968   data arrival time
---------------------------------------------------------------------------------------------
                                             17.840284   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002456    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000058    0.000029    1.000029 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.103388    0.564914    1.564943 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103388    0.000275    1.565218 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.653074    0.531389    2.096607 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.687274    0.117272    2.213879 ^ i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              2.213879   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.509539   20.054367   library setup time
                                             20.054367   data required time
---------------------------------------------------------------------------------------------
                                             20.054367   data required time
                                             -2.213879   data arrival time
---------------------------------------------------------------------------------------------
                                             17.840488   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.502286    0.121803    2.017039 ^ i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              2.017039   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.705944   19.858717   library setup time
                                             19.858717   data required time
---------------------------------------------------------------------------------------------
                                             19.858717   data required time
                                             -2.017039   data arrival time
---------------------------------------------------------------------------------------------
                                             17.841677   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002048    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000043    0.000022    1.000022 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.098781    0.560598    1.560619 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098781    0.000156    1.560775 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.691994    0.565316    2.126091 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.697287    0.049642    2.175733 ^ i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              2.175733   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.509628   20.017654   library setup time
                                             20.017654   data required time
---------------------------------------------------------------------------------------------
                                             20.017654   data required time
                                             -2.175733   data arrival time
---------------------------------------------------------------------------------------------
                                             17.841921   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002048    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000043    0.000022    1.000022 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.098781    0.560598    1.560619 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098781    0.000156    1.560775 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.691994    0.565316    2.126091 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.698238    0.053663    2.179754 ^ i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              2.179754   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.509686   20.022100   library setup time
                                             20.022100   data required time
---------------------------------------------------------------------------------------------
                                             20.022100   data required time
                                             -2.179754   data arrival time
---------------------------------------------------------------------------------------------
                                             17.842346   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000073    0.000037    1.000036 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102571    0.564149    1.564185 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102571    0.000264    1.564449 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.504674    0.424536    1.988985 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.506320    0.025324    2.014309 ^ i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              2.014309   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.706943   19.857716   library setup time
                                             19.857716   data required time
---------------------------------------------------------------------------------------------
                                             19.857716   data required time
                                             -2.014309   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843407   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.510660    0.130562    2.012680 ^ i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              2.012680   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.707739   19.856920   library setup time
                                             19.856920   data required time
---------------------------------------------------------------------------------------------
                                             19.856920   data required time
                                             -2.012680   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844240   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.499514    0.118680    2.013916 ^ i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              2.013916   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.705289   19.859371   library setup time
                                             19.859371   data required time
---------------------------------------------------------------------------------------------
                                             19.859371   data required time
                                             -2.013916   data arrival time
---------------------------------------------------------------------------------------------
                                             17.845455   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000056    0.000028    1.000028 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.104742    0.566193    1.566221 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104742    0.000282    1.566503 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.484825    0.415543    1.982046 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.486259    0.023181    2.005227 ^ i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              2.005227   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.700304   19.854229   library setup time
                                             19.854229   data required time
---------------------------------------------------------------------------------------------
                                             19.854229   data required time
                                             -2.005227   data arrival time
---------------------------------------------------------------------------------------------
                                             17.849001   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.497095    0.115916    2.011152 ^ i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              2.011152   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.704470   19.860191   library setup time
                                             19.860191   data required time
---------------------------------------------------------------------------------------------
                                             19.860191   data required time
                                             -2.011152   data arrival time
---------------------------------------------------------------------------------------------
                                             17.849039   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002999    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000081    0.000041    1.000041 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100135    0.000240    1.562120 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.444026    0.319998    1.882118 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.506046    0.125616    2.007734 ^ i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              2.007734   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.706750   19.857910   library setup time
                                             19.857910   data required time
---------------------------------------------------------------------------------------------
                                             19.857910   data required time
                                             -2.007734   data arrival time
---------------------------------------------------------------------------------------------
                                             17.850176   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002535    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000060    0.000030    1.000030 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561433    1.561463 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099717    0.000238    1.561701 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.604737    0.389556    1.951257 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.781727    0.259474    2.210731 ^ i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              2.210731   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.513542   20.061085   library setup time
                                             20.061085   data required time
---------------------------------------------------------------------------------------------
                                             20.061085   data required time
                                             -2.210731   data arrival time
---------------------------------------------------------------------------------------------
                                             17.850353   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000082    0.000041    1.000041 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100181    0.561882    1.561923 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100181    0.000241    1.562164 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.684159    0.557050    2.119215 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.689925    0.051514    2.170728 ^ i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              2.170728   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.509396   20.022388   library setup time
                                             20.022388   data required time
---------------------------------------------------------------------------------------------
                                             20.022388   data required time
                                             -2.170728   data arrival time
---------------------------------------------------------------------------------------------
                                             17.851660   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000082    0.000041    1.000041 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100181    0.561882    1.561923 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100181    0.000241    1.562164 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.684159    0.557050    2.119215 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.688767    0.046364    2.165579 ^ i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              2.165579   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.509331   20.017950   library setup time
                                             20.017950   data required time
---------------------------------------------------------------------------------------------
                                             20.017950   data required time
                                             -2.165579   data arrival time
---------------------------------------------------------------------------------------------
                                             17.852373   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000082    0.000041    1.000041 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100181    0.561882    1.561923 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100181    0.000241    1.562164 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.684159    0.557050    2.119215 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.697037    0.075206    2.194420 ^ i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              2.194420   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.509836   20.049164   library setup time
                                             20.049164   data required time
---------------------------------------------------------------------------------------------
                                             20.049164   data required time
                                             -2.194420   data arrival time
---------------------------------------------------------------------------------------------
                                             17.854744   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002535    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000060    0.000030    1.000030 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561433    1.561463 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099717    0.000238    1.561701 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.604737    0.389556    1.951257 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.784986    0.262365    2.213622 ^ i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              2.213622   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.513753   20.068745   library setup time
                                             20.068745   data required time
---------------------------------------------------------------------------------------------
                                             20.068745   data required time
                                             -2.213622   data arrival time
---------------------------------------------------------------------------------------------
                                             17.855124   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000082    0.000041    1.000041 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100181    0.561882    1.561923 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100181    0.000241    1.562164 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.684159    0.557050    2.119215 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.698479    0.079099    2.198314 ^ i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              2.198314   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.509929   20.053978   library setup time
                                             20.053978   data required time
---------------------------------------------------------------------------------------------
                                             20.053978   data required time
                                             -2.198314   data arrival time
---------------------------------------------------------------------------------------------
                                             17.855663   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003027    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000082    0.000041    1.000041 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100180    0.561882    1.561923 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100180    0.000240    1.562163 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.444412    0.333072    1.895236 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.492282    0.110360    2.005595 ^ i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              2.005595   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.702841   19.861820   library setup time
                                             19.861820   data required time
---------------------------------------------------------------------------------------------
                                             19.861820   data required time
                                             -2.005595   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856224   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002419    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000056    0.000028    1.000028 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.104742    0.566193    1.566221 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104742    0.000282    1.566503 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.484825    0.415543    1.982046 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.486578    0.025419    2.007464 ^ i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              2.007464   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.700581   19.864079   library setup time
                                             19.864079   data required time
---------------------------------------------------------------------------------------------
                                             19.864079   data required time
                                             -2.007464   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856615   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002048    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000043    0.000022    1.000022 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.098781    0.560598    1.560619 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098781    0.000156    1.560775 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.691994    0.565316    2.126091 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.700786    0.063071    2.189162 ^ i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              2.189162   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.509967   20.049034   library setup time
                                             20.049034   data required time
---------------------------------------------------------------------------------------------
                                             20.049034   data required time
                                             -2.189162   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859871   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003085    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000083    0.000041    1.000041 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100178    0.561880    1.561922 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100178    0.000240    1.562162 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.664882    0.540774    2.102936 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.671813    0.055435    2.158371 ^ i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              2.158371   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.508741   20.018539   library setup time
                                             20.018539   data required time
---------------------------------------------------------------------------------------------
                                             20.018539   data required time
                                             -2.158371   data arrival time
---------------------------------------------------------------------------------------------
                                             17.860168   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003085    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000083    0.000041    1.000041 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100178    0.561880    1.561922 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100178    0.000240    1.562162 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.664882    0.540774    2.102936 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.672912    0.059388    2.162324 ^ i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              2.162324   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.508804   20.022982   library setup time
                                             20.022982   data required time
---------------------------------------------------------------------------------------------
                                             20.022982   data required time
                                             -2.162324   data arrival time
---------------------------------------------------------------------------------------------
                                             17.860657   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002048    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000043    0.000022    1.000022 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.098781    0.560598    1.560619 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098781    0.000156    1.560775 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.691994    0.565316    2.126091 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.701832    0.066517    2.192608 ^ i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              2.192608   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.510046   20.053862   library setup time
                                             20.053862   data required time
---------------------------------------------------------------------------------------------
                                             20.053862   data required time
                                             -2.192608   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861254   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100135    0.000240    1.562120 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.661143    0.536521    2.098641 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.668329    0.056275    2.154916 ^ i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              2.154916   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.508620   20.018661   library setup time
                                             20.018661   data required time
---------------------------------------------------------------------------------------------
                                             20.018661   data required time
                                             -2.154916   data arrival time
---------------------------------------------------------------------------------------------
                                             17.863745   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100135    0.000240    1.562120 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.661143    0.536521    2.098641 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.669406    0.060067    2.158708 ^ i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              2.158708   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.508682   20.023102   library setup time
                                             20.023102   data required time
---------------------------------------------------------------------------------------------
                                             20.023102   data required time
                                             -2.158708   data arrival time
---------------------------------------------------------------------------------------------
                                             17.864395   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002456    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000058    0.000029    1.000029 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.103388    0.564914    1.564943 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103388    0.000275    1.565218 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.653074    0.531389    2.096607 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.661058    0.058812    2.155419 ^ i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              2.155419   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.508392   20.023394   library setup time
                                             20.023394   data required time
---------------------------------------------------------------------------------------------
                                             20.023394   data required time
                                             -2.155419   data arrival time
---------------------------------------------------------------------------------------------
                                             17.867973   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003085    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000083    0.000041    1.000041 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100178    0.561880    1.561922 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100178    0.000240    1.562162 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.664882    0.540774    2.102936 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.679397    0.078471    2.181406 ^ i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              2.181406   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.509222   20.049778   library setup time
                                             20.049778   data required time
---------------------------------------------------------------------------------------------
                                             20.049778   data required time
                                             -2.181406   data arrival time
---------------------------------------------------------------------------------------------
                                             17.868370   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003085    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000083    0.000041    1.000041 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100178    0.561880    1.561922 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100178    0.000240    1.562162 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.664882    0.540774    2.102936 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.680842    0.082092    2.185028 ^ i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              2.185028   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.509315   20.054592   library setup time
                                             20.054592   data required time
---------------------------------------------------------------------------------------------
                                             20.054592   data required time
                                             -2.185028   data arrival time
---------------------------------------------------------------------------------------------
                                             17.869564   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100135    0.000240    1.562120 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.661143    0.536521    2.098641 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.676960    0.081516    2.180156 ^ i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              2.180156   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.509138   20.049862   library setup time
                                             20.049862   data required time
---------------------------------------------------------------------------------------------
                                             20.049862   data required time
                                             -2.180156   data arrival time
---------------------------------------------------------------------------------------------
                                             17.869707   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002456    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000058    0.000029    1.000029 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.103388    0.564914    1.564943 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103388    0.000275    1.565218 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.653074    0.531389    2.096607 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.659304    0.052430    2.149038 ^ i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              2.149038   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.508306   20.018976   library setup time
                                             20.018976   data required time
---------------------------------------------------------------------------------------------
                                             20.018976   data required time
                                             -2.149038   data arrival time
---------------------------------------------------------------------------------------------
                                             17.869938   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002048    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000043    0.000022    1.000022 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.098781    0.560598    1.560619 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098781    0.000156    1.560775 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.691994    0.565316    2.126091 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.696919    0.047986    2.174077 ^ i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              2.174077   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.510368   20.044165   library setup time
                                             20.044165   data required time
---------------------------------------------------------------------------------------------
                                             20.044165   data required time
                                             -2.174077   data arrival time
---------------------------------------------------------------------------------------------
                                             17.870089   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100135    0.000240    1.562120 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.661143    0.536521    2.098641 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.678580    0.085387    2.184027 ^ i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              2.184027   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.509236   20.054670   library setup time
                                             20.054670   data required time
---------------------------------------------------------------------------------------------
                                             20.054670   data required time
                                             -2.184027   data arrival time
---------------------------------------------------------------------------------------------
                                             17.870642   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002048    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000043    0.000022    1.000022 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.098781    0.560598    1.560619 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098781    0.000156    1.560775 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.691994    0.565316    2.126091 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.698743    0.055668    2.181759 ^ i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              2.181759   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.510539   20.054121   library setup time
                                             20.054121   data required time
---------------------------------------------------------------------------------------------
                                             20.054121   data required time
                                             -2.181759   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872362   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002048    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000043    0.000022    1.000022 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.098781    0.560598    1.560619 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098781    0.000156    1.560775 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.691994    0.565316    2.126091 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.701092    0.064100    2.190191 ^ i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              2.190191   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.510736   20.063889   library setup time
                                             20.063889   data required time
---------------------------------------------------------------------------------------------
                                             20.063889   data required time
                                             -2.190191   data arrival time
---------------------------------------------------------------------------------------------
                                             17.873697   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000082    0.000041    1.000041 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100181    0.561882    1.561923 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100181    0.000241    1.562164 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.684159    0.557050    2.119215 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.689475    0.049586    2.168800 ^ i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              2.168800   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.510109   20.044424   library setup time
                                             20.044424   data required time
---------------------------------------------------------------------------------------------
                                             20.044424   data required time
                                             -2.168800   data arrival time
---------------------------------------------------------------------------------------------
                                             17.875624   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000082    0.000041    1.000041 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100181    0.561882    1.561923 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100181    0.000241    1.562164 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.684159    0.557050    2.119215 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.694819    0.068774    2.187989 ^ i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              2.187989   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.510517   20.064108   library setup time
                                             20.064108   data required time
---------------------------------------------------------------------------------------------
                                             20.064108   data required time
                                             -2.187989   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876120   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000082    0.000041    1.000041 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100181    0.561882    1.561923 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100181    0.000241    1.562164 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.684159    0.557050    2.119215 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.696182    0.072804    2.192019 ^ i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              2.192019   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.510663   20.071836   library setup time
                                             20.071836   data required time
---------------------------------------------------------------------------------------------
                                             20.071836   data required time
                                             -2.192019   data arrival time
---------------------------------------------------------------------------------------------
                                             17.879818   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003060    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000082    0.000041    1.000041 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100181    0.561882    1.561923 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100181    0.000241    1.562164 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.684159    0.557050    2.119215 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.690836    0.055185    2.174399 ^ i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              2.174399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.510263   20.054396   library setup time
                                             20.054396   data required time
---------------------------------------------------------------------------------------------
                                             20.054396   data required time
                                             -2.174399   data arrival time
---------------------------------------------------------------------------------------------
                                             17.879997   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000067    0.000034    1.000033 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.103157    0.564701    1.564735 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103157    0.000267    1.565001 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.637461    0.528638    2.093639 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.642348    0.045912    2.139551 ^ i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              2.139551   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.507716   20.019566   library setup time
                                             20.019566   data required time
---------------------------------------------------------------------------------------------
                                             20.019566   data required time
                                             -2.139551   data arrival time
---------------------------------------------------------------------------------------------
                                             17.880014   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000067    0.000034    1.000033 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.103157    0.564701    1.564735 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103157    0.000267    1.565001 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.637461    0.528638    2.093639 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.643321    0.049997    2.143636 ^ i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              2.143636   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.507774   20.024010   library setup time
                                             20.024010   data required time
---------------------------------------------------------------------------------------------
                                             20.024010   data required time
                                             -2.143636   data arrival time
---------------------------------------------------------------------------------------------
                                             17.880373   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002048    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000043    0.000022    1.000022 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.098781    0.560598    1.560619 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098781    0.000156    1.560775 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.691994    0.565316    2.126091 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.701312    0.064829    2.190920 ^ i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              2.190920   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.510841   20.071657   library setup time
                                             20.071657   data required time
---------------------------------------------------------------------------------------------
                                             20.071657   data required time
                                             -2.190920   data arrival time
---------------------------------------------------------------------------------------------
                                             17.880737   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000067    0.000034    1.000033 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.103157    0.564701    1.564735 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103157    0.000267    1.565001 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.637461    0.528638    2.093639 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.649801    0.071011    2.164650 ^ i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              2.164650   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.508192   20.050808   library setup time
                                             20.050808   data required time
---------------------------------------------------------------------------------------------
                                             20.050808   data required time
                                             -2.164650   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886158   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000067    0.000034    1.000033 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.103157    0.564701    1.564735 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103157    0.000267    1.565001 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.637461    0.528638    2.093639 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.651039    0.074316    2.167955 ^ i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              2.167955   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.508278   20.055630   library setup time
                                             20.055630   data required time
---------------------------------------------------------------------------------------------
                                             20.055630   data required time
                                             -2.167955   data arrival time
---------------------------------------------------------------------------------------------
                                             17.887674   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003085    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000083    0.000041    1.000041 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100178    0.561880    1.561922 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100178    0.000240    1.562162 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.664882    0.540774    2.102936 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.676321    0.070117    2.173052 ^ i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              2.173052   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.509874   20.064753   library setup time
                                             20.064753   data required time
---------------------------------------------------------------------------------------------
                                             20.064753   data required time
                                             -2.173052   data arrival time
---------------------------------------------------------------------------------------------
                                             17.891699   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100135    0.000240    1.562120 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.661143    0.536521    2.098641 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.673635    0.072910    2.171551 ^ i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              2.171551   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.509780   20.064844   library setup time
                                             20.064844   data required time
---------------------------------------------------------------------------------------------
                                             20.064844   data required time
                                             -2.171551   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893293   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003085    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000083    0.000041    1.000041 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100178    0.561880    1.561922 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100178    0.000240    1.562162 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.664882    0.540774    2.102936 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.677616    0.073754    2.176690 ^ i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              2.176690   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.510016   20.072481   library setup time
                                             20.072481   data required time
---------------------------------------------------------------------------------------------
                                             20.072481   data required time
                                             -2.176690   data arrival time
---------------------------------------------------------------------------------------------
                                             17.895790   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003085    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000083    0.000041    1.000041 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100178    0.561880    1.561922 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100178    0.000240    1.562162 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.664882    0.540774    2.102936 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.669449    0.045606    2.148541 ^ i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              2.148541   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.509412   20.045120   library setup time
                                             20.045120   data required time
---------------------------------------------------------------------------------------------
                                             20.045120   data required time
                                             -2.148541   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896580   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100135    0.000240    1.562120 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.661143    0.536521    2.098641 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.674989    0.076537    2.175178 ^ i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              2.175178   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.509925   20.072573   library setup time
                                             20.072573   data required time
---------------------------------------------------------------------------------------------
                                             20.072573   data required time
                                             -2.175178   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897396   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100135    0.000240    1.562120 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.661143    0.536521    2.098641 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.666234    0.047912    2.146553 ^ i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              2.146553   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.509300   20.045233   library setup time
                                             20.045233   data required time
---------------------------------------------------------------------------------------------
                                             20.045233   data required time
                                             -2.146553   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898678   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003070    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000085    0.000042    1.000042 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.100772    0.562446    1.562489 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100772    0.000243    1.562732 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.601008    0.499911    2.062643 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.608270    0.053733    2.116376 ^ i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              2.116376   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.506530   20.020752   library setup time
                                             20.020752   data required time
---------------------------------------------------------------------------------------------
                                             20.020752   data required time
                                             -2.116376   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904375   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002456    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000058    0.000029    1.000029 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.103388    0.564914    1.564943 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103388    0.000275    1.565218 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.653074    0.531389    2.096607 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.657405    0.044299    2.140906 ^ i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              2.140906   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.508993   20.045540   library setup time
                                             20.045540   data required time
---------------------------------------------------------------------------------------------
                                             20.045540   data required time
                                             -2.140906   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904633   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003070    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000085    0.000042    1.000042 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.100772    0.562446    1.562489 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100772    0.000243    1.562732 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.601008    0.499911    2.062643 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.609455    0.057668    2.120311 ^ i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              2.120311   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.506596   20.025188   library setup time
                                             20.025188   data required time
---------------------------------------------------------------------------------------------
                                             20.025188   data required time
                                             -2.120311   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904879   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003016    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000082    0.000041    1.000041 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100135    0.000240    1.562120 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.665613    0.504839    2.066959 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.669873    0.046003    2.112962 ^ i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              2.112962   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.508674   20.018608   library setup time
                                             20.018608   data required time
---------------------------------------------------------------------------------------------
                                             20.018608   data required time
                                             -2.112962   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905645   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003016    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000082    0.000041    1.000041 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100135    0.000240    1.562120 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.665613    0.504839    2.066959 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.670743    0.049971    2.116930 ^ i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              2.116930   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.508729   20.023056   library setup time
                                             20.023056   data required time
---------------------------------------------------------------------------------------------
                                             20.023056   data required time
                                             -2.116930   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906126   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003085    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000083    0.000041    1.000041 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.100178    0.561880    1.561922 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100178    0.000240    1.562162 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.664882    0.540774    2.102936 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.669350    0.045139    2.148075 ^ i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              2.148075   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.509516   20.055143   library setup time
                                             20.055143   data required time
---------------------------------------------------------------------------------------------
                                             20.055143   data required time
                                             -2.148075   data arrival time
---------------------------------------------------------------------------------------------
                                             17.907070   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000067    0.000034    1.000033 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.103157    0.564701    1.564735 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103157    0.000267    1.565001 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.637461    0.528638    2.093639 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.647377    0.064031    2.157670 ^ i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              2.157670   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.508866   20.065760   library setup time
                                             20.065760   data required time
---------------------------------------------------------------------------------------------
                                             20.065760   data required time
                                             -2.157670   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908091   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002456    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000058    0.000029    1.000029 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.103388    0.564914    1.564943 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103388    0.000275    1.565218 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.653074    0.531389    2.096607 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.658461    0.049016    2.145623 ^ i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              2.145623   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.509137   20.055523   library setup time
                                             20.055523   data required time
---------------------------------------------------------------------------------------------
                                             20.055523   data required time
                                             -2.145623   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909899   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000067    0.000034    1.000033 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.103157    0.564701    1.564735 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103157    0.000267    1.565001 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.637461    0.528638    2.093639 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.641565    0.042296    2.135935 ^ i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              2.135935   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.508442   20.046091   library setup time
                                             20.046091   data required time
---------------------------------------------------------------------------------------------
                                             20.046091   data required time
                                             -2.135935   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910158   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003024    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000082    0.000041    1.000041 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100135    0.000240    1.562120 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.661143    0.536521    2.098641 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.665494    0.044524    2.143165 ^ i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              2.143165   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.509382   20.055279   library setup time
                                             20.055279   data required time
---------------------------------------------------------------------------------------------
                                             20.055279   data required time
                                             -2.143165   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912115   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000067    0.000034    1.000033 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.103157    0.564701    1.564735 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103157    0.000267    1.565001 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.637461    0.528638    2.093639 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.648532    0.067457    2.161096 ^ i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              2.161096   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.509004   20.073494   library setup time
                                             20.073494   data required time
---------------------------------------------------------------------------------------------
                                             20.073494   data required time
                                             -2.161096   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912397   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002456    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000058    0.000029    1.000029 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.103388    0.564914    1.564943 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103388    0.000275    1.565218 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.653074    0.531389    2.096607 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.659836    0.054457    2.151064 ^ i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              2.151064   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.509300   20.065327   library setup time
                                             20.065327   data required time
---------------------------------------------------------------------------------------------
                                             20.065327   data required time
                                             -2.151064   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914263   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002404    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000053    0.000027    1.000027 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002360    0.048992    0.515386    1.515413 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.048992    0.000045    1.515458 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044760    0.141473    0.206966    1.722424 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.141504    0.002058    1.724482 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651445    0.417228    0.274714    1.999196 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.477419    0.121631    2.120828 v i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              2.120828   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.496272   20.035513   library setup time
                                             20.035513   data required time
---------------------------------------------------------------------------------------------
                                             20.035513   data required time
                                             -2.120828   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914686   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002404    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000053    0.000027    1.000027 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002360    0.048992    0.515386    1.515413 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.048992    0.000045    1.515458 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044760    0.141473    0.206966    1.722424 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.141504    0.002058    1.724482 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651445    0.417228    0.274714    1.999196 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.474024    0.117883    2.117079 v i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              2.117079   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.495268   20.032015   library setup time
                                             20.032015   data required time
---------------------------------------------------------------------------------------------
                                             20.032015   data required time
                                             -2.117079   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914934   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000067    0.000034    1.000033 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.103157    0.564701    1.564735 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103157    0.000267    1.565001 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.637461    0.528638    2.093639 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.642658    0.047260    2.140899 ^ i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              2.140899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.508587   20.056072   library setup time
                                             20.056072   data required time
---------------------------------------------------------------------------------------------
                                             20.056072   data required time
                                             -2.140899   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915174   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003070    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000085    0.000042    1.000042 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.100772    0.562446    1.562489 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100772    0.000243    1.562732 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.601008    0.499911    2.062643 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.615333    0.073960    2.136602 ^ i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              2.136602   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.506993   20.052008   library setup time
                                             20.052008   data required time
---------------------------------------------------------------------------------------------
                                             20.052008   data required time
                                             -2.136602   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915405   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003070    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000085    0.000042    1.000042 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.100772    0.562446    1.562489 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100772    0.000243    1.562732 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.601008    0.499911    2.062643 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.616641    0.077100    2.139743 ^ i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              2.139743   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.507081   20.056826   library setup time
                                             20.056826   data required time
---------------------------------------------------------------------------------------------
                                             20.056826   data required time
                                             -2.139743   data arrival time
---------------------------------------------------------------------------------------------
                                             17.917084   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002456    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000058    0.000029    1.000029 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.103388    0.564914    1.564943 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103388    0.000275    1.565218 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.653074    0.531389    2.096607 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.660549    0.057043    2.153651 ^ i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              2.153651   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.509422   20.073076   library setup time
                                             20.073076   data required time
---------------------------------------------------------------------------------------------
                                             20.073076   data required time
                                             -2.153651   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919424   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002535    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000060    0.000030    1.000030 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561433    1.561463 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099717    0.000238    1.561701 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.604737    0.389556    1.951257 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.667478    0.145994    2.097251 ^ i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              2.097251   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.508591   20.018692   library setup time
                                             20.018692   data required time
---------------------------------------------------------------------------------------------
                                             20.018692   data required time
                                             -2.097251   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921440   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002535    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000060    0.000030    1.000030 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561433    1.561463 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099717    0.000238    1.561701 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.604737    0.389556    1.951257 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.670618    0.149617    2.100873 ^ i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              2.100873   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.508724   20.023062   library setup time
                                             20.023062   data required time
---------------------------------------------------------------------------------------------
                                             20.023062   data required time
                                             -2.100873   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922188   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003034    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000082    0.000041    1.000041 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100135    0.000240    1.562120 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.577322    0.488560    2.050681 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.582303    0.043991    2.094671 ^ i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              2.094671   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069   20.777281 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527283   clock uncertainty
                                  0.000000   20.527283   clock reconvergence pessimism
                                 -0.505627   20.021656   library setup time
                                             20.021656   data required time
---------------------------------------------------------------------------------------------
                                             20.021656   data required time
                                             -2.094671   data arrival time
---------------------------------------------------------------------------------------------
                                             17.926985   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002404    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000053    0.000027    1.000027 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002360    0.048992    0.515386    1.515413 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.048992    0.000045    1.515458 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044760    0.141473    0.206966    1.722424 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.141504    0.002058    1.724482 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651445    0.417228    0.274714    1.999196 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.486952    0.131844    2.131040 v i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              2.131040   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.499215   20.059786   library setup time
                                             20.059786   data required time
---------------------------------------------------------------------------------------------
                                             20.059786   data required time
                                             -2.131040   data arrival time
---------------------------------------------------------------------------------------------
                                             17.928745   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003034    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000082    0.000041    1.000041 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100135    0.000240    1.562120 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.577322    0.488560    2.050681 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.582873    0.046280    2.096961 ^ i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              2.096961   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572   20.781784 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531784   clock uncertainty
                                  0.000000   20.531784   clock reconvergence pessimism
                                 -0.505671   20.026115   library setup time
                                             20.026115   data required time
---------------------------------------------------------------------------------------------
                                             20.026115   data required time
                                             -2.096961   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929153   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002404    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000053    0.000027    1.000027 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002360    0.048992    0.515386    1.515413 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.048992    0.000045    1.515458 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044760    0.141473    0.206966    1.722424 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.141504    0.002058    1.724482 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651445    0.417228    0.274714    1.999196 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.489586    0.134593    2.133790 v i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              2.133790   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.500017   20.063889   library setup time
                                             20.063889   data required time
---------------------------------------------------------------------------------------------
                                             20.063889   data required time
                                             -2.133790   data arrival time
---------------------------------------------------------------------------------------------
                                             17.930099   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003016    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000082    0.000041    1.000041 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100135    0.000240    1.562120 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.665613    0.504839    2.066959 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.670231    0.047690    2.114649 ^ i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              2.114649   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.509439   20.045094   library setup time
                                             20.045094   data required time
---------------------------------------------------------------------------------------------
                                             20.045094   data required time
                                             -2.114649   data arrival time
---------------------------------------------------------------------------------------------
                                             17.930443   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003034    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000082    0.000041    1.000041 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100135    0.000240    1.562120 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.577322    0.488560    2.050681 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.589641    0.067361    2.118042 ^ i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              2.118042   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088788   20.809000 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.559000   clock uncertainty
                                  0.000000   20.559000   clock reconvergence pessimism
                                 -0.506099   20.052902   library setup time
                                             20.052902   data required time
---------------------------------------------------------------------------------------------
                                             20.052902   data required time
                                             -2.118042   data arrival time
---------------------------------------------------------------------------------------------
                                             17.934862   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003016    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000082    0.000041    1.000041 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100135    0.000240    1.562120 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.665613    0.504839    2.066959 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.671388    0.052653    2.119612 ^ i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              2.119612   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.509587   20.055073   library setup time
                                             20.055073   data required time
---------------------------------------------------------------------------------------------
                                             20.055073   data required time
                                             -2.119612   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935459   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003034    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000082    0.000041    1.000041 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100135    0.000240    1.562120 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.577322    0.488560    2.050681 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.590714    0.070096    2.120776 ^ i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              2.120776   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007836   20.194164 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526047   20.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093694   20.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.563908   clock uncertainty
                                  0.000000   20.563908   clock reconvergence pessimism
                                 -0.506179   20.057728   library setup time
                                             20.057728   data required time
---------------------------------------------------------------------------------------------
                                             20.057728   data required time
                                             -2.120776   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936953   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003070    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000085    0.000042    1.000042 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.100772    0.562446    1.562489 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100772    0.000243    1.562732 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.601008    0.499911    2.062643 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.612571    0.066831    2.129473 ^ i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              2.129473   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.507655   20.066971   library setup time
                                             20.066971   data required time
---------------------------------------------------------------------------------------------
                                             20.066971   data required time
                                             -2.129473   data arrival time
---------------------------------------------------------------------------------------------
                                             17.937498   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003070    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000085    0.000042    1.000042 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.100772    0.562446    1.562489 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100772    0.000243    1.562732 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.601008    0.499911    2.062643 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.605960    0.044938    2.107582 ^ i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              2.107582   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.507203   20.047329   library setup time
                                             20.047329   data required time
---------------------------------------------------------------------------------------------
                                             20.047329   data required time
                                             -2.107582   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939749   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003070    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000085    0.000042    1.000042 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.100772    0.562446    1.562489 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100772    0.000243    1.562732 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.601008    0.499911    2.062643 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.613433    0.069138    2.131781 ^ i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              2.131781   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.507783   20.074717   library setup time
                                             20.074717   data required time
---------------------------------------------------------------------------------------------
                                             20.074717   data required time
                                             -2.131781   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942934   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002535    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000060    0.000030    1.000030 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561433    1.561463 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099717    0.000238    1.561701 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.604737    0.389556    1.951257 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.666151    0.144448    2.095705 ^ i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              2.095705   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.509297   20.045235   library setup time
                                             20.045235   data required time
---------------------------------------------------------------------------------------------
                                             20.045235   data required time
                                             -2.095705   data arrival time
---------------------------------------------------------------------------------------------
                                             17.949530   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002404    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000053    0.000027    1.000027 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002360    0.048992    0.515386    1.515413 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.048992    0.000045    1.515458 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044760    0.141473    0.206966    1.722424 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.141504    0.002058    1.724482 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651445    0.417228    0.274714    1.999196 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.481359    0.125905    2.125102 v i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              2.125102   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.498360   20.076265   library setup time
                                             20.076265   data required time
---------------------------------------------------------------------------------------------
                                             20.076265   data required time
                                             -2.125102   data arrival time
---------------------------------------------------------------------------------------------
                                             17.951162   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002404    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000053    0.000027    1.000027 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002360    0.048992    0.515386    1.515413 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.048992    0.000045    1.515458 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044760    0.141473    0.206966    1.722424 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.141504    0.002058    1.724482 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651445    0.417228    0.274714    1.999196 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.466277    0.109073    2.108270 v i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              2.108270   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.493786   20.060747   library setup time
                                             20.060747   data required time
---------------------------------------------------------------------------------------------
                                             20.060747   data required time
                                             -2.108270   data arrival time
---------------------------------------------------------------------------------------------
                                             17.952477   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002535    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000060    0.000030    1.000030 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.099717    0.561433    1.561463 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099717    0.000238    1.561701 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.604737    0.389556    1.951257 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.671246    0.150336    2.101592 ^ i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              2.101592   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.509582   20.055079   library setup time
                                             20.055079   data required time
---------------------------------------------------------------------------------------------
                                             20.055079   data required time
                                             -2.101592   data arrival time
---------------------------------------------------------------------------------------------
                                             17.953485   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003034    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000082    0.000041    1.000041 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100135    0.000240    1.562120 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.577322    0.488560    2.050681 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.587677    0.062037    2.112718 ^ i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              2.112718   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124279   20.824625 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.574625   clock uncertainty
                                  0.000000   20.574625   clock reconvergence pessimism
                                 -0.506789   20.067837   library setup time
                                             20.067837   data required time
---------------------------------------------------------------------------------------------
                                             20.067837   data required time
                                             -2.112718   data arrival time
---------------------------------------------------------------------------------------------
                                             17.955118   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003070    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000085    0.000042    1.000042 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.100772    0.562446    1.562489 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100772    0.000243    1.562732 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.601008    0.499911    2.062643 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.604403    0.037664    2.100307 ^ i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              2.100307   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.507256   20.057404   library setup time
                                             20.057404   data required time
---------------------------------------------------------------------------------------------
                                             20.057404   data required time
                                             -2.100307   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957096   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003034    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000082    0.000041    1.000041 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100135    0.000240    1.562120 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.577322    0.488560    2.050681 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.588605    0.064608    2.115289 ^ i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              2.115289   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.506919   20.075579   library setup time
                                             20.075579   data required time
---------------------------------------------------------------------------------------------
                                             20.075579   data required time
                                             -2.115289   data arrival time
---------------------------------------------------------------------------------------------
                                             17.960289   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003034    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000082    0.000041    1.000041 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100135    0.000240    1.562120 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.577322    0.488560    2.050681 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.580550    0.035888    2.086568 ^ i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              2.086568   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104187   20.804531 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.554533   clock uncertainty
                                  0.000000   20.554533   clock reconvergence pessimism
                                 -0.506319   20.048214   library setup time
                                             20.048214   data required time
---------------------------------------------------------------------------------------------
                                             20.048214   data required time
                                             -2.086568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.961647   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003034    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000082    0.000041    1.000041 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.100135    0.561839    1.561880 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100135    0.000240    1.562120 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.577322    0.488560    2.050681 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.580914    0.037739    2.088420 ^ i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              2.088420   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.506438   20.058222   library setup time
                                             20.058222   data required time
---------------------------------------------------------------------------------------------
                                             20.058222   data required time
                                             -2.088420   data arrival time
---------------------------------------------------------------------------------------------
                                             17.969803   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002404    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000053    0.000027    1.000027 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002360    0.048992    0.515386    1.515413 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.048992    0.000045    1.515458 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044760    0.141473    0.206966    1.722424 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.141504    0.002058    1.724482 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651445    0.417228    0.274714    1.999196 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.440829    0.076542    2.075738 v i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.075738   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152   20.832497 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.582499   clock uncertainty
                                  0.000000   20.582499   clock reconvergence pessimism
                                 -0.486765   20.095734   library setup time
                                             20.095734   data required time
---------------------------------------------------------------------------------------------
                                             20.095734   data required time
                                             -2.075738   data arrival time
---------------------------------------------------------------------------------------------
                                             18.019995   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002404    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000053    0.000027    1.000027 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002360    0.048992    0.515386    1.515413 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.048992    0.000045    1.515458 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044760    0.141473    0.206966    1.722424 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.141504    0.002058    1.724482 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651445    0.417228    0.274714    1.999196 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.423869    0.044703    2.043899 v i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.043899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114314   20.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.564659   clock uncertainty
                                  0.000000   20.564659   clock reconvergence pessimism
                                 -0.481659   20.083000   library setup time
                                             20.083000   data required time
---------------------------------------------------------------------------------------------
                                             20.083000   data required time
                                             -2.043899   data arrival time
---------------------------------------------------------------------------------------------
                                             18.039101   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002701    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000060    0.000030    1.000030 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.081469    0.246832    0.252718    1.252748 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.249082    0.019043    1.271791 ^ _378_/B (sky130_fd_sc_hd__and2_2)
     3    0.046106    0.238116    0.338716    1.610507 ^ _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.238342    0.006030    1.616537 ^ _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.616537   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.696367    0.109848   20.810194 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.560194   clock uncertainty
                                  0.000000   20.560194   clock reconvergence pessimism
                                 -0.024475   20.535719   library setup time
                                             20.535719   data required time
---------------------------------------------------------------------------------------------
                                             20.535719   data required time
                                             -1.616537   data arrival time
---------------------------------------------------------------------------------------------
                                             18.919182   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (recovery check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002019    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000042    0.000021    1.000021 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002079    0.049757    0.525050    1.525071 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.049757    0.000039    1.525110 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010117    0.065145    0.122655    1.647765 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.065148    0.000501    1.648267 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.017319    0.084397    0.094851    1.743118 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.084417    0.001066    1.744184 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.744184   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176639   20.186329 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751   20.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502265   20.700346 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.696367    0.109848   20.810194 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.560194   clock uncertainty
                                  0.000000   20.560194   clock reconvergence pessimism
                                  0.385100   20.945293   library recovery time
                                             20.945293   data required time
---------------------------------------------------------------------------------------------
                                             20.945293   data required time
                                             -1.744184   data arrival time
---------------------------------------------------------------------------------------------
                                             19.201111   slack (MET)



