/*
 * Copyright (c) 2024 STMicroelectronics
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include "arduino_r3_connector.dtsi"
#include <zephyr/dt-bindings/input/input-event-codes.h>
#include <zephyr/dt-bindings/flash_controller/xspi.h>

/ {
	model = "STMicroelectronics STM32N6570 Discovery Kit board";
	compatible = "st,stm32n6570-dk";

	#address-cells = <1>;
	#size-cells = <1>;

	chosen {
		zephyr,console = &usart1;
		zephyr,shell-uart = &usart1;
		zephyr,sram = &axisram2;
		zephyr,canbus = &fdcan1;
	};

	aliases {
		led0 = &green_led_1;
		ext-ram0 = &aps256xxn_obr;
		spi-flash0 = &mx66um1g45g;
	};

	leds: leds {
		compatible = "gpio-leds";
		green_led_1: led_1 {
			gpios = <&gpioo 1 GPIO_ACTIVE_HIGH>;
			label = "User LD1";
		};
		red_led_1: led_2 {
			gpios = <&gpiog 10 GPIO_ACTIVE_HIGH>;
			label = "User LD2";
		};
	};

};

&clk_hsi {
	hsi-div = <1>;
	status = "okay";
};

&pll1 {
	clocks = <&clk_hsi>;
	div-m = <4>;
	mul-n = <75>;
	div-p1 = <1>;
	div-p2 = <1>;
	status = "okay";
};

&pll2 {
	clocks = <&clk_hsi>;
	div-m = <4>;
	mul-n = <24>;
	div-p1 = <2>;
	div-p2 = <2>;
	status = "okay";
};

&ic1 {
	pll-src = <1>;
	ic-div = <2>;
	status = "okay";
};

&ic2 {
	pll-src = <1>;
	ic-div = <3>;
	status = "okay";
};

&ic4 {
	pll-src = <2>;
	ic-div = <2>;
	status = "okay";
};

&ic6 {
	pll-src = <1>;
	ic-div = <2>;
	status = "okay";
};

&ic11 {
	pll-src = <1>;
	ic-div = <3>;
	status = "okay";
};

&perck {
	clocks = <&rcc STM32_SRC_HSI PER_SEL(0)>;
	status = "okay";
};

&cpusw {
	clocks = <&rcc STM32_SRC_IC1 CPU_SEL(3)>;
	status = "okay";
};

&rcc {
	/* ic2, ic6 & ic11 must all be enabled to set ic2 as SYSCLK */
	clocks = <&ic2>;
	clock-frequency = <DT_FREQ_M(400)>;
	ahb-prescaler = <2>;
	apb1-prescaler = <1>;
	apb2-prescaler = <1>;
	apb4-prescaler = <1>;
	apb5-prescaler = <1>;
};

&usart1 {
	clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00000010>,
		 <&rcc STM32_SRC_CKPER USART1_SEL(1)>;
	pinctrl-0 = <&usart1_tx_pe5 &usart1_rx_pe6>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&usart2 {
	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00020000>,
		 <&rcc STM32_SRC_CKPER USART2_SEL(1)>;
	pinctrl-0 = <&usart2_tx_pd5 &usart2_rx_pf6>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&spi5 {
	clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00100000>,
		 <&rcc STM32_SRC_CKPER SPI5_SEL(1)>;
	pinctrl-0 = <&spi5_nss_pa3 &spi5_sck_pe15 &spi5_miso_ph8 &spi5_mosi_pg2>;
	pinctrl-names = "default";
	status = "okay";
};

&i2c1 {
	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00200000>,
		 <&rcc STM32_SRC_CKPER I2C1_SEL(1)>;
	pinctrl-0 = <&i2c1_scl_ph9 &i2c1_sda_pc1>;
	pinctrl-names = "default";
	clock-frequency = <I2C_BITRATE_STANDARD>;
	status = "okay";
};

&fdcan1 {
	clocks = <&rcc STM32_CLOCK_BUS_APB1_2 0x00000100>,
		 <&rcc STM32_SRC_CKPER FDCAN_SEL(1)>;
	pinctrl-0 = <&fdcan1_rx_pd0 &fdcan1_tx_pd1>;
	pinctrl-names = "default";
	bus-speed = <125000>;
	bus-speed-data = <1000000>;
	status = "okay";
};

&xspi1 {
	clocks = <&rcc STM32_CLOCK_BUS_AHB5 0x00000020>,
		 <&rcc STM32_SRC_CKPER XSPI1_SEL(1)>,
		 <&rcc STM32_CLOCK_BUS_AHB5 0x00002000>;
	pinctrl-0 = <&xspim_p1_ncs1_po0 &xspim_p1_dqs0_po2
		     &xspim_p1_dqs1_po3 &xspim_p1_clk_po4
		     &xspim_p1_io0_pp0 &xspim_p1_io1_pp1 &xspim_p1_io2_pp2
		     &xspim_p1_io3_pp3 &xspim_p1_io4_pp4 &xspim_p1_io5_pp5
		     &xspim_p1_io6_pp6 &xspim_p1_io7_pp7 &xspim_p1_io8_pp8
		     &xspim_p1_io9_pp9 &xspim_p1_io10_pp10 &xspim_p1_io11_pp11
		     &xspim_p1_io12_pp12 &xspim_p1_io13_pp13 &xspim_p1_io14_pp14
		     &xspim_p1_io15_pp15>;
	pinctrl-names = "default";
	status = "okay";

	aps256xxn_obr: psram@90000000 {
		compatible = "st,stm32-xspi-psram", "zephyr,memory-region";
		reg = <0x90000000 DT_SIZE_M(32)>; /* 256 Mbits */
		zephyr,memory-region = "SRAM1";
		fixed-latency;
		io-x16-mode;
		read-latency = <1>;
		rbx;
		burst-length = <3>;
		status = "okay";
	};
};

&xspi2 {
	clocks = <&rcc STM32_CLOCK_BUS_AHB5 0x00001000>,
		 <&rcc STM32_SRC_CKPER XSPI2_SEL(1)>,
		 <&rcc STM32_CLOCK_BUS_AHB5 0x00002000>;
	pinctrl-0 = <&xspim_p2_ncs1_pn1 &xspim_p2_dqs0_pn0 &xspim_p2_clk_pn6
		     &xspim_p2_io0_pn2 &xspim_p2_io1_pn3 &xspim_p2_io2_pn4
		     &xspim_p2_io3_pn5 &xspim_p2_io4_pn8 &xspim_p2_io5_pn9
		     &xspim_p2_io6_pn10 &xspim_p2_io7_pn11>;
	pinctrl-names = "default";
	status = "okay";

	mx66um1g45g: ospi-nor-flash@70000000 {
		compatible = "st,stm32-xspi-nor";
		reg = <0x70000000 DT_SIZE_M(128)>; /* 512 Mbits */
		ospi-max-frequency = <DT_FREQ_M(50)>;
		spi-bus-width = <XSPI_OCTO_MODE>;
		data-rate = <XSPI_DTR_TRANSFER>;
		four-byte-opcodes;
		status = "okay";

		partitions {
			   compatible = "fixed-partitions";
			   #address-cells = <1>;
			   #size-cells = <1>;
			   partition@0 {
			       label = "nor";
			       reg = <0x00000000 DT_SIZE_M(128)>;
			   };
		};
	};
};

&sdmmc2 {
	status = "okay";
	clocks = <&rcc STM32_CLOCK_BUS_AHB5 0x00000080>,
		 <&rcc STM32_SRC_IC4 SDMMC1_SEL(2)>;
	pinctrl-0 = <&sdmmc2_d0_pc4 &sdmmc2_d1_pc5
			&sdmmc2_d2_pc0 &sdmmc2_d3_pe4
			&sdmmc2_ck_pc2 &sdmmc2_cmd_pc3>;
	pinctrl-names = "default";
	bus-width = <4>;
	cd-gpios = <&gpion 8 GPIO_ACTIVE_HIGH>;
	pwr-gpios = <&gpioq 7 GPIO_ACTIVE_HIGH>;
};
