[
  {
    "date": "2026-02-18",
    "title": "LLM4Cov: Execution-Aware Agentic Learning for High-coverage Testbench Generation",
    "authors": "Hejia Zhang, Zhongming Yu, Chia-Tung Ho, Haoxing Ren, Brucek Khailany, Jishen Zhao",
    "publish": "arXiv",
    "url": "https://arxiv.org/abs/2602.16953v1",
    "source": "arXiv",
    "abstract": "Execution-aware LLM agents offer a promising paradigm for learning from tool feedback, but such feedback is often expensive and slow to obtain, making online reinforcement learning (RL) impractical. High-coverage hardware verification exemplifies this challenge due to its reliance on industrial simulators and non-differentiable execution signals. We propose LLM4Cov, an offline agent-learning framework that models verification as memoryless state transitions guided by deterministic evaluators. Building on this formulation, we introduce execution-validated data curation, policy-aware agentic data synthesis, and worst-state-prioritized sampling to enable scalable learning under execution constraints. We further curate a reality-aligned benchmark adapted from an existing verification suite through a revised evaluation protocol. Using the proposed pipeline, a compact 4B-parameter model achieves 69.2% coverage pass rate under agentic evaluation, outperforming its teacher by 5.3% and demonstrating competitive performance against models an order of magnitude larger.",
    "title_zh": "LLM4Cov：面向执行的代理学习用于高覆盖率测试平台生成",
    "abstract_zh": "面向执行的LLM代理提供了一种从工具反馈中学习的有前途的范式，但这种反馈通常昂贵且获取缓慢，使得在线强化学习（RL）变得不切实际。高覆盖率的硬件验证由于依赖于工业模拟器和不可微分的执行信号，正是这一挑战的典型例子。我们提出了LLM4Cov，这是一种离线代理学习框架，将验证建模为由确定性评估器指导的无记忆状态转换。在此基础上，我们引入了执行验证的数据整理、策略感知的代理数据合成和最差状态优先的采样，以在执行约束下实现可扩展的学习。我们进一步通过修订的评估协议，从现有的验证套件中调整出一个与现实对齐的基准。使用所提出的流程，一个紧凑的4B参数模型在代理评估下实现了69.2%的覆盖率通过率，比其教师模型高出5.3%，并在与大一个数量级的模型竞争中表现出色。"
  },
  {
    "date": "2026-2-19",
    "title": "FCP-LLM: Functional Coverpoint Plan Generation Using LLM in Early Design Verification Stage",
    "authors": "Zhuofan Lin, Zixian Guo, Chao Wang, Ruixin Zheng, Yuxin Ji, Yang Wei Lim, Yuhang Zhang, Fakhrul Zaman Rokhani, Yongfu Li",
    "publish": "2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)",
    "url": "https://doi.org/10.1109/apccas67402.2025.11377100",
    "source": "IEEE",
    "abstract": "During the design process of digital integrated circuits, high-quality coverpoint plan plays a crucial role, as it guides the verification process. This challenging task is accomplished by experienced engineers who consume a massive amount of time to extract critical information from design specifications. In this work, we present the FCP-LLM framework that is designed to understand both design specifications and Hardware Description Language (HDL) code to focus on extracting critical edges of designs' ports. It consists of three main components: CP-Generator for creating coverpoint plans, CP-Reviewer for refining the plans, and SV-Coder for generating SystemVerilog code. It has been evaluated with a series of benchmark circuits, comprising 74X-Series circuits and custom digital designs. Our experimental results show that FCP-LLM outperforms the baseline work with an average improvement of exceeding 300%, demonstrating a better balance between effectiveness and redundancy in coverpoint plan generation.",
    "title_zh": "FCP-LLM：在早期设计验证阶段使用LLM生成功能覆盖点计划",
    "abstract_zh": "在数字集成电路的设计过程中，高质量的覆盖点计划起着至关重要的作用，因为它指导了验证过程。这项具有挑战性的任务由经验丰富的工程师完成，他们需要耗费大量时间从设计规格中提取关键信息。在这项工作中，我们提出了FCP-LLM框架，该框架旨在理解设计规格和硬件描述语言（HDL）代码，以专注于提取设计端口的关键边缘。它由三个主要组件组成：用于创建覆盖点计划的CP-Generator，用于优化计划的CP-Reviewer，以及用于生成SystemVerilog代码的SV-Coder。我们使用一系列基准电路进行了评估，包括74X系列电路和定制数字设计。我们的实验结果表明，FCP-LLM在覆盖点计划生成方面的平均改进超过300%，在有效性和冗余之间实现了更好的平衡，优于基线工作。"
  }
]