// -------------------------------------------------------------
// 
// File Name: /home/draco/git/adi_dma_testing/iq_dma_example/hdl_ip/hdlsrc/rx_dma_test/rx_dma_test_src_SDFCommutator6.v
// Created: 2025-08-22 09:27:16
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: rx_dma_test_src_SDFCommutator6
// Source Path: rx_dma_test/LDCR_D/Channelizer_CH1/FFT/RADIX22FFT_SDF2_6/SDFCommutator6
// Hierarchy Level: 4
// Model version: 9.625
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module rx_dma_test_src_SDFCommutator6
          (clk,
           reset,
           enb,
           dout_5_1_vld,
           xf_re,
           xf_im,
           xf_vld,
           dinf_re,
           dinf_im,
           dinf_vld,
           btf1_re,
           btf1_im,
           btf2_re,
           btf2_im,
           btfout_vld,
           wrData_re,
           wrData_im,
           wrAddr,
           wrEnb,
           dout_6_1_re,
           dout_6_1_im,
           dout_6_1_vld);


  input   clk;
  input   reset;
  input   enb;
  input   dout_5_1_vld;
  input   signed [19:0] xf_re;  // sfix20_En5
  input   signed [19:0] xf_im;  // sfix20_En5
  input   xf_vld;
  input   signed [19:0] dinf_re;  // sfix20_En5
  input   signed [19:0] dinf_im;  // sfix20_En5
  input   dinf_vld;
  input   signed [19:0] btf1_re;  // sfix20_En5
  input   signed [19:0] btf1_im;  // sfix20_En5
  input   signed [19:0] btf2_re;  // sfix20_En5
  input   signed [19:0] btf2_im;  // sfix20_En5
  input   btfout_vld;
  output  signed [19:0] wrData_re;  // sfix20_En5
  output  signed [19:0] wrData_im;  // sfix20_En5
  output  wrAddr;  // ufix1
  output  wrEnb;
  output  signed [19:0] dout_6_1_re;  // sfix20_En5
  output  signed [19:0] dout_6_1_im;  // sfix20_En5
  output  dout_6_1_vld;


  reg signed [19:0] SDFCummutator_out_re;  // sfix20
  reg signed [19:0] SDFCummutator_out_im;  // sfix20
  reg  SDFCummutator_out_vld;
  reg  SDFCummutator_wrAddr_reg;  // ufix1
  reg [2:0] SDFCummutator_wrState;  // ufix3
  reg signed [19:0] SDFCummutator_wrData_re_reg;  // sfix20
  reg signed [19:0] SDFCummutator_wrData_im_reg;  // sfix20
  reg  SDFCummutator_wrEnb_reg;
  reg signed [19:0] SDFCummutator_wrXData_re_reg;  // sfix20
  reg signed [19:0] SDFCummutator_wrXData_im_reg;  // sfix20
  reg [2:0] SDFCummutator_xWrAddr;  // ufix3
  reg  SDFCummutator_wrxEnb_reg;
  reg [2:0] SDFCummutator_xRdAddr;  // ufix3
  reg [2:0] SDFCummutator_XState;  // ufix3
  reg  SDFCummutator_xX_vld_reg;
  reg signed [19:0] SDFCummutator_btf1_re_dly;  // sfix20
  reg signed [19:0] SDFCummutator_btf1_im_dly;  // sfix20
  reg  SDFCummutator_btf1_vld_dly;
  reg signed [19:0] SDFCummutator_out_re_next;  // sfix20_En5
  reg signed [19:0] SDFCummutator_out_im_next;  // sfix20_En5
  reg  SDFCummutator_out_vld_next;
  reg  SDFCummutator_wrAddr_reg_next;  // ufix1
  reg [2:0] SDFCummutator_wrState_next;  // ufix3
  reg signed [19:0] SDFCummutator_wrData_re_reg_next;  // sfix20_En5
  reg signed [19:0] SDFCummutator_wrData_im_reg_next;  // sfix20_En5
  reg  SDFCummutator_wrEnb_reg_next;
  reg signed [19:0] SDFCummutator_wrXData_re_reg_next;  // sfix20_En5
  reg signed [19:0] SDFCummutator_wrXData_im_reg_next;  // sfix20_En5
  reg [2:0] SDFCummutator_xWrAddr_next;  // ufix3
  reg  SDFCummutator_wrxEnb_reg_next;
  reg [2:0] SDFCummutator_xRdAddr_next;  // ufix3
  reg [2:0] SDFCummutator_XState_next;  // ufix3
  reg  SDFCummutator_xX_vld_reg_next;
  reg signed [19:0] SDFCummutator_btf1_re_dly_next;  // sfix20_En5
  reg signed [19:0] SDFCummutator_btf1_im_dly_next;  // sfix20_En5
  reg  SDFCummutator_btf1_vld_dly_next;
  reg signed [19:0] wrData_re_1;  // sfix20_En5
  reg signed [19:0] wrData_im_1;  // sfix20_En5
  reg  wrAddr_1;  // ufix1
  reg  wrEnb_1;
  reg signed [19:0] xData_re;  // sfix20_En5
  reg signed [19:0] xData_im;  // sfix20_En5
  reg [2:0] wrXAddr;  // ufix3
  reg  wrXEnb;
  reg [2:0] rdXAddr;  // ufix3
  reg  xX_vld;
  reg signed [19:0] dout0_re;  // sfix20_En5
  reg signed [19:0] dout0_im;  // sfix20_En5
  reg  dout0_vld;
  wire signed [19:0] xX_re;  // sfix20_En5
  wire signed [19:0] xX_im;  // sfix20_En5
  reg signed [19:0] SDFOutmux_btf2Pipe_re;  // sfix20
  reg signed [19:0] SDFOutmux_btf2Pipe_im;  // sfix20
  reg  SDFOutmux_btfPipe_vld;
  reg signed [19:0] SDFOutmux_btf2Pipe_re_next;  // sfix20_En5
  reg signed [19:0] SDFOutmux_btf2Pipe_im_next;  // sfix20_En5
  reg  SDFOutmux_btfPipe_vld_next;
  reg signed [19:0] dout_6_1_re_1;  // sfix20_En5
  reg signed [19:0] dout_6_1_im_1;  // sfix20_En5
  reg  dout_6_1_vld_1;


  // SDFCummutator
  always @(posedge clk)
    begin : SDFCummutator_process
      if (reset == 1'b1) begin
        SDFCummutator_out_re <= 20'sb00000000000000000000;
        SDFCummutator_out_im <= 20'sb00000000000000000000;
        SDFCummutator_wrData_re_reg <= 20'sb00000000000000000000;
        SDFCummutator_wrData_im_reg <= 20'sb00000000000000000000;
        SDFCummutator_wrEnb_reg <= 1'b0;
        SDFCummutator_out_vld <= 1'b0;
        SDFCummutator_wrState <= 3'b000;
        SDFCummutator_wrAddr_reg <= 1'b0;
        SDFCummutator_wrXData_re_reg <= 20'sb00000000000000000000;
        SDFCummutator_wrXData_im_reg <= 20'sb00000000000000000000;
        SDFCummutator_xWrAddr <= 3'b000;
        SDFCummutator_wrxEnb_reg <= 1'b0;
        SDFCummutator_xRdAddr <= 3'b000;
        SDFCummutator_XState <= 3'b000;
        SDFCummutator_xX_vld_reg <= 1'b0;
        SDFCummutator_btf1_re_dly <= 20'sb00000000000000000000;
        SDFCummutator_btf1_im_dly <= 20'sb00000000000000000000;
        SDFCummutator_btf1_vld_dly <= 1'b0;
      end
      else begin
        if (enb) begin
          SDFCummutator_out_re <= SDFCummutator_out_re_next;
          SDFCummutator_out_im <= SDFCummutator_out_im_next;
          SDFCummutator_out_vld <= SDFCummutator_out_vld_next;
          SDFCummutator_wrAddr_reg <= SDFCummutator_wrAddr_reg_next;
          SDFCummutator_wrState <= SDFCummutator_wrState_next;
          SDFCummutator_wrData_re_reg <= SDFCummutator_wrData_re_reg_next;
          SDFCummutator_wrData_im_reg <= SDFCummutator_wrData_im_reg_next;
          SDFCummutator_wrEnb_reg <= SDFCummutator_wrEnb_reg_next;
          SDFCummutator_wrXData_re_reg <= SDFCummutator_wrXData_re_reg_next;
          SDFCummutator_wrXData_im_reg <= SDFCummutator_wrXData_im_reg_next;
          SDFCummutator_xWrAddr <= SDFCummutator_xWrAddr_next;
          SDFCummutator_wrxEnb_reg <= SDFCummutator_wrxEnb_reg_next;
          SDFCummutator_xRdAddr <= SDFCummutator_xRdAddr_next;
          SDFCummutator_XState <= SDFCummutator_XState_next;
          SDFCummutator_xX_vld_reg <= SDFCummutator_xX_vld_reg_next;
          SDFCummutator_btf1_re_dly <= SDFCummutator_btf1_re_dly_next;
          SDFCummutator_btf1_im_dly <= SDFCummutator_btf1_im_dly_next;
          SDFCummutator_btf1_vld_dly <= SDFCummutator_btf1_vld_dly_next;
        end
      end
    end

  always @(SDFCummutator_XState, SDFCummutator_btf1_im_dly, SDFCummutator_btf1_re_dly,
       SDFCummutator_btf1_vld_dly, SDFCummutator_out_im, SDFCummutator_out_re,
       SDFCummutator_out_vld, SDFCummutator_wrAddr_reg,
       SDFCummutator_wrData_im_reg, SDFCummutator_wrData_re_reg,
       SDFCummutator_wrEnb_reg, SDFCummutator_wrState,
       SDFCummutator_wrXData_im_reg, SDFCummutator_wrXData_re_reg,
       SDFCummutator_wrxEnb_reg, SDFCummutator_xRdAddr, SDFCummutator_xWrAddr,
       SDFCummutator_xX_vld_reg, btf1_im, btf1_re, btf2_im, btf2_re, btfout_vld,
       dinf_im, dinf_re, dinf_vld) begin
    SDFCummutator_wrEnb_reg_next = SDFCummutator_wrEnb_reg;
    SDFCummutator_wrXData_re_reg_next = SDFCummutator_wrXData_re_reg;
    SDFCummutator_wrXData_im_reg_next = SDFCummutator_wrXData_im_reg;
    SDFCummutator_xWrAddr_next = SDFCummutator_xWrAddr;
    SDFCummutator_wrxEnb_reg_next = SDFCummutator_wrxEnb_reg;
    SDFCummutator_xRdAddr_next = SDFCummutator_xRdAddr;
    SDFCummutator_xX_vld_reg_next = SDFCummutator_xX_vld_reg;
    case ( SDFCummutator_XState)
      3'b000 :
        begin
          SDFCummutator_xRdAddr_next = 3'b000;
          SDFCummutator_xX_vld_reg_next = 1'b0;
          SDFCummutator_XState_next = 3'b000;
          SDFCummutator_wrXData_re_reg_next = btf2_re;
          SDFCummutator_wrXData_im_reg_next = btf2_im;
          SDFCummutator_xWrAddr_next = 3'b000;
          if (btfout_vld) begin
            SDFCummutator_wrxEnb_reg_next = 1'b1;
            SDFCummutator_XState_next = 3'b010;
          end
        end
      3'b010 :
        begin
          SDFCummutator_xX_vld_reg_next = 1'b0;
          SDFCummutator_wrxEnb_reg_next = 1'b0;
          SDFCummutator_XState_next = 3'b100;
        end
      3'b100 :
        begin
          SDFCummutator_xX_vld_reg_next = 1'b1;
          if (btfout_vld) begin
            SDFCummutator_wrXData_re_reg_next = btf2_re;
            SDFCummutator_wrXData_im_reg_next = btf2_im;
            SDFCummutator_wrxEnb_reg_next = 1'b1;
            SDFCummutator_XState_next = 3'b010;
          end
          else begin
            SDFCummutator_wrxEnb_reg_next = 1'b0;
            SDFCummutator_XState_next = 3'b000;
          end
        end
      default :
        begin
          SDFCummutator_wrXData_re_reg_next = 20'sb00000000000000000000;
          SDFCummutator_wrXData_im_reg_next = 20'sb00000000000000000000;
          SDFCummutator_xWrAddr_next = 3'b000;
          SDFCummutator_xRdAddr_next = 3'b000;
          SDFCummutator_wrxEnb_reg_next = 1'b0;
          SDFCummutator_XState_next = 3'b000;
        end
    endcase
    SDFCummutator_out_re_next = SDFCummutator_btf1_re_dly;
    SDFCummutator_out_im_next = SDFCummutator_btf1_im_dly;
    SDFCummutator_out_vld_next = SDFCummutator_btf1_vld_dly;
    SDFCummutator_btf1_re_dly_next = btf1_re;
    SDFCummutator_btf1_im_dly_next = btf1_im;
    SDFCummutator_btf1_vld_dly_next = btfout_vld;
    case ( SDFCummutator_wrState)
      3'b000 :
        begin
          SDFCummutator_wrState_next = 3'b000;
          SDFCummutator_wrAddr_reg_next = 1'b0;
          SDFCummutator_wrData_re_reg_next = dinf_re;
          SDFCummutator_wrData_im_reg_next = dinf_im;
          if (dinf_vld) begin
            SDFCummutator_wrState_next = 3'b001;
            SDFCummutator_wrAddr_reg_next = 1'b0;
            SDFCummutator_wrEnb_reg_next = 1'b1;
          end
        end
      3'b001 :
        begin
          SDFCummutator_wrState_next = 3'b011;
          SDFCummutator_wrAddr_reg_next = 1'b0;
          SDFCummutator_wrEnb_reg_next = 1'b0;
          SDFCummutator_wrData_re_reg_next = dinf_re;
          SDFCummutator_wrData_im_reg_next = dinf_im;
        end
      3'b011 :
        begin
          SDFCummutator_wrAddr_reg_next = 1'b0;
          if (dinf_vld) begin
            SDFCummutator_wrState_next = 3'b001;
          end
          else begin
            SDFCummutator_wrState_next = 3'b000;
          end
          SDFCummutator_wrEnb_reg_next = dinf_vld;
          SDFCummutator_wrData_re_reg_next = dinf_re;
          SDFCummutator_wrData_im_reg_next = dinf_im;
        end
      default :
        begin
          SDFCummutator_wrState_next = 3'b000;
          SDFCummutator_wrAddr_reg_next = 1'b0;
          SDFCummutator_wrEnb_reg_next = dinf_vld;
          SDFCummutator_wrData_re_reg_next = dinf_re;
          SDFCummutator_wrData_im_reg_next = dinf_im;
        end
    endcase
    wrData_re_1 = SDFCummutator_wrData_re_reg;
    wrData_im_1 = SDFCummutator_wrData_im_reg;
    wrAddr_1 = SDFCummutator_wrAddr_reg;
    wrEnb_1 = SDFCummutator_wrEnb_reg;
    xData_re = SDFCummutator_wrXData_re_reg;
    xData_im = SDFCummutator_wrXData_im_reg;
    wrXAddr = SDFCummutator_xWrAddr;
    wrXEnb = SDFCummutator_wrxEnb_reg;
    rdXAddr = SDFCummutator_xRdAddr;
    xX_vld = SDFCummutator_xX_vld_reg;
    dout0_re = SDFCummutator_out_re;
    dout0_im = SDFCummutator_out_im;
    dout0_vld = SDFCummutator_out_vld;
  end



  rx_dma_test_src_SimpleDualPortRAM_generic #(.AddrWidth(3),
                                              .DataWidth(20)
                                              )
                                            u_dataXMEM_re_0_6 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(xData_re),
                                                               .wr_addr(wrXAddr),
                                                               .wr_en(wrXEnb),
                                                               .rd_addr(rdXAddr),
                                                               .dout(xX_re)
                                                               );

  rx_dma_test_src_SimpleDualPortRAM_generic #(.AddrWidth(3),
                                              .DataWidth(20)
                                              )
                                            u_dataXMEM_im_0_6 (.clk(clk),
                                                               .enb(enb),
                                                               .wr_din(xData_im),
                                                               .wr_addr(wrXAddr),
                                                               .wr_en(wrXEnb),
                                                               .rd_addr(rdXAddr),
                                                               .dout(xX_im)
                                                               );

  // SDFOutmux
  always @(posedge clk)
    begin : SDFOutmux_process
      if (reset == 1'b1) begin
        SDFOutmux_btf2Pipe_re <= 20'sb00000000000000000000;
        SDFOutmux_btf2Pipe_im <= 20'sb00000000000000000000;
        SDFOutmux_btfPipe_vld <= 1'b0;
      end
      else begin
        if (enb) begin
          SDFOutmux_btf2Pipe_re <= SDFOutmux_btf2Pipe_re_next;
          SDFOutmux_btf2Pipe_im <= SDFOutmux_btf2Pipe_im_next;
          SDFOutmux_btfPipe_vld <= SDFOutmux_btfPipe_vld_next;
        end
      end
    end

  always @(SDFOutmux_btf2Pipe_im, SDFOutmux_btf2Pipe_re, SDFOutmux_btfPipe_vld, dout0_im,
       dout0_re, dout0_vld, xX_im, xX_re, xX_vld) begin
    SDFOutmux_btf2Pipe_re_next = SDFOutmux_btf2Pipe_re;
    SDFOutmux_btf2Pipe_im_next = SDFOutmux_btf2Pipe_im;
    if (dout0_vld) begin
      SDFOutmux_btf2Pipe_re_next = dout0_re;
      SDFOutmux_btf2Pipe_im_next = dout0_im;
      SDFOutmux_btfPipe_vld_next = 1'b1;
    end
    else if (xX_vld) begin
      SDFOutmux_btf2Pipe_re_next = xX_re;
      SDFOutmux_btf2Pipe_im_next = xX_im;
      SDFOutmux_btfPipe_vld_next = 1'b1;
    end
    else begin
      SDFOutmux_btfPipe_vld_next = 1'b0;
    end
    dout_6_1_re_1 = SDFOutmux_btf2Pipe_re;
    dout_6_1_im_1 = SDFOutmux_btf2Pipe_im;
    dout_6_1_vld_1 = SDFOutmux_btfPipe_vld;
  end



  assign wrData_re = wrData_re_1;

  assign wrData_im = wrData_im_1;

  assign wrAddr = wrAddr_1;

  assign wrEnb = wrEnb_1;

  assign dout_6_1_re = dout_6_1_re_1;

  assign dout_6_1_im = dout_6_1_im_1;

  assign dout_6_1_vld = dout_6_1_vld_1;

endmodule  // rx_dma_test_src_SDFCommutator6

