// Seed: 2931608940
`timescale 1ps / 1ps
`define pp_6 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output logic id_5
);
  logic id_6;
  assign id_5 = 1;
  logic id_7, id_8;
  type_18(
      1'h0
  );
  assign id_5 = 1'd0 ^ 1;
  assign id_5 = id_3;
  id_9(
      1
  );
  supply1 id_10, id_11;
  type_20(
      id_2, id_1 | 1
  );
  assign id_7 = ~id_0;
  always id_9 = 1;
  logic id_12;
  assign id_10[1'd0] = 1;
  assign id_12 = id_9;
  initial begin
    #id_13
    @(id_11) begin
      SystemTFIdentifier(id_3);
    end
  end
  logic id_14 = id_1;
endmodule
