
SixPhaseDrive_EvalKit2_CurrentControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff38  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e8  08010118  08010118  00011118  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010800  08010800  000123fc  2**0
                  CONTENTS
  4 .ARM          00000008  08010800  08010800  00011800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010808  08010808  000123fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010808  08010808  00011808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801080c  0801080c  0001180c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003fc  20000000  08010810  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006568  200003fc  08010c0c  000123fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006964  08010c0c  00012964  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000123fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019704  00000000  00000000  0001242c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dbc  00000000  00000000  0002bb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015c8  00000000  00000000  0002e8f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010ff  00000000  00000000  0002feb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023e20  00000000  00000000  00030fb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000188df  00000000  00000000  00054dd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3ade  00000000  00000000  0006d6b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00161194  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007654  00000000  00000000  001611d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  0016882c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200003fc 	.word	0x200003fc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010100 	.word	0x08010100

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000400 	.word	0x20000400
 800021c:	08010100 	.word	0x08010100

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <DATA_LOG_4CH_FLOAT_config>:
								  //float *outputDataPointer5,
                                  int16_t sz,
                                  float tV,
								  int16_t pS
                                  )
{
 8001070:	b480      	push	{r7}
 8001072:	b087      	sub	sp, #28
 8001074:	af00      	add	r7, sp, #0
 8001076:	6178      	str	r0, [r7, #20]
 8001078:	6139      	str	r1, [r7, #16]
 800107a:	60fa      	str	r2, [r7, #12]
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	ed87 0a01 	vstr	s0, [r7, #4]
    d->inputDataPointer1 = inputDataPointer1;
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	601a      	str	r2, [r3, #0]
    d->inputDataPointer2 = inputDataPointer2;
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	68fa      	ldr	r2, [r7, #12]
 800108c:	605a      	str	r2, [r3, #4]
    d->inputDataPointer3 = inputDataPointer3;
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	68ba      	ldr	r2, [r7, #8]
 8001092:	609a      	str	r2, [r3, #8]
    d->inputDataPointer4 = inputDataPointer4;
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	6a3a      	ldr	r2, [r7, #32]
 8001098:	60da      	str	r2, [r3, #12]
    //d->inputDataPointer5 = inputDataPointer5;
    d->outputDataPointer1 = outputDataPointer1;
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800109e:	611a      	str	r2, [r3, #16]
    d->outputDataPointer2 = outputDataPointer2;
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010a4:	615a      	str	r2, [r3, #20]
    d->outputDataPointer3 = outputDataPointer3;
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80010aa:	619a      	str	r2, [r3, #24]
    d->outputDataPointer4 = outputDataPointer4;
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80010b0:	61da      	str	r2, [r3, #28]
    //d->outputDataPointer5 = outputDataPointer5;
    d->size = sz;
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80010b6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    d->triggerValue = tV;
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	625a      	str	r2, [r3, #36]	@ 0x24
    d->preScalar = pS;
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80010c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    d->status = 0;
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	2200      	movs	r2, #0
 80010c8:	851a      	strh	r2, [r3, #40]	@ 0x28
    d->skipCount = 0;
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	2200      	movs	r2, #0
 80010ce:	859a      	strh	r2, [r3, #44]	@ 0x2c
    d->count = 0;
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	2200      	movs	r2, #0
 80010d4:	861a      	strh	r2, [r3, #48]	@ 0x30
    d->previousValue = 0.0f;
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	621a      	str	r2, [r3, #32]
}
 80010de:	bf00      	nop
 80010e0:	371c      	adds	r7, #28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <DATA_LOG_4CH_INT_config>:
								  //int16_t *outputDataPointer5,
                                  int16_t sz,
								  int16_t tV,
								  int16_t pS
                                  )
{
 80010ea:	b480      	push	{r7}
 80010ec:	b085      	sub	sp, #20
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
 80010f6:	603b      	str	r3, [r7, #0]
    d->inputDataPointer1 = inputDataPointer1;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	601a      	str	r2, [r3, #0]
    d->inputDataPointer2 = inputDataPointer2;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	605a      	str	r2, [r3, #4]
    d->inputDataPointer3 = inputDataPointer3;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	683a      	ldr	r2, [r7, #0]
 8001108:	609a      	str	r2, [r3, #8]
    d->inputDataPointer4 = inputDataPointer4;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	60da      	str	r2, [r3, #12]
    //d->inputDataPointer5 = inputDataPointer5;
    d->outputDataPointer1 = outputDataPointer1;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	69fa      	ldr	r2, [r7, #28]
 8001114:	611a      	str	r2, [r3, #16]
    d->outputDataPointer2 = outputDataPointer2;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	6a3a      	ldr	r2, [r7, #32]
 800111a:	615a      	str	r2, [r3, #20]
    d->outputDataPointer3 = outputDataPointer3;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001120:	619a      	str	r2, [r3, #24]
    d->outputDataPointer4 = outputDataPointer4;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001126:	61da      	str	r2, [r3, #28]
    //d->outputDataPointer5 = outputDataPointer5;
    d->size = sz;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800112c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    d->triggerValue = tV;
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001132:	845a      	strh	r2, [r3, #34]	@ 0x22
    d->preScalar = pS;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001138:	84da      	strh	r2, [r3, #38]	@ 0x26
    d->status = 0;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	2200      	movs	r2, #0
 800113e:	849a      	strh	r2, [r3, #36]	@ 0x24
    d->skipCount = 0;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2200      	movs	r2, #0
 8001144:	851a      	strh	r2, [r3, #40]	@ 0x28
    d->count = 0;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	2200      	movs	r2, #0
 800114a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    d->previousValue = 0;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	2200      	movs	r2, #0
 8001150:	841a      	strh	r2, [r3, #32]
}
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <DATA_LOG_4CH_FLOAT_run>:


static inline void DATA_LOG_4CH_FLOAT_run(DATA_LOG_4CH_FLOAT *d)
{
 800115e:	b480      	push	{r7}
 8001160:	b083      	sub	sp, #12
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
	switch(d->status)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800116a:	b21b      	sxth	r3, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d022      	beq.n	80011b6 <DATA_LOG_4CH_FLOAT_run+0x58>
 8001170:	2b02      	cmp	r3, #2
 8001172:	dc7b      	bgt.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
 8001174:	2b00      	cmp	r3, #0
 8001176:	d076      	beq.n	8001266 <DATA_LOG_4CH_FLOAT_run+0x108>
 8001178:	2b01      	cmp	r3, #1
 800117a:	d177      	bne.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
			break;
        //
        // wait for trigger
        //
        case 1:
            if(*d->inputDataPointer1>d->triggerValue && d->previousValue<d->triggerValue)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	ed93 7a00 	vldr	s14, [r3]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800118a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800118e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001192:	dc00      	bgt.n	8001196 <DATA_LOG_4CH_FLOAT_run+0x38>
                //
                // rising edge detected start logging data
                //
                d->status=2;
            }
            break;
 8001194:	e06a      	b.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
            if(*d->inputDataPointer1>d->triggerValue && d->previousValue<d->triggerValue)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	ed93 7a08 	vldr	s14, [r3, #32]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80011a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011aa:	d400      	bmi.n	80011ae <DATA_LOG_4CH_FLOAT_run+0x50>
            break;
 80011ac:	e05e      	b.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
                d->status=2;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2202      	movs	r2, #2
 80011b2:	851a      	strh	r2, [r3, #40]	@ 0x28
            break;
 80011b4:	e05a      	b.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
        case 2:
            d->skipCount++;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	b29b      	uxth	r3, r3
 80011be:	3301      	adds	r3, #1
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	b21a      	sxth	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	859a      	strh	r2, [r3, #44]	@ 0x2c
            if(d->skipCount==d->preScalar)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80011cc:	b21a      	sxth	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80011d2:	b21b      	sxth	r3, r3
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d148      	bne.n	800126a <DATA_LOG_4CH_FLOAT_run+0x10c>
            {
                d->skipCount=0;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2200      	movs	r2, #0
 80011dc:	859a      	strh	r2, [r3, #44]	@ 0x2c
                d->outputDataPointer1[d->count]=*d->inputDataPointer1;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6919      	ldr	r1, [r3, #16]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80011ea:	b21b      	sxth	r3, r3
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	440b      	add	r3, r1
 80011f0:	6812      	ldr	r2, [r2, #0]
 80011f2:	601a      	str	r2, [r3, #0]
                d->outputDataPointer2[d->count]=*d->inputDataPointer2;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	685a      	ldr	r2, [r3, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6959      	ldr	r1, [r3, #20]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001200:	b21b      	sxth	r3, r3
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	440b      	add	r3, r1
 8001206:	6812      	ldr	r2, [r2, #0]
 8001208:	601a      	str	r2, [r3, #0]
                d->outputDataPointer3[d->count]=*d->inputDataPointer3;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689a      	ldr	r2, [r3, #8]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6999      	ldr	r1, [r3, #24]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001216:	b21b      	sxth	r3, r3
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	440b      	add	r3, r1
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	601a      	str	r2, [r3, #0]
                d->outputDataPointer4[d->count]=*d->inputDataPointer4;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	68da      	ldr	r2, [r3, #12]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	69d9      	ldr	r1, [r3, #28]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800122c:	b21b      	sxth	r3, r3
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	440b      	add	r3, r1
 8001232:	6812      	ldr	r2, [r2, #0]
 8001234:	601a      	str	r2, [r3, #0]
                //d->outputDataPointer5[d->count]=*d->inputDataPointer5;
                d->count++;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800123a:	b21b      	sxth	r3, r3
 800123c:	b29b      	uxth	r3, r3
 800123e:	3301      	adds	r3, #1
 8001240:	b29b      	uxth	r3, r3
 8001242:	b21a      	sxth	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	861a      	strh	r2, [r3, #48]	@ 0x30
                if(d->count==d->size)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800124c:	b21a      	sxth	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001252:	b21b      	sxth	r3, r3
 8001254:	429a      	cmp	r2, r3
 8001256:	d108      	bne.n	800126a <DATA_LOG_4CH_FLOAT_run+0x10c>
                {
                    d->count=0;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	861a      	strh	r2, [r3, #48]	@ 0x30
                    d->status=1;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2201      	movs	r2, #1
 8001262:	851a      	strh	r2, [r3, #40]	@ 0x28
                }
            }
            break;
 8001264:	e001      	b.n	800126a <DATA_LOG_4CH_FLOAT_run+0x10c>
			break;
 8001266:	bf00      	nop
 8001268:	e000      	b.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
            break;
 800126a:	bf00      	nop
	}
	d->previousValue=*d->inputDataPointer1;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	621a      	str	r2, [r3, #32]
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	0000      	movs	r0, r0
 8001284:	0000      	movs	r0, r0
	...

08001288 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001288:	b5b0      	push	{r4, r5, r7, lr}
 800128a:	b088      	sub	sp, #32
 800128c:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN 1 */
	vhz1.VoltMax = 1.0;
 800128e:	4bae      	ldr	r3, [pc, #696]	@ (8001548 <main+0x2c0>)
 8001290:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001294:	615a      	str	r2, [r3, #20]
	vhz1.VoltMin = 0.01;
 8001296:	4bac      	ldr	r3, [pc, #688]	@ (8001548 <main+0x2c0>)
 8001298:	4aac      	ldr	r2, [pc, #688]	@ (800154c <main+0x2c4>)
 800129a:	619a      	str	r2, [r3, #24]
	vhz1.HighFreq = 0.9;
 800129c:	4baa      	ldr	r3, [pc, #680]	@ (8001548 <main+0x2c0>)
 800129e:	4aac      	ldr	r2, [pc, #688]	@ (8001550 <main+0x2c8>)
 80012a0:	60da      	str	r2, [r3, #12]
	vhz1.LowFreq = 0.05;
 80012a2:	4ba9      	ldr	r3, [pc, #676]	@ (8001548 <main+0x2c0>)
 80012a4:	4aab      	ldr	r2, [pc, #684]	@ (8001554 <main+0x2cc>)
 80012a6:	609a      	str	r2, [r3, #8]
	vhz1.FreqMax = 1.0;
 80012a8:	4ba7      	ldr	r3, [pc, #668]	@ (8001548 <main+0x2c0>)
 80012aa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80012ae:	611a      	str	r2, [r3, #16]


	rc1.Tstep = T*rc1.RampDelayMax*F_rate_up;
 80012b0:	4ba9      	ldr	r3, [pc, #676]	@ (8001558 <main+0x2d0>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f94d 	bl	8000554 <__aeabi_ui2d>
 80012ba:	a39f      	add	r3, pc, #636	@ (adr r3, 8001538 <main+0x2b0>)
 80012bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c0:	f7ff f9c2 	bl	8000648 <__aeabi_dmul>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4614      	mov	r4, r2
 80012ca:	461d      	mov	r5, r3
 80012cc:	4ba3      	ldr	r3, [pc, #652]	@ (800155c <main+0x2d4>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f961 	bl	8000598 <__aeabi_f2d>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4620      	mov	r0, r4
 80012dc:	4629      	mov	r1, r5
 80012de:	f7ff f9b3 	bl	8000648 <__aeabi_dmul>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	4610      	mov	r0, r2
 80012e8:	4619      	mov	r1, r3
 80012ea:	f7ff fca5 	bl	8000c38 <__aeabi_d2f>
 80012ee:	4603      	mov	r3, r0
 80012f0:	4a99      	ldr	r2, [pc, #612]	@ (8001558 <main+0x2d0>)
 80012f2:	6213      	str	r3, [r2, #32]
	rg1.StepAngleMax = FBASE*T;
 80012f4:	4b9a      	ldr	r3, [pc, #616]	@ (8001560 <main+0x2d8>)
 80012f6:	4a9b      	ldr	r2, [pc, #620]	@ (8001564 <main+0x2dc>)
 80012f8:	605a      	str	r2, [r3, #4]

// Initialize motor parameters for flux observer
	flux_const1.Rs = RS;
 80012fa:	4b9b      	ldr	r3, [pc, #620]	@ (8001568 <main+0x2e0>)
 80012fc:	4a9b      	ldr	r2, [pc, #620]	@ (800156c <main+0x2e4>)
 80012fe:	601a      	str	r2, [r3, #0]
	flux_const1.Rr = RR;
 8001300:	4b99      	ldr	r3, [pc, #612]	@ (8001568 <main+0x2e0>)
 8001302:	4a9b      	ldr	r2, [pc, #620]	@ (8001570 <main+0x2e8>)
 8001304:	605a      	str	r2, [r3, #4]
	flux_const1.Ls = LS;
 8001306:	4b98      	ldr	r3, [pc, #608]	@ (8001568 <main+0x2e0>)
 8001308:	4a9a      	ldr	r2, [pc, #616]	@ (8001574 <main+0x2ec>)
 800130a:	609a      	str	r2, [r3, #8]
	flux_const1.Lr = LR;
 800130c:	4b96      	ldr	r3, [pc, #600]	@ (8001568 <main+0x2e0>)
 800130e:	4a99      	ldr	r2, [pc, #612]	@ (8001574 <main+0x2ec>)
 8001310:	60da      	str	r2, [r3, #12]
	flux_const1.Lm = LM;
 8001312:	4b95      	ldr	r3, [pc, #596]	@ (8001568 <main+0x2e0>)
 8001314:	4a98      	ldr	r2, [pc, #608]	@ (8001578 <main+0x2f0>)
 8001316:	611a      	str	r2, [r3, #16]
	flux_const1.Vb = VBASE;
 8001318:	4b93      	ldr	r3, [pc, #588]	@ (8001568 <main+0x2e0>)
 800131a:	4a98      	ldr	r2, [pc, #608]	@ (800157c <main+0x2f4>)
 800131c:	619a      	str	r2, [r3, #24]
	flux_const1.Ib = IBASE;
 800131e:	4b92      	ldr	r3, [pc, #584]	@ (8001568 <main+0x2e0>)
 8001320:	4a92      	ldr	r2, [pc, #584]	@ (800156c <main+0x2e4>)
 8001322:	615a      	str	r2, [r3, #20]
	flux_const1.Ts = T;
 8001324:	4b90      	ldr	r3, [pc, #576]	@ (8001568 <main+0x2e0>)
 8001326:	4a96      	ldr	r2, [pc, #600]	@ (8001580 <main+0x2f8>)
 8001328:	61da      	str	r2, [r3, #28]
	FLUXOBS_CONST_MACRO(flux_const1)
 800132a:	4b8f      	ldr	r3, [pc, #572]	@ (8001568 <main+0x2e0>)
 800132c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001330:	4b8d      	ldr	r3, [pc, #564]	@ (8001568 <main+0x2e0>)
 8001332:	ed93 7a01 	vldr	s14, [r3, #4]
 8001336:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800133a:	4b8b      	ldr	r3, [pc, #556]	@ (8001568 <main+0x2e0>)
 800133c:	edc3 7a08 	vstr	s15, [r3, #32]
 8001340:	4b89      	ldr	r3, [pc, #548]	@ (8001568 <main+0x2e0>)
 8001342:	edd3 6a08 	vldr	s13, [r3, #32]
 8001346:	4b88      	ldr	r3, [pc, #544]	@ (8001568 <main+0x2e0>)
 8001348:	ed93 7a08 	vldr	s14, [r3, #32]
 800134c:	4b86      	ldr	r3, [pc, #536]	@ (8001568 <main+0x2e0>)
 800134e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001352:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800135a:	4b83      	ldr	r3, [pc, #524]	@ (8001568 <main+0x2e0>)
 800135c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001360:	4b81      	ldr	r3, [pc, #516]	@ (8001568 <main+0x2e0>)
 8001362:	edd3 6a07 	vldr	s13, [r3, #28]
 8001366:	4b80      	ldr	r3, [pc, #512]	@ (8001568 <main+0x2e0>)
 8001368:	ed93 7a08 	vldr	s14, [r3, #32]
 800136c:	4b7e      	ldr	r3, [pc, #504]	@ (8001568 <main+0x2e0>)
 800136e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001372:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001376:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800137a:	4b7b      	ldr	r3, [pc, #492]	@ (8001568 <main+0x2e0>)
 800137c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8001380:	4b79      	ldr	r3, [pc, #484]	@ (8001568 <main+0x2e0>)
 8001382:	edd3 6a04 	vldr	s13, [r3, #16]
 8001386:	4b78      	ldr	r3, [pc, #480]	@ (8001568 <main+0x2e0>)
 8001388:	ed93 7a03 	vldr	s14, [r3, #12]
 800138c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001390:	4b75      	ldr	r3, [pc, #468]	@ (8001568 <main+0x2e0>)
 8001392:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8001396:	4b74      	ldr	r3, [pc, #464]	@ (8001568 <main+0x2e0>)
 8001398:	ed93 7a02 	vldr	s14, [r3, #8]
 800139c:	4b72      	ldr	r3, [pc, #456]	@ (8001568 <main+0x2e0>)
 800139e:	edd3 7a03 	vldr	s15, [r3, #12]
 80013a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013a6:	4b70      	ldr	r3, [pc, #448]	@ (8001568 <main+0x2e0>)
 80013a8:	edd3 6a04 	vldr	s13, [r3, #16]
 80013ac:	4b6e      	ldr	r3, [pc, #440]	@ (8001568 <main+0x2e0>)
 80013ae:	edd3 7a04 	vldr	s15, [r3, #16]
 80013b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013b6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80013ba:	4b6b      	ldr	r3, [pc, #428]	@ (8001568 <main+0x2e0>)
 80013bc:	ed93 7a03 	vldr	s14, [r3, #12]
 80013c0:	4b69      	ldr	r3, [pc, #420]	@ (8001568 <main+0x2e0>)
 80013c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80013c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ce:	4b66      	ldr	r3, [pc, #408]	@ (8001568 <main+0x2e0>)
 80013d0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 80013d4:	4b64      	ldr	r3, [pc, #400]	@ (8001568 <main+0x2e0>)
 80013d6:	ed93 7a05 	vldr	s14, [r3, #20]
 80013da:	4b63      	ldr	r3, [pc, #396]	@ (8001568 <main+0x2e0>)
 80013dc:	edd3 7a00 	vldr	s15, [r3]
 80013e0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80013e4:	4b60      	ldr	r3, [pc, #384]	@ (8001568 <main+0x2e0>)
 80013e6:	ed93 7a06 	vldr	s14, [r3, #24]
 80013ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ee:	4b5e      	ldr	r3, [pc, #376]	@ (8001568 <main+0x2e0>)
 80013f0:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
 80013f4:	4b5c      	ldr	r3, [pc, #368]	@ (8001568 <main+0x2e0>)
 80013f6:	ed93 7a06 	vldr	s14, [r3, #24]
 80013fa:	4b5b      	ldr	r3, [pc, #364]	@ (8001568 <main+0x2e0>)
 80013fc:	edd3 7a07 	vldr	s15, [r3, #28]
 8001400:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001404:	4b58      	ldr	r3, [pc, #352]	@ (8001568 <main+0x2e0>)
 8001406:	ed93 7a04 	vldr	s14, [r3, #16]
 800140a:	4b57      	ldr	r3, [pc, #348]	@ (8001568 <main+0x2e0>)
 800140c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001410:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001414:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001418:	4b53      	ldr	r3, [pc, #332]	@ (8001568 <main+0x2e0>)
 800141a:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
 800141e:	4b52      	ldr	r3, [pc, #328]	@ (8001568 <main+0x2e0>)
 8001420:	edd3 6a03 	vldr	s13, [r3, #12]
 8001424:	4b50      	ldr	r3, [pc, #320]	@ (8001568 <main+0x2e0>)
 8001426:	ed93 7a04 	vldr	s14, [r3, #16]
 800142a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800142e:	4b4e      	ldr	r3, [pc, #312]	@ (8001568 <main+0x2e0>)
 8001430:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 8001434:	4b4c      	ldr	r3, [pc, #304]	@ (8001568 <main+0x2e0>)
 8001436:	ed93 7a02 	vldr	s14, [r3, #8]
 800143a:	4b4b      	ldr	r3, [pc, #300]	@ (8001568 <main+0x2e0>)
 800143c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001440:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001444:	4b48      	ldr	r3, [pc, #288]	@ (8001568 <main+0x2e0>)
 8001446:	edd3 6a04 	vldr	s13, [r3, #16]
 800144a:	4b47      	ldr	r3, [pc, #284]	@ (8001568 <main+0x2e0>)
 800144c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001450:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001454:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001458:	4b43      	ldr	r3, [pc, #268]	@ (8001568 <main+0x2e0>)
 800145a:	ed93 7a04 	vldr	s14, [r3, #16]
 800145e:	4b42      	ldr	r3, [pc, #264]	@ (8001568 <main+0x2e0>)
 8001460:	edd3 7a04 	vldr	s15, [r3, #16]
 8001464:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001468:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800146c:	4b3e      	ldr	r3, [pc, #248]	@ (8001568 <main+0x2e0>)
 800146e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

// 	Initialize constants for flux observer
	flux1.K1 = flux_const1.K1;
 8001472:	4b3d      	ldr	r3, [pc, #244]	@ (8001568 <main+0x2e0>)
 8001474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001476:	4a43      	ldr	r2, [pc, #268]	@ (8001584 <main+0x2fc>)
 8001478:	6113      	str	r3, [r2, #16]
	flux1.K2 = flux_const1.K2;
 800147a:	4b3b      	ldr	r3, [pc, #236]	@ (8001568 <main+0x2e0>)
 800147c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800147e:	4a41      	ldr	r2, [pc, #260]	@ (8001584 <main+0x2fc>)
 8001480:	6193      	str	r3, [r2, #24]
	flux1.K3 = flux_const1.K3;
 8001482:	4b39      	ldr	r3, [pc, #228]	@ (8001568 <main+0x2e0>)
 8001484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001486:	4a3f      	ldr	r2, [pc, #252]	@ (8001584 <main+0x2fc>)
 8001488:	6253      	str	r3, [r2, #36]	@ 0x24
	flux1.K4 = flux_const1.K4;
 800148a:	4b37      	ldr	r3, [pc, #220]	@ (8001568 <main+0x2e0>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	4a3d      	ldr	r2, [pc, #244]	@ (8001584 <main+0x2fc>)
 8001490:	6293      	str	r3, [r2, #40]	@ 0x28
	flux1.K5 = flux_const1.K5;
 8001492:	4b35      	ldr	r3, [pc, #212]	@ (8001568 <main+0x2e0>)
 8001494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001496:	4a3b      	ldr	r2, [pc, #236]	@ (8001584 <main+0x2fc>)
 8001498:	6613      	str	r3, [r2, #96]	@ 0x60
	flux1.K6 = flux_const1.K6;
 800149a:	4b33      	ldr	r3, [pc, #204]	@ (8001568 <main+0x2e0>)
 800149c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800149e:	4a39      	ldr	r2, [pc, #228]	@ (8001584 <main+0x2fc>)
 80014a0:	6653      	str	r3, [r2, #100]	@ 0x64
	flux1.K7 = flux_const1.K7;
 80014a2:	4b31      	ldr	r3, [pc, #196]	@ (8001568 <main+0x2e0>)
 80014a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014a6:	4a37      	ldr	r2, [pc, #220]	@ (8001584 <main+0x2fc>)
 80014a8:	6753      	str	r3, [r2, #116]	@ 0x74
	flux1.K8 = flux_const1.K8;
 80014aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001568 <main+0x2e0>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ae:	4a35      	ldr	r2, [pc, #212]	@ (8001584 <main+0x2fc>)
 80014b0:	6713      	str	r3, [r2, #112]	@ 0x70
	flux1.Kp = 0.05;
 80014b2:	4b34      	ldr	r3, [pc, #208]	@ (8001584 <main+0x2fc>)
 80014b4:	4a27      	ldr	r2, [pc, #156]	@ (8001554 <main+0x2cc>)
 80014b6:	639a      	str	r2, [r3, #56]	@ 0x38
	flux1.Ki = 0.1;
 80014b8:	4b32      	ldr	r3, [pc, #200]	@ (8001584 <main+0x2fc>)
 80014ba:	4a33      	ldr	r2, [pc, #204]	@ (8001588 <main+0x300>)
 80014bc:	649a      	str	r2, [r3, #72]	@ 0x48

	// 	Initialize constants for speed estimation

	speed_const1.Rr = RR;
 80014be:	4b33      	ldr	r3, [pc, #204]	@ (800158c <main+0x304>)
 80014c0:	4a2b      	ldr	r2, [pc, #172]	@ (8001570 <main+0x2e8>)
 80014c2:	601a      	str	r2, [r3, #0]
	speed_const1.Lr = LR;
 80014c4:	4b31      	ldr	r3, [pc, #196]	@ (800158c <main+0x304>)
 80014c6:	4a2b      	ldr	r2, [pc, #172]	@ (8001574 <main+0x2ec>)
 80014c8:	605a      	str	r2, [r3, #4]
	speed_const1.fb = FBASE;
 80014ca:	4b30      	ldr	r3, [pc, #192]	@ (800158c <main+0x304>)
 80014cc:	4a30      	ldr	r2, [pc, #192]	@ (8001590 <main+0x308>)
 80014ce:	60da      	str	r2, [r3, #12]
	speed_const1.fc = 0.5;
 80014d0:	4b2e      	ldr	r3, [pc, #184]	@ (800158c <main+0x304>)
 80014d2:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80014d6:	615a      	str	r2, [r3, #20]
	speed_const1.Ts = T;
 80014d8:	4b2c      	ldr	r3, [pc, #176]	@ (800158c <main+0x304>)
 80014da:	4a29      	ldr	r2, [pc, #164]	@ (8001580 <main+0x2f8>)
 80014dc:	61da      	str	r2, [r3, #28]
	SPEED_CONST_MACRO(speed_const1)
 80014de:	4b2b      	ldr	r3, [pc, #172]	@ (800158c <main+0x304>)
 80014e0:	edd3 6a01 	vldr	s13, [r3, #4]
 80014e4:	4b29      	ldr	r3, [pc, #164]	@ (800158c <main+0x304>)
 80014e6:	ed93 7a00 	vldr	s14, [r3]
 80014ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ee:	4b27      	ldr	r3, [pc, #156]	@ (800158c <main+0x304>)
 80014f0:	edc3 7a02 	vstr	s15, [r3, #8]
 80014f4:	4b25      	ldr	r3, [pc, #148]	@ (800158c <main+0x304>)
 80014f6:	695b      	ldr	r3, [r3, #20]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff f84d 	bl	8000598 <__aeabi_f2d>
 80014fe:	a310      	add	r3, pc, #64	@ (adr r3, 8001540 <main+0x2b8>)
 8001500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001504:	f7ff f8a0 	bl	8000648 <__aeabi_dmul>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	f04f 0000 	mov.w	r0, #0
 8001510:	4920      	ldr	r1, [pc, #128]	@ (8001594 <main+0x30c>)
 8001512:	f7ff f9c3 	bl	800089c <__aeabi_ddiv>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4610      	mov	r0, r2
 800151c:	4619      	mov	r1, r3
 800151e:	f7ff fb8b 	bl	8000c38 <__aeabi_d2f>
 8001522:	4603      	mov	r3, r0
 8001524:	4a19      	ldr	r2, [pc, #100]	@ (800158c <main+0x304>)
 8001526:	6193      	str	r3, [r2, #24]
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <main+0x304>)
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff f833 	bl	8000598 <__aeabi_f2d>
 8001532:	e031      	b.n	8001598 <main+0x310>
 8001534:	f3af 8000 	nop.w
 8001538:	d2f1a9fc 	.word	0xd2f1a9fc
 800153c:	3f30624d 	.word	0x3f30624d
 8001540:	54442d11 	.word	0x54442d11
 8001544:	401921fb 	.word	0x401921fb
 8001548:	20006694 	.word	0x20006694
 800154c:	3c23d70a 	.word	0x3c23d70a
 8001550:	3f666666 	.word	0x3f666666
 8001554:	3d4ccccd 	.word	0x3d4ccccd
 8001558:	20000040 	.word	0x20000040
 800155c:	2000000c 	.word	0x2000000c
 8001560:	20000028 	.word	0x20000028
 8001564:	3c75c28f 	.word	0x3c75c28f
 8001568:	20006770 	.word	0x20006770
 800156c:	40200000 	.word	0x40200000
 8001570:	3fa7ae14 	.word	0x3fa7ae14
 8001574:	3e87ae14 	.word	0x3e87ae14
 8001578:	3e83126f 	.word	0x3e83126f
 800157c:	42c80000 	.word	0x42c80000
 8001580:	3983126f 	.word	0x3983126f
 8001584:	200066e4 	.word	0x200066e4
 8001588:	3dcccccd 	.word	0x3dcccccd
 800158c:	200067b4 	.word	0x200067b4
 8001590:	42700000 	.word	0x42700000
 8001594:	3ff00000 	.word	0x3ff00000
 8001598:	a3cd      	add	r3, pc, #820	@ (adr r3, 80018d0 <main+0x648>)
 800159a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159e:	f7ff f853 	bl	8000648 <__aeabi_dmul>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4610      	mov	r0, r2
 80015a8:	4619      	mov	r1, r3
 80015aa:	f7ff fb45 	bl	8000c38 <__aeabi_d2f>
 80015ae:	4603      	mov	r3, r0
 80015b0:	4a9f      	ldr	r2, [pc, #636]	@ (8001830 <main+0x5a8>)
 80015b2:	6113      	str	r3, [r2, #16]
 80015b4:	4b9e      	ldr	r3, [pc, #632]	@ (8001830 <main+0x5a8>)
 80015b6:	ed93 7a04 	vldr	s14, [r3, #16]
 80015ba:	4b9d      	ldr	r3, [pc, #628]	@ (8001830 <main+0x5a8>)
 80015bc:	edd3 7a02 	vldr	s15, [r3, #8]
 80015c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80015c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015cc:	4b98      	ldr	r3, [pc, #608]	@ (8001830 <main+0x5a8>)
 80015ce:	edc3 7a08 	vstr	s15, [r3, #32]
 80015d2:	4b97      	ldr	r3, [pc, #604]	@ (8001830 <main+0x5a8>)
 80015d4:	ed93 7a03 	vldr	s14, [r3, #12]
 80015d8:	4b95      	ldr	r3, [pc, #596]	@ (8001830 <main+0x5a8>)
 80015da:	edd3 7a07 	vldr	s15, [r3, #28]
 80015de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80015e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015ea:	4b91      	ldr	r3, [pc, #580]	@ (8001830 <main+0x5a8>)
 80015ec:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 80015f0:	4b8f      	ldr	r3, [pc, #572]	@ (8001830 <main+0x5a8>)
 80015f2:	edd3 6a06 	vldr	s13, [r3, #24]
 80015f6:	4b8e      	ldr	r3, [pc, #568]	@ (8001830 <main+0x5a8>)
 80015f8:	ed93 7a06 	vldr	s14, [r3, #24]
 80015fc:	4b8c      	ldr	r3, [pc, #560]	@ (8001830 <main+0x5a8>)
 80015fe:	edd3 7a07 	vldr	s15, [r3, #28]
 8001602:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001606:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800160a:	4b89      	ldr	r3, [pc, #548]	@ (8001830 <main+0x5a8>)
 800160c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8001610:	4b87      	ldr	r3, [pc, #540]	@ (8001830 <main+0x5a8>)
 8001612:	edd3 6a07 	vldr	s13, [r3, #28]
 8001616:	4b86      	ldr	r3, [pc, #536]	@ (8001830 <main+0x5a8>)
 8001618:	ed93 7a06 	vldr	s14, [r3, #24]
 800161c:	4b84      	ldr	r3, [pc, #528]	@ (8001830 <main+0x5a8>)
 800161e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001622:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001626:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800162a:	4b81      	ldr	r3, [pc, #516]	@ (8001830 <main+0x5a8>)
 800162c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	// Initialize parameters for speed estimation

	speed1.K1 = speed_const1.K1;
 8001630:	4b7f      	ldr	r3, [pc, #508]	@ (8001830 <main+0x5a8>)
 8001632:	6a1b      	ldr	r3, [r3, #32]
 8001634:	4a7f      	ldr	r2, [pc, #508]	@ (8001834 <main+0x5ac>)
 8001636:	6113      	str	r3, [r2, #16]
	speed1.K2 = speed_const1.K2;
 8001638:	4b7d      	ldr	r3, [pc, #500]	@ (8001830 <main+0x5a8>)
 800163a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800163c:	4a7d      	ldr	r2, [pc, #500]	@ (8001834 <main+0x5ac>)
 800163e:	61d3      	str	r3, [r2, #28]
	speed1.K3 = speed_const1.K3;
 8001640:	4b7b      	ldr	r3, [pc, #492]	@ (8001830 <main+0x5a8>)
 8001642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001644:	4a7b      	ldr	r2, [pc, #492]	@ (8001834 <main+0x5ac>)
 8001646:	6253      	str	r3, [r2, #36]	@ 0x24
	speed1.K4 = speed_const1.K4;
 8001648:	4b79      	ldr	r3, [pc, #484]	@ (8001830 <main+0x5a8>)
 800164a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800164c:	4a79      	ldr	r2, [pc, #484]	@ (8001834 <main+0x5ac>)
 800164e:	62d3      	str	r3, [r2, #44]	@ 0x2c
	speed1.BaseRpm = 120*FBASE/POLES;
 8001650:	4b78      	ldr	r3, [pc, #480]	@ (8001834 <main+0x5ac>)
 8001652:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8001656:	635a      	str	r2, [r3, #52]	@ 0x34


	pi_id1.Ki = Kii;
 8001658:	4b77      	ldr	r3, [pc, #476]	@ (8001838 <main+0x5b0>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a77      	ldr	r2, [pc, #476]	@ (800183c <main+0x5b4>)
 800165e:	6113      	str	r3, [r2, #16]
	pi_id1.Kp = Kpp;
 8001660:	4b77      	ldr	r3, [pc, #476]	@ (8001840 <main+0x5b8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a75      	ldr	r2, [pc, #468]	@ (800183c <main+0x5b4>)
 8001666:	60d3      	str	r3, [r2, #12]
	pi_id1.Umax = 0.5;
 8001668:	4b74      	ldr	r3, [pc, #464]	@ (800183c <main+0x5b4>)
 800166a:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800166e:	615a      	str	r2, [r3, #20]
    pi_id1.Umin = -0.5;
 8001670:	4b72      	ldr	r3, [pc, #456]	@ (800183c <main+0x5b4>)
 8001672:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 8001676:	619a      	str	r2, [r3, #24]

    pi_iq1.Ki = Kii;
 8001678:	4b6f      	ldr	r3, [pc, #444]	@ (8001838 <main+0x5b0>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a71      	ldr	r2, [pc, #452]	@ (8001844 <main+0x5bc>)
 800167e:	6113      	str	r3, [r2, #16]
    pi_iq1.Kp = Kpp;
 8001680:	4b6f      	ldr	r3, [pc, #444]	@ (8001840 <main+0x5b8>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a6f      	ldr	r2, [pc, #444]	@ (8001844 <main+0x5bc>)
 8001686:	60d3      	str	r3, [r2, #12]
    pi_iq1.Umax = 0.5;
 8001688:	4b6e      	ldr	r3, [pc, #440]	@ (8001844 <main+0x5bc>)
 800168a:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800168e:	615a      	str	r2, [r3, #20]
    pi_iq1.Umin = -0.5;
 8001690:	4b6c      	ldr	r3, [pc, #432]	@ (8001844 <main+0x5bc>)
 8001692:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 8001696:	619a      	str	r2, [r3, #24]

	pi_id2.Ki = Kii;
 8001698:	4b67      	ldr	r3, [pc, #412]	@ (8001838 <main+0x5b0>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a6a      	ldr	r2, [pc, #424]	@ (8001848 <main+0x5c0>)
 800169e:	6113      	str	r3, [r2, #16]
	pi_id2.Kp = Kpp;
 80016a0:	4b67      	ldr	r3, [pc, #412]	@ (8001840 <main+0x5b8>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a68      	ldr	r2, [pc, #416]	@ (8001848 <main+0x5c0>)
 80016a6:	60d3      	str	r3, [r2, #12]
	pi_id2.Umax = 0.3;
 80016a8:	4b67      	ldr	r3, [pc, #412]	@ (8001848 <main+0x5c0>)
 80016aa:	4a68      	ldr	r2, [pc, #416]	@ (800184c <main+0x5c4>)
 80016ac:	615a      	str	r2, [r3, #20]
	pi_id2.Umin = -0.3;
 80016ae:	4b66      	ldr	r3, [pc, #408]	@ (8001848 <main+0x5c0>)
 80016b0:	4a67      	ldr	r2, [pc, #412]	@ (8001850 <main+0x5c8>)
 80016b2:	619a      	str	r2, [r3, #24]

	pi_iq2.Ki = Kii;
 80016b4:	4b60      	ldr	r3, [pc, #384]	@ (8001838 <main+0x5b0>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a66      	ldr	r2, [pc, #408]	@ (8001854 <main+0x5cc>)
 80016ba:	6113      	str	r3, [r2, #16]
	pi_iq2.Kp = Kpp;
 80016bc:	4b60      	ldr	r3, [pc, #384]	@ (8001840 <main+0x5b8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a64      	ldr	r2, [pc, #400]	@ (8001854 <main+0x5cc>)
 80016c2:	60d3      	str	r3, [r2, #12]
	pi_iq2.Umax = 0.5;
 80016c4:	4b63      	ldr	r3, [pc, #396]	@ (8001854 <main+0x5cc>)
 80016c6:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80016ca:	615a      	str	r2, [r3, #20]
	pi_iq2.Umin = -0.5;
 80016cc:	4b61      	ldr	r3, [pc, #388]	@ (8001854 <main+0x5cc>)
 80016ce:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 80016d2:	619a      	str	r2, [r3, #24]

	pi_id.Ki = Kii;
 80016d4:	4b58      	ldr	r3, [pc, #352]	@ (8001838 <main+0x5b0>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a5f      	ldr	r2, [pc, #380]	@ (8001858 <main+0x5d0>)
 80016da:	6113      	str	r3, [r2, #16]
	pi_id.Kp = Kpp;
 80016dc:	4b58      	ldr	r3, [pc, #352]	@ (8001840 <main+0x5b8>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a5d      	ldr	r2, [pc, #372]	@ (8001858 <main+0x5d0>)
 80016e2:	60d3      	str	r3, [r2, #12]
	pi_id.Umax = 0.3;
 80016e4:	4b5c      	ldr	r3, [pc, #368]	@ (8001858 <main+0x5d0>)
 80016e6:	4a59      	ldr	r2, [pc, #356]	@ (800184c <main+0x5c4>)
 80016e8:	615a      	str	r2, [r3, #20]
    pi_id.Umin = -0.3;
 80016ea:	4b5b      	ldr	r3, [pc, #364]	@ (8001858 <main+0x5d0>)
 80016ec:	4a58      	ldr	r2, [pc, #352]	@ (8001850 <main+0x5c8>)
 80016ee:	619a      	str	r2, [r3, #24]

    pi_iq.Ki = Kii;
 80016f0:	4b51      	ldr	r3, [pc, #324]	@ (8001838 <main+0x5b0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a59      	ldr	r2, [pc, #356]	@ (800185c <main+0x5d4>)
 80016f6:	6113      	str	r3, [r2, #16]
    pi_iq.Kp = Kpp;
 80016f8:	4b51      	ldr	r3, [pc, #324]	@ (8001840 <main+0x5b8>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a57      	ldr	r2, [pc, #348]	@ (800185c <main+0x5d4>)
 80016fe:	60d3      	str	r3, [r2, #12]
    pi_iq.Umax = 0.1;
 8001700:	4b56      	ldr	r3, [pc, #344]	@ (800185c <main+0x5d4>)
 8001702:	4a57      	ldr	r2, [pc, #348]	@ (8001860 <main+0x5d8>)
 8001704:	615a      	str	r2, [r3, #20]
    pi_iq.Umin = -0.1;
 8001706:	4b55      	ldr	r3, [pc, #340]	@ (800185c <main+0x5d4>)
 8001708:	4a56      	ldr	r2, [pc, #344]	@ (8001864 <main+0x5dc>)
 800170a:	619a      	str	r2, [r3, #24]

    pi_ix.Ki = Kii;
 800170c:	4b4a      	ldr	r3, [pc, #296]	@ (8001838 <main+0x5b0>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a55      	ldr	r2, [pc, #340]	@ (8001868 <main+0x5e0>)
 8001712:	6113      	str	r3, [r2, #16]
	pi_ix.Kp = Kpp;
 8001714:	4b4a      	ldr	r3, [pc, #296]	@ (8001840 <main+0x5b8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a53      	ldr	r2, [pc, #332]	@ (8001868 <main+0x5e0>)
 800171a:	60d3      	str	r3, [r2, #12]
	pi_ix.Umax = 0.2;
 800171c:	4b52      	ldr	r3, [pc, #328]	@ (8001868 <main+0x5e0>)
 800171e:	4a53      	ldr	r2, [pc, #332]	@ (800186c <main+0x5e4>)
 8001720:	615a      	str	r2, [r3, #20]
	pi_ix.Umin = -0.2;
 8001722:	4b51      	ldr	r3, [pc, #324]	@ (8001868 <main+0x5e0>)
 8001724:	4a52      	ldr	r2, [pc, #328]	@ (8001870 <main+0x5e8>)
 8001726:	619a      	str	r2, [r3, #24]

	pi_iy.Ki = Kii;
 8001728:	4b43      	ldr	r3, [pc, #268]	@ (8001838 <main+0x5b0>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a51      	ldr	r2, [pc, #324]	@ (8001874 <main+0x5ec>)
 800172e:	6113      	str	r3, [r2, #16]
	pi_iy.Kp = Kpp;
 8001730:	4b43      	ldr	r3, [pc, #268]	@ (8001840 <main+0x5b8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a4f      	ldr	r2, [pc, #316]	@ (8001874 <main+0x5ec>)
 8001736:	60d3      	str	r3, [r2, #12]
	pi_iy.Umax = 0.2;
 8001738:	4b4e      	ldr	r3, [pc, #312]	@ (8001874 <main+0x5ec>)
 800173a:	4a4c      	ldr	r2, [pc, #304]	@ (800186c <main+0x5e4>)
 800173c:	615a      	str	r2, [r3, #20]
	pi_iy.Umin = -0.2;
 800173e:	4b4d      	ldr	r3, [pc, #308]	@ (8001874 <main+0x5ec>)
 8001740:	4a4b      	ldr	r2, [pc, #300]	@ (8001870 <main+0x5e8>)
 8001742:	619a      	str	r2, [r3, #24]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001744:	f002 fd77 	bl	8004236 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001748:	f000 f902 	bl	8001950 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800174c:	f000 fd4c 	bl	80021e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001750:	f000 fd18 	bl	8002184 <MX_DMA_Init>
  MX_TIM1_Init();
 8001754:	f000 fa6a 	bl	8001c2c <MX_TIM1_Init>
  MX_TIM8_Init();
 8001758:	f000 fb96 	bl	8001e88 <MX_TIM8_Init>
  MX_TIM15_Init();
 800175c:	f000 fc74 	bl	8002048 <MX_TIM15_Init>
  MX_USART2_UART_Init();
 8001760:	f000 fcc4 	bl	80020ec <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8001764:	f000 f940 	bl	80019e8 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001768:	f000 f9d6 	bl	8001b18 <MX_ADC3_Init>
  MX_TIM4_Init();
 800176c:	f000 fb3e 	bl	8001dec <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */


  DATA_LOG_4CH_FLOAT_config(&dLogFloat,
 8001770:	2301      	movs	r3, #1
 8001772:	9306      	str	r3, [sp, #24]
 8001774:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001778:	9305      	str	r3, [sp, #20]
 800177a:	4b3f      	ldr	r3, [pc, #252]	@ (8001878 <main+0x5f0>)
 800177c:	9304      	str	r3, [sp, #16]
 800177e:	4b3f      	ldr	r3, [pc, #252]	@ (800187c <main+0x5f4>)
 8001780:	9303      	str	r3, [sp, #12]
 8001782:	4b3f      	ldr	r3, [pc, #252]	@ (8001880 <main+0x5f8>)
 8001784:	9302      	str	r3, [sp, #8]
 8001786:	4b3f      	ldr	r3, [pc, #252]	@ (8001884 <main+0x5fc>)
 8001788:	9301      	str	r3, [sp, #4]
 800178a:	4b3f      	ldr	r3, [pc, #252]	@ (8001888 <main+0x600>)
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001792:	4b3e      	ldr	r3, [pc, #248]	@ (800188c <main+0x604>)
 8001794:	4a3e      	ldr	r2, [pc, #248]	@ (8001890 <main+0x608>)
 8001796:	493f      	ldr	r1, [pc, #252]	@ (8001894 <main+0x60c>)
 8001798:	483f      	ldr	r0, [pc, #252]	@ (8001898 <main+0x610>)
 800179a:	f7ff fc69 	bl	8001070 <DATA_LOG_4CH_FLOAT_config>
   									FBUFF_SIZE,
                                       0.5,    //trigger
                                       1    // preScalar
                                       );

 DATA_LOG_4CH_INT_config(&dLogInt,
 800179e:	2301      	movs	r3, #1
 80017a0:	9307      	str	r3, [sp, #28]
 80017a2:	2301      	movs	r3, #1
 80017a4:	9306      	str	r3, [sp, #24]
 80017a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017aa:	9305      	str	r3, [sp, #20]
 80017ac:	4b3b      	ldr	r3, [pc, #236]	@ (800189c <main+0x614>)
 80017ae:	9304      	str	r3, [sp, #16]
 80017b0:	4b3b      	ldr	r3, [pc, #236]	@ (80018a0 <main+0x618>)
 80017b2:	9303      	str	r3, [sp, #12]
 80017b4:	4b3b      	ldr	r3, [pc, #236]	@ (80018a4 <main+0x61c>)
 80017b6:	9302      	str	r3, [sp, #8]
 80017b8:	4b3b      	ldr	r3, [pc, #236]	@ (80018a8 <main+0x620>)
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	4b32      	ldr	r3, [pc, #200]	@ (8001888 <main+0x600>)
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	4b32      	ldr	r3, [pc, #200]	@ (800188c <main+0x604>)
 80017c2:	4a33      	ldr	r2, [pc, #204]	@ (8001890 <main+0x608>)
 80017c4:	4933      	ldr	r1, [pc, #204]	@ (8001894 <main+0x60c>)
 80017c6:	4839      	ldr	r0, [pc, #228]	@ (80018ac <main+0x624>)
 80017c8:	f7ff fc8f 	bl	80010ea <DATA_LOG_4CH_INT_config>
								IBUFF_SIZE,
								   1, //trigger
								   1 // preScalar
								   );

  clear_screen=1;
 80017cc:	4b38      	ldr	r3, [pc, #224]	@ (80018b0 <main+0x628>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	801a      	strh	r2, [r3, #0]

  HAL_TIM_Base_Start_IT(&htim1);
 80017d2:	4838      	ldr	r0, [pc, #224]	@ (80018b4 <main+0x62c>)
 80017d4:	f005 feca 	bl	800756c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim15);
 80017d8:	4837      	ldr	r0, [pc, #220]	@ (80018b8 <main+0x630>)
 80017da:	f005 fec7 	bl	800756c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80017de:	4837      	ldr	r0, [pc, #220]	@ (80018bc <main+0x634>)
 80017e0:	f005 fec4 	bl	800756c <HAL_TIM_Base_Start_IT>

  HAL_ADC_Start_DMA(&hadc2, ADC2_buffer, 4);
 80017e4:	2204      	movs	r2, #4
 80017e6:	4936      	ldr	r1, [pc, #216]	@ (80018c0 <main+0x638>)
 80017e8:	4836      	ldr	r0, [pc, #216]	@ (80018c4 <main+0x63c>)
 80017ea:	f003 f991 	bl	8004b10 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc3, ADC3_buffer, 2);
 80017ee:	2202      	movs	r2, #2
 80017f0:	4935      	ldr	r1, [pc, #212]	@ (80018c8 <main+0x640>)
 80017f2:	4836      	ldr	r0, [pc, #216]	@ (80018cc <main+0x644>)
 80017f4:	f003 f98c 	bl	8004b10 <HAL_ADC_Start_DMA>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80017f8:	2100      	movs	r1, #0
 80017fa:	482e      	ldr	r0, [pc, #184]	@ (80018b4 <main+0x62c>)
 80017fc:	f005 ff90 	bl	8007720 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001800:	2100      	movs	r1, #0
 8001802:	482c      	ldr	r0, [pc, #176]	@ (80018b4 <main+0x62c>)
 8001804:	f007 fa8a 	bl	8008d1c <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001808:	2104      	movs	r1, #4
 800180a:	482a      	ldr	r0, [pc, #168]	@ (80018b4 <main+0x62c>)
 800180c:	f005 ff88 	bl	8007720 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001810:	2104      	movs	r1, #4
 8001812:	4828      	ldr	r0, [pc, #160]	@ (80018b4 <main+0x62c>)
 8001814:	f007 fa82 	bl	8008d1c <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001818:	2108      	movs	r1, #8
 800181a:	4826      	ldr	r0, [pc, #152]	@ (80018b4 <main+0x62c>)
 800181c:	f005 ff80 	bl	8007720 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001820:	2108      	movs	r1, #8
 8001822:	4824      	ldr	r0, [pc, #144]	@ (80018b4 <main+0x62c>)
 8001824:	f007 fa7a 	bl	8008d1c <HAL_TIMEx_PWMN_Start>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001828:	2100      	movs	r1, #0
 800182a:	e055      	b.n	80018d8 <main+0x650>
 800182c:	f3af 8000 	nop.w
 8001830:	200067b4 	.word	0x200067b4
 8001834:	200001e4 	.word	0x200001e4
 8001838:	20000024 	.word	0x20000024
 800183c:	20000064 	.word	0x20000064
 8001840:	20000020 	.word	0x20000020
 8001844:	20000094 	.word	0x20000094
 8001848:	200000c4 	.word	0x200000c4
 800184c:	3e99999a 	.word	0x3e99999a
 8001850:	be99999a 	.word	0xbe99999a
 8001854:	200000f4 	.word	0x200000f4
 8001858:	20000124 	.word	0x20000124
 800185c:	20000154 	.word	0x20000154
 8001860:	3dcccccd 	.word	0x3dcccccd
 8001864:	bdcccccd 	.word	0xbdcccccd
 8001868:	20000184 	.word	0x20000184
 800186c:	3e4ccccd 	.word	0x3e4ccccd
 8001870:	be4ccccd 	.word	0xbe4ccccd
 8001874:	200001b4 	.word	0x200001b4
 8001878:	20005610 	.word	0x20005610
 800187c:	20004670 	.word	0x20004670
 8001880:	200036d0 	.word	0x200036d0
 8001884:	20002730 	.word	0x20002730
 8001888:	200065d0 	.word	0x200065d0
 800188c:	2000020c 	.word	0x2000020c
 8001890:	200066e4 	.word	0x200066e4
 8001894:	20006654 	.word	0x20006654
 8001898:	200007bc 	.word	0x200007bc
 800189c:	20001f60 	.word	0x20001f60
 80018a0:	20001790 	.word	0x20001790
 80018a4:	20000fc0 	.word	0x20000fc0
 80018a8:	200007f0 	.word	0x200007f0
 80018ac:	2000078c 	.word	0x2000078c
 80018b0:	200065b0 	.word	0x200065b0
 80018b4:	200005b0 	.word	0x200005b0
 80018b8:	20000694 	.word	0x20000694
 80018bc:	200005fc 	.word	0x200005fc
 80018c0:	20000774 	.word	0x20000774
 80018c4:	20000418 	.word	0x20000418
 80018c8:	20000784 	.word	0x20000784
 80018cc:	20000484 	.word	0x20000484
 80018d0:	54442d11 	.word	0x54442d11
 80018d4:	401921fb 	.word	0x401921fb
 80018d8:	4817      	ldr	r0, [pc, #92]	@ (8001938 <main+0x6b0>)
 80018da:	f005 ff21 	bl	8007720 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 80018de:	2100      	movs	r1, #0
 80018e0:	4815      	ldr	r0, [pc, #84]	@ (8001938 <main+0x6b0>)
 80018e2:	f007 fa1b 	bl	8008d1c <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80018e6:	2104      	movs	r1, #4
 80018e8:	4813      	ldr	r0, [pc, #76]	@ (8001938 <main+0x6b0>)
 80018ea:	f005 ff19 	bl	8007720 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 80018ee:	2104      	movs	r1, #4
 80018f0:	4811      	ldr	r0, [pc, #68]	@ (8001938 <main+0x6b0>)
 80018f2:	f007 fa13 	bl	8008d1c <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80018f6:	2108      	movs	r1, #8
 80018f8:	480f      	ldr	r0, [pc, #60]	@ (8001938 <main+0x6b0>)
 80018fa:	f005 ff11 	bl	8007720 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 80018fe:	2108      	movs	r1, #8
 8001900:	480d      	ldr	r0, [pc, #52]	@ (8001938 <main+0x6b0>)
 8001902:	f007 fa0b 	bl	8008d1c <HAL_TIMEx_PWMN_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(print_log)
 8001906:	4b0d      	ldr	r3, [pc, #52]	@ (800193c <main+0x6b4>)
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d00b      	beq.n	8001926 <main+0x69e>
	 	 {
	 	  	printDataLog(iBuff1, iBuff2, iBuff3, iBuff4, IBUFF_SIZE, &print_log);
 800190e:	4b0b      	ldr	r3, [pc, #44]	@ (800193c <main+0x6b4>)
 8001910:	9301      	str	r3, [sp, #4]
 8001912:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <main+0x6b8>)
 800191a:	4a0a      	ldr	r2, [pc, #40]	@ (8001944 <main+0x6bc>)
 800191c:	490a      	ldr	r1, [pc, #40]	@ (8001948 <main+0x6c0>)
 800191e:	480b      	ldr	r0, [pc, #44]	@ (800194c <main+0x6c4>)
 8001920:	f000 fdf8 	bl	8002514 <printDataLog>
 8001924:	e001      	b.n	800192a <main+0x6a2>
	 	 }
	 else PrintScreen();
 8001926:	f000 fdcf 	bl	80024c8 <PrintScreen>

	 UARTCommands();
 800192a:	f001 ffeb 	bl	8003904 <UARTCommands>

	 HAL_Delay(100);
 800192e:	2064      	movs	r0, #100	@ 0x64
 8001930:	f002 fcf2 	bl	8004318 <HAL_Delay>
	  if(print_log)
 8001934:	e7e7      	b.n	8001906 <main+0x67e>
 8001936:	bf00      	nop
 8001938:	20000648 	.word	0x20000648
 800193c:	200065b2 	.word	0x200065b2
 8001940:	20001f60 	.word	0x20001f60
 8001944:	20001790 	.word	0x20001790
 8001948:	20000fc0 	.word	0x20000fc0
 800194c:	200007f0 	.word	0x200007f0

08001950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b094      	sub	sp, #80	@ 0x50
 8001954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001956:	f107 0318 	add.w	r3, r7, #24
 800195a:	2238      	movs	r2, #56	@ 0x38
 800195c:	2100      	movs	r1, #0
 800195e:	4618      	mov	r0, r3
 8001960:	f009 fbe1 	bl	800b126 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001964:	1d3b      	adds	r3, r7, #4
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
 8001970:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001972:	2000      	movs	r0, #0
 8001974:	f004 fd72 	bl	800645c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001978:	2302      	movs	r3, #2
 800197a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800197c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001980:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001982:	2340      	movs	r3, #64	@ 0x40
 8001984:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001986:	2302      	movs	r3, #2
 8001988:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800198a:	2302      	movs	r3, #2
 800198c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800198e:	2304      	movs	r3, #4
 8001990:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001992:	2355      	movs	r3, #85	@ 0x55
 8001994:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001996:	2302      	movs	r3, #2
 8001998:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800199a:	2302      	movs	r3, #2
 800199c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800199e:	2302      	movs	r3, #2
 80019a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019a2:	f107 0318 	add.w	r3, r7, #24
 80019a6:	4618      	mov	r0, r3
 80019a8:	f004 fe0c 	bl	80065c4 <HAL_RCC_OscConfig>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80019b2:	f002 f817 	bl	80039e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019b6:	230f      	movs	r3, #15
 80019b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ba:	2303      	movs	r3, #3
 80019bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019be:	2300      	movs	r3, #0
 80019c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019ca:	1d3b      	adds	r3, r7, #4
 80019cc:	2104      	movs	r1, #4
 80019ce:	4618      	mov	r0, r3
 80019d0:	f005 f90a 	bl	8006be8 <HAL_RCC_ClockConfig>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80019da:	f002 f803 	bl	80039e4 <Error_Handler>
  }
}
 80019de:	bf00      	nop
 80019e0:	3750      	adds	r7, #80	@ 0x50
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
	...

080019e8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b088      	sub	sp, #32
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019ee:	463b      	mov	r3, r7
 80019f0:	2220      	movs	r2, #32
 80019f2:	2100      	movs	r1, #0
 80019f4:	4618      	mov	r0, r3
 80019f6:	f009 fb96 	bl	800b126 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80019fa:	4b41      	ldr	r3, [pc, #260]	@ (8001b00 <MX_ADC2_Init+0x118>)
 80019fc:	4a41      	ldr	r2, [pc, #260]	@ (8001b04 <MX_ADC2_Init+0x11c>)
 80019fe:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001a00:	4b3f      	ldr	r3, [pc, #252]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a02:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001a06:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001a08:	4b3d      	ldr	r3, [pc, #244]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a0e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001a14:	4b3a      	ldr	r3, [pc, #232]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001a1a:	4b39      	ldr	r3, [pc, #228]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001a20:	4b37      	ldr	r3, [pc, #220]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a22:	2208      	movs	r2, #8
 8001a24:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001a26:	4b36      	ldr	r3, [pc, #216]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001a2c:	4b34      	ldr	r3, [pc, #208]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 4;
 8001a32:	4b33      	ldr	r3, [pc, #204]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a34:	2204      	movs	r2, #4
 8001a36:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001a38:	4b31      	ldr	r3, [pc, #196]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8001a40:	4b2f      	ldr	r3, [pc, #188]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a42:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 8001a46:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001a48:	4b2d      	ldr	r3, [pc, #180]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001a50:	4b2b      	ldr	r3, [pc, #172]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a58:	4b29      	ldr	r3, [pc, #164]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001a5e:	4b28      	ldr	r3, [pc, #160]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001a66:	4826      	ldr	r0, [pc, #152]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a68:	f002 fe96 	bl	8004798 <HAL_ADC_Init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001a72:	f001 ffb7 	bl	80039e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001a76:	4b24      	ldr	r3, [pc, #144]	@ (8001b08 <MX_ADC2_Init+0x120>)
 8001a78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a7a:	2306      	movs	r3, #6
 8001a7c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001a82:	237f      	movs	r3, #127	@ 0x7f
 8001a84:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a86:	2304      	movs	r3, #4
 8001a88:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001a8e:	463b      	mov	r3, r7
 8001a90:	4619      	mov	r1, r3
 8001a92:	481b      	ldr	r0, [pc, #108]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001a94:	f003 f92e 	bl	8004cf4 <HAL_ADC_ConfigChannel>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8001a9e:	f001 ffa1 	bl	80039e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b0c <MX_ADC2_Init+0x124>)
 8001aa4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001aa6:	230c      	movs	r3, #12
 8001aa8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001aaa:	463b      	mov	r3, r7
 8001aac:	4619      	mov	r1, r3
 8001aae:	4814      	ldr	r0, [pc, #80]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001ab0:	f003 f920 	bl	8004cf4 <HAL_ADC_ConfigChannel>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 8001aba:	f001 ff93 	bl	80039e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001abe:	4b14      	ldr	r3, [pc, #80]	@ (8001b10 <MX_ADC2_Init+0x128>)
 8001ac0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001ac2:	2312      	movs	r3, #18
 8001ac4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001ac6:	463b      	mov	r3, r7
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001acc:	f003 f912 	bl	8004cf4 <HAL_ADC_ConfigChannel>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 8001ad6:	f001 ff85 	bl	80039e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001ada:	4b0e      	ldr	r3, [pc, #56]	@ (8001b14 <MX_ADC2_Init+0x12c>)
 8001adc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001ade:	2318      	movs	r3, #24
 8001ae0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <MX_ADC2_Init+0x118>)
 8001ae8:	f003 f904 	bl	8004cf4 <HAL_ADC_ConfigChannel>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_ADC2_Init+0x10e>
  {
    Error_Handler();
 8001af2:	f001 ff77 	bl	80039e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3720      	adds	r7, #32
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000418 	.word	0x20000418
 8001b04:	50000100 	.word	0x50000100
 8001b08:	19200040 	.word	0x19200040
 8001b0c:	10c00010 	.word	0x10c00010
 8001b10:	1d500080 	.word	0x1d500080
 8001b14:	14f00020 	.word	0x14f00020

08001b18 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08c      	sub	sp, #48	@ 0x30
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b2a:	1d3b      	adds	r3, r7, #4
 8001b2c:	2220      	movs	r2, #32
 8001b2e:	2100      	movs	r1, #0
 8001b30:	4618      	mov	r0, r3
 8001b32:	f009 faf8 	bl	800b126 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001b36:	4b39      	ldr	r3, [pc, #228]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b38:	4a39      	ldr	r2, [pc, #228]	@ (8001c20 <MX_ADC3_Init+0x108>)
 8001b3a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b3c:	4b37      	ldr	r3, [pc, #220]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b3e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001b42:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001b44:	4b35      	ldr	r3, [pc, #212]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b4a:	4b34      	ldr	r3, [pc, #208]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001b50:	4b32      	ldr	r3, [pc, #200]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001b56:	4b31      	ldr	r3, [pc, #196]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001b5c:	4b2f      	ldr	r3, [pc, #188]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b5e:	2208      	movs	r2, #8
 8001b60:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001b62:	4b2e      	ldr	r3, [pc, #184]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001b68:	4b2c      	ldr	r3, [pc, #176]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 2;
 8001b6e:	4b2b      	ldr	r3, [pc, #172]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b70:	2202      	movs	r2, #2
 8001b72:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001b74:	4b29      	ldr	r3, [pc, #164]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 8001b7c:	4b27      	ldr	r3, [pc, #156]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b7e:	f44f 62b0 	mov.w	r2, #1408	@ 0x580
 8001b82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8001b84:	4b25      	ldr	r3, [pc, #148]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b86:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001b8c:	4b23      	ldr	r3, [pc, #140]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b94:	4b21      	ldr	r3, [pc, #132]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001b9a:	4b20      	ldr	r3, [pc, #128]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001ba2:	481e      	ldr	r0, [pc, #120]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001ba4:	f002 fdf8 	bl	8004798 <HAL_ADC_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 8001bae:	f001 ff19 	bl	80039e4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001bb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4817      	ldr	r0, [pc, #92]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001bbe:	f003 fe29 	bl	8005814 <HAL_ADCEx_MultiModeConfigChannel>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_ADC3_Init+0xb4>
  {
    Error_Handler();
 8001bc8:	f001 ff0c 	bl	80039e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001bcc:	4b15      	ldr	r3, [pc, #84]	@ (8001c24 <MX_ADC3_Init+0x10c>)
 8001bce:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bd0:	2306      	movs	r3, #6
 8001bd2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001bd8:	237f      	movs	r3, #127	@ 0x7f
 8001bda:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001bdc:	2304      	movs	r3, #4
 8001bde:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001be0:	2300      	movs	r3, #0
 8001be2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	4619      	mov	r1, r3
 8001be8:	480c      	ldr	r0, [pc, #48]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001bea:	f003 f883 	bl	8004cf4 <HAL_ADC_ConfigChannel>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_ADC3_Init+0xe0>
  {
    Error_Handler();
 8001bf4:	f001 fef6 	bl	80039e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c28 <MX_ADC3_Init+0x110>)
 8001bfa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001bfc:	230c      	movs	r3, #12
 8001bfe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001c00:	1d3b      	adds	r3, r7, #4
 8001c02:	4619      	mov	r1, r3
 8001c04:	4805      	ldr	r0, [pc, #20]	@ (8001c1c <MX_ADC3_Init+0x104>)
 8001c06:	f003 f875 	bl	8004cf4 <HAL_ADC_ConfigChannel>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_ADC3_Init+0xfc>
  {
    Error_Handler();
 8001c10:	f001 fee8 	bl	80039e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001c14:	bf00      	nop
 8001c16:	3730      	adds	r7, #48	@ 0x30
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20000484 	.word	0x20000484
 8001c20:	50000400 	.word	0x50000400
 8001c24:	19200040 	.word	0x19200040
 8001c28:	21800100 	.word	0x21800100

08001c2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b0a0      	sub	sp, #128	@ 0x80
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c32:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001c40:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c50:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c5c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
 8001c6c:	615a      	str	r2, [r3, #20]
 8001c6e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c70:	463b      	mov	r3, r7
 8001c72:	2234      	movs	r2, #52	@ 0x34
 8001c74:	2100      	movs	r1, #0
 8001c76:	4618      	mov	r0, r3
 8001c78:	f009 fa55 	bl	800b126 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c7c:	4b59      	ldr	r3, [pc, #356]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001c7e:	4a5a      	ldr	r2, [pc, #360]	@ (8001de8 <MX_TIM1_Init+0x1bc>)
 8001c80:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c82:	4b58      	ldr	r3, [pc, #352]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8001c88:	4b56      	ldr	r3, [pc, #344]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001c8a:	2260      	movs	r2, #96	@ 0x60
 8001c8c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 21250;
 8001c8e:	4b55      	ldr	r3, [pc, #340]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001c90:	f245 3202 	movw	r2, #21250	@ 0x5302
 8001c94:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c96:	4b53      	ldr	r3, [pc, #332]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8001c9c:	4b51      	ldr	r3, [pc, #324]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca2:	4b50      	ldr	r3, [pc, #320]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ca8:	484e      	ldr	r0, [pc, #312]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001caa:	f005 fc07 	bl	80074bc <HAL_TIM_Base_Init>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8001cb4:	f001 fe96 	bl	80039e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cbc:	673b      	str	r3, [r7, #112]	@ 0x70
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001cbe:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4847      	ldr	r0, [pc, #284]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001cc6:	f006 f93d 	bl	8007f44 <HAL_TIM_ConfigClockSource>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001cd0:	f001 fe88 	bl	80039e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001cd4:	4843      	ldr	r0, [pc, #268]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001cd6:	f005 fcc1 	bl	800765c <HAL_TIM_PWM_Init>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8001ce0:	f001 fe80 	bl	80039e4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001ce4:	2306      	movs	r3, #6
 8001ce6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001cec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	483c      	ldr	r0, [pc, #240]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001cf4:	f006 fa32 	bl	800815c <HAL_TIM_SlaveConfigSynchro>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001cfe:	f001 fe71 	bl	80039e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d02:	2320      	movs	r3, #32
 8001d04:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d06:	2300      	movs	r3, #0
 8001d08:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d0e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001d12:	4619      	mov	r1, r3
 8001d14:	4833      	ldr	r0, [pc, #204]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001d16:	f007 f921 	bl	8008f5c <HAL_TIMEx_MasterConfigSynchronization>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001d20:	f001 fe60 	bl	80039e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001d24:	2370      	movs	r3, #112	@ 0x70
 8001d26:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d30:	2300      	movs	r3, #0
 8001d32:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d34:	2300      	movs	r3, #0
 8001d36:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d40:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001d44:	2200      	movs	r2, #0
 8001d46:	4619      	mov	r1, r3
 8001d48:	4826      	ldr	r0, [pc, #152]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001d4a:	f005 ffe7 	bl	8007d1c <HAL_TIM_PWM_ConfigChannel>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001d54:	f001 fe46 	bl	80039e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d58:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001d5c:	2204      	movs	r2, #4
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4820      	ldr	r0, [pc, #128]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001d62:	f005 ffdb 	bl	8007d1c <HAL_TIM_PWM_ConfigChannel>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8001d6c:	f001 fe3a 	bl	80039e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d70:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001d74:	2208      	movs	r2, #8
 8001d76:	4619      	mov	r1, r3
 8001d78:	481a      	ldr	r0, [pc, #104]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001d7a:	f005 ffcf 	bl	8007d1c <HAL_TIM_PWM_ConfigChannel>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8001d84:	f001 fe2e 	bl	80039e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 200;
 8001d94:	23c8      	movs	r3, #200	@ 0xc8
 8001d96:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001da0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001da6:	2300      	movs	r3, #0
 8001da8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001daa:	2300      	movs	r3, #0
 8001dac:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001dae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001db2:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001db8:	2300      	movs	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001dc0:	463b      	mov	r3, r7
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4807      	ldr	r0, [pc, #28]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001dc6:	f007 f95f 	bl	8009088 <HAL_TIMEx_ConfigBreakDeadTime>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM1_Init+0x1a8>
  {
    Error_Handler();
 8001dd0:	f001 fe08 	bl	80039e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001dd4:	4803      	ldr	r0, [pc, #12]	@ (8001de4 <MX_TIM1_Init+0x1b8>)
 8001dd6:	f001 ffd3 	bl	8003d80 <HAL_TIM_MspPostInit>

}
 8001dda:	bf00      	nop
 8001ddc:	3780      	adds	r7, #128	@ 0x80
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	200005b0 	.word	0x200005b0
 8001de8:	40012c00 	.word	0x40012c00

08001dec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b088      	sub	sp, #32
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001df2:	f107 0310 	add.w	r3, r7, #16
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	609a      	str	r2, [r3, #8]
 8001dfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e00:	1d3b      	adds	r3, r7, #4
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	605a      	str	r2, [r3, #4]
 8001e08:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <MX_TIM4_Init+0x94>)
 8001e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001e84 <MX_TIM4_Init+0x98>)
 8001e0e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 8001e10:	4b1b      	ldr	r3, [pc, #108]	@ (8001e80 <MX_TIM4_Init+0x94>)
 8001e12:	2203      	movs	r2, #3
 8001e14:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e16:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <MX_TIM4_Init+0x94>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2297;
 8001e1c:	4b18      	ldr	r3, [pc, #96]	@ (8001e80 <MX_TIM4_Init+0x94>)
 8001e1e:	f640 02f9 	movw	r2, #2297	@ 0x8f9
 8001e22:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e24:	4b16      	ldr	r3, [pc, #88]	@ (8001e80 <MX_TIM4_Init+0x94>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <MX_TIM4_Init+0x94>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e30:	4813      	ldr	r0, [pc, #76]	@ (8001e80 <MX_TIM4_Init+0x94>)
 8001e32:	f005 fb43 	bl	80074bc <HAL_TIM_Base_Init>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001e3c:	f001 fdd2 	bl	80039e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e44:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e46:	f107 0310 	add.w	r3, r7, #16
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	480c      	ldr	r0, [pc, #48]	@ (8001e80 <MX_TIM4_Init+0x94>)
 8001e4e:	f006 f879 	bl	8007f44 <HAL_TIM_ConfigClockSource>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001e58:	f001 fdc4 	bl	80039e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e5c:	2320      	movs	r3, #32
 8001e5e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e64:	1d3b      	adds	r3, r7, #4
 8001e66:	4619      	mov	r1, r3
 8001e68:	4805      	ldr	r0, [pc, #20]	@ (8001e80 <MX_TIM4_Init+0x94>)
 8001e6a:	f007 f877 	bl	8008f5c <HAL_TIMEx_MasterConfigSynchronization>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001e74:	f001 fdb6 	bl	80039e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e78:	bf00      	nop
 8001e7a:	3720      	adds	r7, #32
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	200005fc 	.word	0x200005fc
 8001e84:	40000800 	.word	0x40000800

08001e88 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b0a0      	sub	sp, #128	@ 0x80
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e8e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e9c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eac:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eb8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	60da      	str	r2, [r3, #12]
 8001ec6:	611a      	str	r2, [r3, #16]
 8001ec8:	615a      	str	r2, [r3, #20]
 8001eca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ecc:	463b      	mov	r3, r7
 8001ece:	2234      	movs	r2, #52	@ 0x34
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f009 f927 	bl	800b126 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001ed8:	4b59      	ldr	r3, [pc, #356]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001eda:	4a5a      	ldr	r2, [pc, #360]	@ (8002044 <MX_TIM8_Init+0x1bc>)
 8001edc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001ede:	4b58      	ldr	r3, [pc, #352]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8001ee4:	4b56      	ldr	r3, [pc, #344]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001ee6:	2260      	movs	r2, #96	@ 0x60
 8001ee8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 21250;
 8001eea:	4b55      	ldr	r3, [pc, #340]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001eec:	f245 3202 	movw	r2, #21250	@ 0x5302
 8001ef0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef2:	4b53      	ldr	r3, [pc, #332]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 1;
 8001ef8:	4b51      	ldr	r3, [pc, #324]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001efa:	2201      	movs	r2, #1
 8001efc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001efe:	4b50      	ldr	r3, [pc, #320]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001f04:	484e      	ldr	r0, [pc, #312]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001f06:	f005 fad9 	bl	80074bc <HAL_TIM_Base_Init>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM8_Init+0x8c>
  {
    Error_Handler();
 8001f10:	f001 fd68 	bl	80039e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f18:	673b      	str	r3, [r7, #112]	@ 0x70
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001f1a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4847      	ldr	r0, [pc, #284]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001f22:	f006 f80f 	bl	8007f44 <HAL_TIM_ConfigClockSource>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001f2c:	f001 fd5a 	bl	80039e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001f30:	4843      	ldr	r0, [pc, #268]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001f32:	f005 fb93 	bl	800765c <HAL_TIM_PWM_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM8_Init+0xb8>
  {
    Error_Handler();
 8001f3c:	f001 fd52 	bl	80039e4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001f40:	2306      	movs	r3, #6
 8001f42:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sSlaveConfig.InputTrigger = TIM_TS_ITR5;
 8001f44:	f04f 1310 	mov.w	r3, #1048592	@ 0x100010
 8001f48:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8001f4a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001f4e:	4619      	mov	r1, r3
 8001f50:	483b      	ldr	r0, [pc, #236]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001f52:	f006 f903 	bl	800815c <HAL_TIM_SlaveConfigSynchro>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_TIM8_Init+0xd8>
  {
    Error_Handler();
 8001f5c:	f001 fd42 	bl	80039e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f60:	2320      	movs	r3, #32
 8001f62:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f64:	2300      	movs	r3, #0
 8001f66:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001f6c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001f70:	4619      	mov	r1, r3
 8001f72:	4833      	ldr	r0, [pc, #204]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001f74:	f006 fff2 	bl	8008f5c <HAL_TIMEx_MasterConfigSynchronization>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8001f7e:	f001 fd31 	bl	80039e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001f82:	2370      	movs	r3, #112	@ 0x70
 8001f84:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f92:	2300      	movs	r3, #0
 8001f94:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f96:	2300      	movs	r3, #0
 8001f98:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f9e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4826      	ldr	r0, [pc, #152]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001fa8:	f005 feb8 	bl	8007d1c <HAL_TIM_PWM_ConfigChannel>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 8001fb2:	f001 fd17 	bl	80039e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fb6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001fba:	2204      	movs	r2, #4
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4820      	ldr	r0, [pc, #128]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001fc0:	f005 feac 	bl	8007d1c <HAL_TIM_PWM_ConfigChannel>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <MX_TIM8_Init+0x146>
  {
    Error_Handler();
 8001fca:	f001 fd0b 	bl	80039e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fce:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001fd2:	2208      	movs	r2, #8
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	481a      	ldr	r0, [pc, #104]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8001fd8:	f005 fea0 	bl	8007d1c <HAL_TIM_PWM_ConfigChannel>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_TIM8_Init+0x15e>
  {
    Error_Handler();
 8001fe2:	f001 fcff 	bl	80039e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fea:	2300      	movs	r3, #0
 8001fec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 200;
 8001ff2:	23c8      	movs	r3, #200	@ 0xc8
 8001ff4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ffa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ffe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002004:	2300      	movs	r3, #0
 8002006:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002008:	2300      	movs	r3, #0
 800200a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800200c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002010:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002012:	2300      	movs	r3, #0
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002016:	2300      	movs	r3, #0
 8002018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800201a:	2300      	movs	r3, #0
 800201c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800201e:	463b      	mov	r3, r7
 8002020:	4619      	mov	r1, r3
 8002022:	4807      	ldr	r0, [pc, #28]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8002024:	f007 f830 	bl	8009088 <HAL_TIMEx_ConfigBreakDeadTime>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM8_Init+0x1aa>
  {
    Error_Handler();
 800202e:	f001 fcd9 	bl	80039e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002032:	4803      	ldr	r0, [pc, #12]	@ (8002040 <MX_TIM8_Init+0x1b8>)
 8002034:	f001 fea4 	bl	8003d80 <HAL_TIM_MspPostInit>

}
 8002038:	bf00      	nop
 800203a:	3780      	adds	r7, #128	@ 0x80
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000648 	.word	0x20000648
 8002044:	40013400 	.word	0x40013400

08002048 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b088      	sub	sp, #32
 800204c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800204e:	f107 0310 	add.w	r3, r7, #16
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]
 8002058:	609a      	str	r2, [r3, #8]
 800205a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800205c:	1d3b      	adds	r3, r7, #4
 800205e:	2200      	movs	r2, #0
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	605a      	str	r2, [r3, #4]
 8002064:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002066:	4b1f      	ldr	r3, [pc, #124]	@ (80020e4 <MX_TIM15_Init+0x9c>)
 8002068:	4a1f      	ldr	r2, [pc, #124]	@ (80020e8 <MX_TIM15_Init+0xa0>)
 800206a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 800206c:	4b1d      	ldr	r3, [pc, #116]	@ (80020e4 <MX_TIM15_Init+0x9c>)
 800206e:	2200      	movs	r2, #0
 8002070:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002072:	4b1c      	ldr	r3, [pc, #112]	@ (80020e4 <MX_TIM15_Init+0x9c>)
 8002074:	2200      	movs	r2, #0
 8002076:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 42499;
 8002078:	4b1a      	ldr	r3, [pc, #104]	@ (80020e4 <MX_TIM15_Init+0x9c>)
 800207a:	f24a 6203 	movw	r2, #42499	@ 0xa603
 800207e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002080:	4b18      	ldr	r3, [pc, #96]	@ (80020e4 <MX_TIM15_Init+0x9c>)
 8002082:	2200      	movs	r2, #0
 8002084:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002086:	4b17      	ldr	r3, [pc, #92]	@ (80020e4 <MX_TIM15_Init+0x9c>)
 8002088:	2200      	movs	r2, #0
 800208a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800208c:	4b15      	ldr	r3, [pc, #84]	@ (80020e4 <MX_TIM15_Init+0x9c>)
 800208e:	2200      	movs	r2, #0
 8002090:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002092:	4814      	ldr	r0, [pc, #80]	@ (80020e4 <MX_TIM15_Init+0x9c>)
 8002094:	f005 fa12 	bl	80074bc <HAL_TIM_Base_Init>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 800209e:	f001 fca1 	bl	80039e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020a6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80020a8:	f107 0310 	add.w	r3, r7, #16
 80020ac:	4619      	mov	r1, r3
 80020ae:	480d      	ldr	r0, [pc, #52]	@ (80020e4 <MX_TIM15_Init+0x9c>)
 80020b0:	f005 ff48 	bl	8007f44 <HAL_TIM_ConfigClockSource>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 80020ba:	f001 fc93 	bl	80039e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80020be:	2320      	movs	r3, #32
 80020c0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80020c6:	1d3b      	adds	r3, r7, #4
 80020c8:	4619      	mov	r1, r3
 80020ca:	4806      	ldr	r0, [pc, #24]	@ (80020e4 <MX_TIM15_Init+0x9c>)
 80020cc:	f006 ff46 	bl	8008f5c <HAL_TIMEx_MasterConfigSynchronization>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 80020d6:	f001 fc85 	bl	80039e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80020da:	bf00      	nop
 80020dc:	3720      	adds	r7, #32
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000694 	.word	0x20000694
 80020e8:	40014000 	.word	0x40014000

080020ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020f0:	4b22      	ldr	r3, [pc, #136]	@ (800217c <MX_USART2_UART_Init+0x90>)
 80020f2:	4a23      	ldr	r2, [pc, #140]	@ (8002180 <MX_USART2_UART_Init+0x94>)
 80020f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020f6:	4b21      	ldr	r3, [pc, #132]	@ (800217c <MX_USART2_UART_Init+0x90>)
 80020f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020fe:	4b1f      	ldr	r3, [pc, #124]	@ (800217c <MX_USART2_UART_Init+0x90>)
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002104:	4b1d      	ldr	r3, [pc, #116]	@ (800217c <MX_USART2_UART_Init+0x90>)
 8002106:	2200      	movs	r2, #0
 8002108:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800210a:	4b1c      	ldr	r3, [pc, #112]	@ (800217c <MX_USART2_UART_Init+0x90>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002110:	4b1a      	ldr	r3, [pc, #104]	@ (800217c <MX_USART2_UART_Init+0x90>)
 8002112:	220c      	movs	r2, #12
 8002114:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002116:	4b19      	ldr	r3, [pc, #100]	@ (800217c <MX_USART2_UART_Init+0x90>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800211c:	4b17      	ldr	r3, [pc, #92]	@ (800217c <MX_USART2_UART_Init+0x90>)
 800211e:	2200      	movs	r2, #0
 8002120:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002122:	4b16      	ldr	r3, [pc, #88]	@ (800217c <MX_USART2_UART_Init+0x90>)
 8002124:	2200      	movs	r2, #0
 8002126:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002128:	4b14      	ldr	r3, [pc, #80]	@ (800217c <MX_USART2_UART_Init+0x90>)
 800212a:	2200      	movs	r2, #0
 800212c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800212e:	4b13      	ldr	r3, [pc, #76]	@ (800217c <MX_USART2_UART_Init+0x90>)
 8002130:	2200      	movs	r2, #0
 8002132:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002134:	4811      	ldr	r0, [pc, #68]	@ (800217c <MX_USART2_UART_Init+0x90>)
 8002136:	f007 f8a6 	bl	8009286 <HAL_UART_Init>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002140:	f001 fc50 	bl	80039e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002144:	2100      	movs	r1, #0
 8002146:	480d      	ldr	r0, [pc, #52]	@ (800217c <MX_USART2_UART_Init+0x90>)
 8002148:	f007 ff98 	bl	800a07c <HAL_UARTEx_SetTxFifoThreshold>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002152:	f001 fc47 	bl	80039e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002156:	2100      	movs	r1, #0
 8002158:	4808      	ldr	r0, [pc, #32]	@ (800217c <MX_USART2_UART_Init+0x90>)
 800215a:	f007 ffcd 	bl	800a0f8 <HAL_UARTEx_SetRxFifoThreshold>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002164:	f001 fc3e 	bl	80039e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002168:	4804      	ldr	r0, [pc, #16]	@ (800217c <MX_USART2_UART_Init+0x90>)
 800216a:	f007 ff4e 	bl	800a00a <HAL_UARTEx_DisableFifoMode>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002174:	f001 fc36 	bl	80039e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002178:	bf00      	nop
 800217a:	bd80      	pop	{r7, pc}
 800217c:	200006e0 	.word	0x200006e0
 8002180:	40004400 	.word	0x40004400

08002184 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800218a:	4b16      	ldr	r3, [pc, #88]	@ (80021e4 <MX_DMA_Init+0x60>)
 800218c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800218e:	4a15      	ldr	r2, [pc, #84]	@ (80021e4 <MX_DMA_Init+0x60>)
 8002190:	f043 0304 	orr.w	r3, r3, #4
 8002194:	6493      	str	r3, [r2, #72]	@ 0x48
 8002196:	4b13      	ldr	r3, [pc, #76]	@ (80021e4 <MX_DMA_Init+0x60>)
 8002198:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800219a:	f003 0304 	and.w	r3, r3, #4
 800219e:	607b      	str	r3, [r7, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021a2:	4b10      	ldr	r3, [pc, #64]	@ (80021e4 <MX_DMA_Init+0x60>)
 80021a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021a6:	4a0f      	ldr	r2, [pc, #60]	@ (80021e4 <MX_DMA_Init+0x60>)
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80021ae:	4b0d      	ldr	r3, [pc, #52]	@ (80021e4 <MX_DMA_Init+0x60>)
 80021b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	603b      	str	r3, [r7, #0]
 80021b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2100      	movs	r1, #0
 80021be:	200b      	movs	r0, #11
 80021c0:	f003 fd0b 	bl	8005bda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80021c4:	200b      	movs	r0, #11
 80021c6:	f003 fd22 	bl	8005c0e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80021ca:	2200      	movs	r2, #0
 80021cc:	2100      	movs	r1, #0
 80021ce:	200c      	movs	r0, #12
 80021d0:	f003 fd03 	bl	8005bda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80021d4:	200c      	movs	r0, #12
 80021d6:	f003 fd1a 	bl	8005c0e <HAL_NVIC_EnableIRQ>

}
 80021da:	bf00      	nop
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40021000 	.word	0x40021000

080021e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08c      	sub	sp, #48	@ 0x30
 80021ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ee:	f107 031c 	add.w	r3, r7, #28
 80021f2:	2200      	movs	r2, #0
 80021f4:	601a      	str	r2, [r3, #0]
 80021f6:	605a      	str	r2, [r3, #4]
 80021f8:	609a      	str	r2, [r3, #8]
 80021fa:	60da      	str	r2, [r3, #12]
 80021fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021fe:	4b30      	ldr	r3, [pc, #192]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002202:	4a2f      	ldr	r2, [pc, #188]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002204:	f043 0304 	orr.w	r3, r3, #4
 8002208:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800220a:	4b2d      	ldr	r3, [pc, #180]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 800220c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220e:	f003 0304 	and.w	r3, r3, #4
 8002212:	61bb      	str	r3, [r7, #24]
 8002214:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002216:	4b2a      	ldr	r3, [pc, #168]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221a:	4a29      	ldr	r2, [pc, #164]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 800221c:	f043 0320 	orr.w	r3, r3, #32
 8002220:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002222:	4b27      	ldr	r3, [pc, #156]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002226:	f003 0320 	and.w	r3, r3, #32
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800222e:	4b24      	ldr	r3, [pc, #144]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002232:	4a23      	ldr	r2, [pc, #140]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002234:	f043 0301 	orr.w	r3, r3, #1
 8002238:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800223a:	4b21      	ldr	r3, [pc, #132]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	613b      	str	r3, [r7, #16]
 8002244:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002246:	4b1e      	ldr	r3, [pc, #120]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224a:	4a1d      	ldr	r2, [pc, #116]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 800224c:	f043 0310 	orr.w	r3, r3, #16
 8002250:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002252:	4b1b      	ldr	r3, [pc, #108]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002256:	f003 0310 	and.w	r3, r3, #16
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800225e:	4b18      	ldr	r3, [pc, #96]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002262:	4a17      	ldr	r2, [pc, #92]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002264:	f043 0308 	orr.w	r3, r3, #8
 8002268:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 800226c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226e:	f003 0308 	and.w	r3, r3, #8
 8002272:	60bb      	str	r3, [r7, #8]
 8002274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002276:	4b12      	ldr	r3, [pc, #72]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800227a:	4a11      	ldr	r2, [pc, #68]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 800227c:	f043 0302 	orr.w	r3, r3, #2
 8002280:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002282:	4b0f      	ldr	r3, [pc, #60]	@ (80022c0 <MX_GPIO_Init+0xd8>)
 8002284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	607b      	str	r3, [r7, #4]
 800228c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800228e:	2200      	movs	r2, #0
 8002290:	f44f 417c 	mov.w	r1, #64512	@ 0xfc00
 8002294:	480b      	ldr	r0, [pc, #44]	@ (80022c4 <MX_GPIO_Init+0xdc>)
 8002296:	f004 f8c9 	bl	800642c <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PF10 PF11 PF12 PF13
                           PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800229a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800229e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a0:	2301      	movs	r3, #1
 80022a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a8:	2300      	movs	r3, #0
 80022aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80022ac:	f107 031c 	add.w	r3, r7, #28
 80022b0:	4619      	mov	r1, r3
 80022b2:	4804      	ldr	r0, [pc, #16]	@ (80022c4 <MX_GPIO_Init+0xdc>)
 80022b4:	f003 ff38 	bl	8006128 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80022b8:	bf00      	nop
 80022ba:	3730      	adds	r7, #48	@ 0x30
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40021000 	.word	0x40021000
 80022c4:	48001400 	.word	0x48001400

080022c8 <Reset_Controllers>:

/* USER CODE BEGIN 4 */

void Reset_Controllers(void){
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
	pi_id1.ui = 0; pi_id1.i1 = 0; pi_id1.Out = 0;
 80022cc:	4b3a      	ldr	r3, [pc, #232]	@ (80023b8 <Reset_Controllers+0xf0>)
 80022ce:	f04f 0200 	mov.w	r2, #0
 80022d2:	621a      	str	r2, [r3, #32]
 80022d4:	4b38      	ldr	r3, [pc, #224]	@ (80023b8 <Reset_Controllers+0xf0>)
 80022d6:	f04f 0200 	mov.w	r2, #0
 80022da:	629a      	str	r2, [r3, #40]	@ 0x28
 80022dc:	4b36      	ldr	r3, [pc, #216]	@ (80023b8 <Reset_Controllers+0xf0>)
 80022de:	f04f 0200 	mov.w	r2, #0
 80022e2:	609a      	str	r2, [r3, #8]
	pi_iq1.ui = 0; pi_iq1.i1 = 0; pi_iq1.Out = 0;
 80022e4:	4b35      	ldr	r3, [pc, #212]	@ (80023bc <Reset_Controllers+0xf4>)
 80022e6:	f04f 0200 	mov.w	r2, #0
 80022ea:	621a      	str	r2, [r3, #32]
 80022ec:	4b33      	ldr	r3, [pc, #204]	@ (80023bc <Reset_Controllers+0xf4>)
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80022f4:	4b31      	ldr	r3, [pc, #196]	@ (80023bc <Reset_Controllers+0xf4>)
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	609a      	str	r2, [r3, #8]
	pi_id2.ui = 0; pi_id2.i1 = 0; pi_id2.Out = 0;
 80022fc:	4b30      	ldr	r3, [pc, #192]	@ (80023c0 <Reset_Controllers+0xf8>)
 80022fe:	f04f 0200 	mov.w	r2, #0
 8002302:	621a      	str	r2, [r3, #32]
 8002304:	4b2e      	ldr	r3, [pc, #184]	@ (80023c0 <Reset_Controllers+0xf8>)
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	629a      	str	r2, [r3, #40]	@ 0x28
 800230c:	4b2c      	ldr	r3, [pc, #176]	@ (80023c0 <Reset_Controllers+0xf8>)
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	609a      	str	r2, [r3, #8]
	pi_id2.ui = 0; pi_id2.i1 = 0; pi_iq2.Out = 0;
 8002314:	4b2a      	ldr	r3, [pc, #168]	@ (80023c0 <Reset_Controllers+0xf8>)
 8002316:	f04f 0200 	mov.w	r2, #0
 800231a:	621a      	str	r2, [r3, #32]
 800231c:	4b28      	ldr	r3, [pc, #160]	@ (80023c0 <Reset_Controllers+0xf8>)
 800231e:	f04f 0200 	mov.w	r2, #0
 8002322:	629a      	str	r2, [r3, #40]	@ 0x28
 8002324:	4b27      	ldr	r3, [pc, #156]	@ (80023c4 <Reset_Controllers+0xfc>)
 8002326:	f04f 0200 	mov.w	r2, #0
 800232a:	609a      	str	r2, [r3, #8]
	pi_id.ui  = 0; pi_id.i1 = 0; pi_id.Out = 0;
 800232c:	4b26      	ldr	r3, [pc, #152]	@ (80023c8 <Reset_Controllers+0x100>)
 800232e:	f04f 0200 	mov.w	r2, #0
 8002332:	621a      	str	r2, [r3, #32]
 8002334:	4b24      	ldr	r3, [pc, #144]	@ (80023c8 <Reset_Controllers+0x100>)
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	629a      	str	r2, [r3, #40]	@ 0x28
 800233c:	4b22      	ldr	r3, [pc, #136]	@ (80023c8 <Reset_Controllers+0x100>)
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	609a      	str	r2, [r3, #8]
	pi_iq.ui  = 0; pi_iq.i1 = 0; pi_iq.Out = 0;
 8002344:	4b21      	ldr	r3, [pc, #132]	@ (80023cc <Reset_Controllers+0x104>)
 8002346:	f04f 0200 	mov.w	r2, #0
 800234a:	621a      	str	r2, [r3, #32]
 800234c:	4b1f      	ldr	r3, [pc, #124]	@ (80023cc <Reset_Controllers+0x104>)
 800234e:	f04f 0200 	mov.w	r2, #0
 8002352:	629a      	str	r2, [r3, #40]	@ 0x28
 8002354:	4b1d      	ldr	r3, [pc, #116]	@ (80023cc <Reset_Controllers+0x104>)
 8002356:	f04f 0200 	mov.w	r2, #0
 800235a:	609a      	str	r2, [r3, #8]
	pi_ix.ui  = 0; pi_ix.i1 = 0; pi_ix.Out = 0;
 800235c:	4b1c      	ldr	r3, [pc, #112]	@ (80023d0 <Reset_Controllers+0x108>)
 800235e:	f04f 0200 	mov.w	r2, #0
 8002362:	621a      	str	r2, [r3, #32]
 8002364:	4b1a      	ldr	r3, [pc, #104]	@ (80023d0 <Reset_Controllers+0x108>)
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	629a      	str	r2, [r3, #40]	@ 0x28
 800236c:	4b18      	ldr	r3, [pc, #96]	@ (80023d0 <Reset_Controllers+0x108>)
 800236e:	f04f 0200 	mov.w	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
	pi_iy.ui  = 0; pi_iy.i1 = 0; pi_iy.Out = 0;
 8002374:	4b17      	ldr	r3, [pc, #92]	@ (80023d4 <Reset_Controllers+0x10c>)
 8002376:	f04f 0200 	mov.w	r2, #0
 800237a:	621a      	str	r2, [r3, #32]
 800237c:	4b15      	ldr	r3, [pc, #84]	@ (80023d4 <Reset_Controllers+0x10c>)
 800237e:	f04f 0200 	mov.w	r2, #0
 8002382:	629a      	str	r2, [r3, #40]	@ 0x28
 8002384:	4b13      	ldr	r3, [pc, #76]	@ (80023d4 <Reset_Controllers+0x10c>)
 8002386:	f04f 0200 	mov.w	r2, #0
 800238a:	609a      	str	r2, [r3, #8]

	vx = 0; vy =0;
 800238c:	4b12      	ldr	r3, [pc, #72]	@ (80023d8 <Reset_Controllers+0x110>)
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <Reset_Controllers+0x114>)
 8002396:	f04f 0200 	mov.w	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
	integrator_state_x = 0;
 800239c:	4b10      	ldr	r3, [pc, #64]	@ (80023e0 <Reset_Controllers+0x118>)
 800239e:	f04f 0200 	mov.w	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
	integrator_state_y = 0;
 80023a4:	4b0f      	ldr	r3, [pc, #60]	@ (80023e4 <Reset_Controllers+0x11c>)
 80023a6:	f04f 0200 	mov.w	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]

}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	20000064 	.word	0x20000064
 80023bc:	20000094 	.word	0x20000094
 80023c0:	200000c4 	.word	0x200000c4
 80023c4:	200000f4 	.word	0x200000f4
 80023c8:	20000124 	.word	0x20000124
 80023cc:	20000154 	.word	0x20000154
 80023d0:	20000184 	.word	0x20000184
 80023d4:	200001b4 	.word	0x200001b4
 80023d8:	200065f0 	.word	0x200065f0
 80023dc:	200065f4 	.word	0x200065f4
 80023e0:	200065f8 	.word	0x200065f8
 80023e4:	200065fc 	.word	0x200065fc

080023e8 <PWM_start>:

void PWM_start(void){
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0

	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80023ec:	2100      	movs	r1, #0
 80023ee:	4818      	ldr	r0, [pc, #96]	@ (8002450 <PWM_start+0x68>)
 80023f0:	f005 f996 	bl	8007720 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80023f4:	2100      	movs	r1, #0
 80023f6:	4816      	ldr	r0, [pc, #88]	@ (8002450 <PWM_start+0x68>)
 80023f8:	f006 fc90 	bl	8008d1c <HAL_TIMEx_PWMN_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80023fc:	2104      	movs	r1, #4
 80023fe:	4814      	ldr	r0, [pc, #80]	@ (8002450 <PWM_start+0x68>)
 8002400:	f005 f98e 	bl	8007720 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002404:	2104      	movs	r1, #4
 8002406:	4812      	ldr	r0, [pc, #72]	@ (8002450 <PWM_start+0x68>)
 8002408:	f006 fc88 	bl	8008d1c <HAL_TIMEx_PWMN_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800240c:	2108      	movs	r1, #8
 800240e:	4810      	ldr	r0, [pc, #64]	@ (8002450 <PWM_start+0x68>)
 8002410:	f005 f986 	bl	8007720 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002414:	2108      	movs	r1, #8
 8002416:	480e      	ldr	r0, [pc, #56]	@ (8002450 <PWM_start+0x68>)
 8002418:	f006 fc80 	bl	8008d1c <HAL_TIMEx_PWMN_Start>

	  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800241c:	2100      	movs	r1, #0
 800241e:	480d      	ldr	r0, [pc, #52]	@ (8002454 <PWM_start+0x6c>)
 8002420:	f005 f97e 	bl	8007720 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 8002424:	2100      	movs	r1, #0
 8002426:	480b      	ldr	r0, [pc, #44]	@ (8002454 <PWM_start+0x6c>)
 8002428:	f006 fc78 	bl	8008d1c <HAL_TIMEx_PWMN_Start>
	  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800242c:	2104      	movs	r1, #4
 800242e:	4809      	ldr	r0, [pc, #36]	@ (8002454 <PWM_start+0x6c>)
 8002430:	f005 f976 	bl	8007720 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 8002434:	2104      	movs	r1, #4
 8002436:	4807      	ldr	r0, [pc, #28]	@ (8002454 <PWM_start+0x6c>)
 8002438:	f006 fc70 	bl	8008d1c <HAL_TIMEx_PWMN_Start>
	  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800243c:	2108      	movs	r1, #8
 800243e:	4805      	ldr	r0, [pc, #20]	@ (8002454 <PWM_start+0x6c>)
 8002440:	f005 f96e 	bl	8007720 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 8002444:	2108      	movs	r1, #8
 8002446:	4803      	ldr	r0, [pc, #12]	@ (8002454 <PWM_start+0x6c>)
 8002448:	f006 fc68 	bl	8008d1c <HAL_TIMEx_PWMN_Start>
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}
 8002450:	200005b0 	.word	0x200005b0
 8002454:	20000648 	.word	0x20000648

08002458 <PWM_stop>:


void PWM_stop(void){
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800245c:	2100      	movs	r1, #0
 800245e:	4818      	ldr	r0, [pc, #96]	@ (80024c0 <PWM_stop+0x68>)
 8002460:	f005 fa70 	bl	8007944 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8002464:	2100      	movs	r1, #0
 8002466:	4816      	ldr	r0, [pc, #88]	@ (80024c0 <PWM_stop+0x68>)
 8002468:	f006 fd1a 	bl	8008ea0 <HAL_TIMEx_PWMN_Stop>
	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800246c:	2104      	movs	r1, #4
 800246e:	4814      	ldr	r0, [pc, #80]	@ (80024c0 <PWM_stop+0x68>)
 8002470:	f005 fa68 	bl	8007944 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8002474:	2104      	movs	r1, #4
 8002476:	4812      	ldr	r0, [pc, #72]	@ (80024c0 <PWM_stop+0x68>)
 8002478:	f006 fd12 	bl	8008ea0 <HAL_TIMEx_PWMN_Stop>
	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800247c:	2108      	movs	r1, #8
 800247e:	4810      	ldr	r0, [pc, #64]	@ (80024c0 <PWM_stop+0x68>)
 8002480:	f005 fa60 	bl	8007944 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 8002484:	2108      	movs	r1, #8
 8002486:	480e      	ldr	r0, [pc, #56]	@ (80024c0 <PWM_stop+0x68>)
 8002488:	f006 fd0a 	bl	8008ea0 <HAL_TIMEx_PWMN_Stop>

	  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 800248c:	2100      	movs	r1, #0
 800248e:	480d      	ldr	r0, [pc, #52]	@ (80024c4 <PWM_stop+0x6c>)
 8002490:	f005 fa58 	bl	8007944 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_1);
 8002494:	2100      	movs	r1, #0
 8002496:	480b      	ldr	r0, [pc, #44]	@ (80024c4 <PWM_stop+0x6c>)
 8002498:	f006 fd02 	bl	8008ea0 <HAL_TIMEx_PWMN_Stop>
	  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 800249c:	2104      	movs	r1, #4
 800249e:	4809      	ldr	r0, [pc, #36]	@ (80024c4 <PWM_stop+0x6c>)
 80024a0:	f005 fa50 	bl	8007944 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_2);
 80024a4:	2104      	movs	r1, #4
 80024a6:	4807      	ldr	r0, [pc, #28]	@ (80024c4 <PWM_stop+0x6c>)
 80024a8:	f006 fcfa 	bl	8008ea0 <HAL_TIMEx_PWMN_Stop>
	  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 80024ac:	2108      	movs	r1, #8
 80024ae:	4805      	ldr	r0, [pc, #20]	@ (80024c4 <PWM_stop+0x6c>)
 80024b0:	f005 fa48 	bl	8007944 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_3);
 80024b4:	2108      	movs	r1, #8
 80024b6:	4803      	ldr	r0, [pc, #12]	@ (80024c4 <PWM_stop+0x6c>)
 80024b8:	f006 fcf2 	bl	8008ea0 <HAL_TIMEx_PWMN_Stop>
}
 80024bc:	bf00      	nop
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	200005b0 	.word	0x200005b0
 80024c4:	20000648 	.word	0x20000648

080024c8 <PrintScreen>:
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, RESET);      // Disable PWM/Relay B2
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_15, RESET);      // Disable PWM/Relay C2
}

void PrintScreen(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
//    msg = "\033[2J\0";
	if(clear_screen)
 80024cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002504 <PrintScreen+0x3c>)
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d014      	beq.n	80024fe <PrintScreen+0x36>
	{
		strcpy((char*)msg,"\033[2J\0");
 80024d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002508 <PrintScreen+0x40>)
 80024d6:	4a0d      	ldr	r2, [pc, #52]	@ (800250c <PrintScreen+0x44>)
 80024d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024dc:	6018      	str	r0, [r3, #0]
 80024de:	3304      	adds	r3, #4
 80024e0:	7019      	strb	r1, [r3, #0]
		HAL_UART_Transmit(&huart2,msg,strlen((char*)msg),HAL_MAX_DELAY);
 80024e2:	4809      	ldr	r0, [pc, #36]	@ (8002508 <PrintScreen+0x40>)
 80024e4:	f7fd feec 	bl	80002c0 <strlen>
 80024e8:	4603      	mov	r3, r0
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	f04f 33ff 	mov.w	r3, #4294967295
 80024f0:	4905      	ldr	r1, [pc, #20]	@ (8002508 <PrintScreen+0x40>)
 80024f2:	4807      	ldr	r0, [pc, #28]	@ (8002510 <PrintScreen+0x48>)
 80024f4:	f006 ff17 	bl	8009326 <HAL_UART_Transmit>
		clear_screen=0;
 80024f8:	4b02      	ldr	r3, [pc, #8]	@ (8002504 <PrintScreen+0x3c>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	801a      	strh	r2, [r3, #0]
//    HAL_UART_Transmit(&huart2,msg,strlen((char*)msg),HAL_MAX_DELAY);
//	sprintf(msg,"%f    ",vhz1.VoltMax);
//	//snprintf(num,4,"%u",Vac);
//	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);

}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	200065b0 	.word	0x200065b0
 8002508:	200067e4 	.word	0x200067e4
 800250c:	08010118 	.word	0x08010118
 8002510:	200006e0 	.word	0x200006e0

08002514 <printDataLog>:

void printDataLog(int16_t *DataBuffer1, int16_t *DataBuffer2, int16_t *DataBuffer3, int16_t *DataBuffer4, uint16_t dataBufferLength, uint16_t *start)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
 8002520:	603b      	str	r3, [r7, #0]
    //unsigned char *u;
    int i=0;
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]

    // Clear screen first
	strcpy((char*)msg,"\033[2J\033[1;1H\0");
 8002526:	4b50      	ldr	r3, [pc, #320]	@ (8002668 <printDataLog+0x154>)
 8002528:	4a50      	ldr	r2, [pc, #320]	@ (800266c <printDataLog+0x158>)
 800252a:	ca07      	ldmia	r2, {r0, r1, r2}
 800252c:	c303      	stmia	r3!, {r0, r1}
 800252e:	801a      	strh	r2, [r3, #0]
 8002530:	3302      	adds	r3, #2
 8002532:	0c12      	lsrs	r2, r2, #16
 8002534:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2,msg,strlen((char*)msg),HAL_MAX_DELAY);
 8002536:	484c      	ldr	r0, [pc, #304]	@ (8002668 <printDataLog+0x154>)
 8002538:	f7fd fec2 	bl	80002c0 <strlen>
 800253c:	4603      	mov	r3, r0
 800253e:	b29a      	uxth	r2, r3
 8002540:	f04f 33ff 	mov.w	r3, #4294967295
 8002544:	4948      	ldr	r1, [pc, #288]	@ (8002668 <printDataLog+0x154>)
 8002546:	484a      	ldr	r0, [pc, #296]	@ (8002670 <printDataLog+0x15c>)
 8002548:	f006 feed 	bl	8009326 <HAL_UART_Transmit>


    for(i=0;i<dataBufferLength;i++)
 800254c:	2300      	movs	r3, #0
 800254e:	617b      	str	r3, [r7, #20]
 8002550:	e062      	b.n	8002618 <printDataLog+0x104>
    {

     	sprintf(msg,"%f\t",fBuff1[i]);
 8002552:	4a48      	ldr	r2, [pc, #288]	@ (8002674 <printDataLog+0x160>)
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	4413      	add	r3, r2
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f7fe f81b 	bl	8000598 <__aeabi_f2d>
 8002562:	4602      	mov	r2, r0
 8002564:	460b      	mov	r3, r1
 8002566:	4944      	ldr	r1, [pc, #272]	@ (8002678 <printDataLog+0x164>)
 8002568:	483f      	ldr	r0, [pc, #252]	@ (8002668 <printDataLog+0x154>)
 800256a:	f008 fd77 	bl	800b05c <siprintf>
     	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 800256e:	483e      	ldr	r0, [pc, #248]	@ (8002668 <printDataLog+0x154>)
 8002570:	f7fd fea6 	bl	80002c0 <strlen>
 8002574:	4603      	mov	r3, r0
 8002576:	b29a      	uxth	r2, r3
 8002578:	230a      	movs	r3, #10
 800257a:	493b      	ldr	r1, [pc, #236]	@ (8002668 <printDataLog+0x154>)
 800257c:	483c      	ldr	r0, [pc, #240]	@ (8002670 <printDataLog+0x15c>)
 800257e:	f006 fed2 	bl	8009326 <HAL_UART_Transmit>

     	sprintf(msg,"%f\t",fBuff2[i]);
 8002582:	4a3e      	ldr	r2, [pc, #248]	@ (800267c <printDataLog+0x168>)
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4618      	mov	r0, r3
 800258e:	f7fe f803 	bl	8000598 <__aeabi_f2d>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4938      	ldr	r1, [pc, #224]	@ (8002678 <printDataLog+0x164>)
 8002598:	4833      	ldr	r0, [pc, #204]	@ (8002668 <printDataLog+0x154>)
 800259a:	f008 fd5f 	bl	800b05c <siprintf>
     	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 800259e:	4832      	ldr	r0, [pc, #200]	@ (8002668 <printDataLog+0x154>)
 80025a0:	f7fd fe8e 	bl	80002c0 <strlen>
 80025a4:	4603      	mov	r3, r0
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	230a      	movs	r3, #10
 80025aa:	492f      	ldr	r1, [pc, #188]	@ (8002668 <printDataLog+0x154>)
 80025ac:	4830      	ldr	r0, [pc, #192]	@ (8002670 <printDataLog+0x15c>)
 80025ae:	f006 feba 	bl	8009326 <HAL_UART_Transmit>

     	sprintf(msg,"%f\t",fBuff3[i]);
 80025b2:	4a33      	ldr	r2, [pc, #204]	@ (8002680 <printDataLog+0x16c>)
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4413      	add	r3, r2
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fd ffeb 	bl	8000598 <__aeabi_f2d>
 80025c2:	4602      	mov	r2, r0
 80025c4:	460b      	mov	r3, r1
 80025c6:	492c      	ldr	r1, [pc, #176]	@ (8002678 <printDataLog+0x164>)
 80025c8:	4827      	ldr	r0, [pc, #156]	@ (8002668 <printDataLog+0x154>)
 80025ca:	f008 fd47 	bl	800b05c <siprintf>
     	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 80025ce:	4826      	ldr	r0, [pc, #152]	@ (8002668 <printDataLog+0x154>)
 80025d0:	f7fd fe76 	bl	80002c0 <strlen>
 80025d4:	4603      	mov	r3, r0
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	230a      	movs	r3, #10
 80025da:	4923      	ldr	r1, [pc, #140]	@ (8002668 <printDataLog+0x154>)
 80025dc:	4824      	ldr	r0, [pc, #144]	@ (8002670 <printDataLog+0x15c>)
 80025de:	f006 fea2 	bl	8009326 <HAL_UART_Transmit>

     	sprintf(msg,"%f\r\n",fBuff4[i]);
 80025e2:	4a28      	ldr	r2, [pc, #160]	@ (8002684 <printDataLog+0x170>)
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	4413      	add	r3, r2
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fd ffd3 	bl	8000598 <__aeabi_f2d>
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	4924      	ldr	r1, [pc, #144]	@ (8002688 <printDataLog+0x174>)
 80025f8:	481b      	ldr	r0, [pc, #108]	@ (8002668 <printDataLog+0x154>)
 80025fa:	f008 fd2f 	bl	800b05c <siprintf>
     	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 80025fe:	481a      	ldr	r0, [pc, #104]	@ (8002668 <printDataLog+0x154>)
 8002600:	f7fd fe5e 	bl	80002c0 <strlen>
 8002604:	4603      	mov	r3, r0
 8002606:	b29a      	uxth	r2, r3
 8002608:	230a      	movs	r3, #10
 800260a:	4917      	ldr	r1, [pc, #92]	@ (8002668 <printDataLog+0x154>)
 800260c:	4818      	ldr	r0, [pc, #96]	@ (8002670 <printDataLog+0x15c>)
 800260e:	f006 fe8a 	bl	8009326 <HAL_UART_Transmit>
    for(i=0;i<dataBufferLength;i++)
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	3301      	adds	r3, #1
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	8c3b      	ldrh	r3, [r7, #32]
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	429a      	cmp	r2, r3
 800261e:	db98      	blt.n	8002552 <printDataLog+0x3e>

    }

	strcpy((char*)msg,"\033[2J\0");
 8002620:	4b11      	ldr	r3, [pc, #68]	@ (8002668 <printDataLog+0x154>)
 8002622:	4a1a      	ldr	r2, [pc, #104]	@ (800268c <printDataLog+0x178>)
 8002624:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002628:	6018      	str	r0, [r3, #0]
 800262a:	3304      	adds	r3, #4
 800262c:	7019      	strb	r1, [r3, #0]
	HAL_UART_Transmit(&huart2,msg,strlen((char*)msg),HAL_MAX_DELAY);
 800262e:	480e      	ldr	r0, [pc, #56]	@ (8002668 <printDataLog+0x154>)
 8002630:	f7fd fe46 	bl	80002c0 <strlen>
 8002634:	4603      	mov	r3, r0
 8002636:	b29a      	uxth	r2, r3
 8002638:	f04f 33ff 	mov.w	r3, #4294967295
 800263c:	490a      	ldr	r1, [pc, #40]	@ (8002668 <printDataLog+0x154>)
 800263e:	480c      	ldr	r0, [pc, #48]	@ (8002670 <printDataLog+0x15c>)
 8002640:	f006 fe71 	bl	8009326 <HAL_UART_Transmit>


    *start=0;
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	2200      	movs	r2, #0
 8002648:	801a      	strh	r2, [r3, #0]
    clear_screen=1;
 800264a:	4b11      	ldr	r3, [pc, #68]	@ (8002690 <printDataLog+0x17c>)
 800264c:	2201      	movs	r2, #1
 800264e:	801a      	strh	r2, [r3, #0]
    trigger=0;
 8002650:	4b10      	ldr	r3, [pc, #64]	@ (8002694 <printDataLog+0x180>)
 8002652:	2200      	movs	r2, #0
 8002654:	801a      	strh	r2, [r3, #0]
    trigger_float=0;
 8002656:	4b10      	ldr	r3, [pc, #64]	@ (8002698 <printDataLog+0x184>)
 8002658:	f04f 0200 	mov.w	r2, #0
 800265c:	601a      	str	r2, [r3, #0]

}
 800265e:	bf00      	nop
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	200067e4 	.word	0x200067e4
 800266c:	08010120 	.word	0x08010120
 8002670:	200006e0 	.word	0x200006e0
 8002674:	20002730 	.word	0x20002730
 8002678:	0801012c 	.word	0x0801012c
 800267c:	200036d0 	.word	0x200036d0
 8002680:	20004670 	.word	0x20004670
 8002684:	20005610 	.word	0x20005610
 8002688:	08010130 	.word	0x08010130
 800268c:	08010118 	.word	0x08010118
 8002690:	200065b0 	.word	0x200065b0
 8002694:	20006808 	.word	0x20006808
 8002698:	2000680c 	.word	0x2000680c
 800269c:	00000000 	.word	0x00000000

080026a0 <HAL_TIM_PeriodElapsedCallback>:
    return output;
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026a0:	b5b0      	push	{r4, r5, r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
//		pfc_cnt++;
//		Vdc_INT = (float)(ADC3_buffer[0]);
//		Vdc = ((float)Vdc_INT*VDC_Slope) + VDC_Intercept;
//	}

	if (htim == &htim15)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4ab7      	ldr	r2, [pc, #732]	@ (8002988 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	f041 8049 	bne.w	8003744 <HAL_TIM_PeriodElapsedCallback+0x10a4>

// V/Hz Scalar Control Mode : Verifies flux and speed estimation
	#if (MODE == MODE_1)
     {

		A1 = A1_INT * SlopeA1 + A1_Intercept;
 80026b2:	4bb6      	ldr	r3, [pc, #728]	@ (800298c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80026b4:	ed93 7a00 	vldr	s14, [r3]
 80026b8:	4bb5      	ldr	r3, [pc, #724]	@ (8002990 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80026ba:	edd3 7a00 	vldr	s15, [r3]
 80026be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026c2:	4bb4      	ldr	r3, [pc, #720]	@ (8002994 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80026c4:	edd3 7a00 	vldr	s15, [r3]
 80026c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026cc:	4bb2      	ldr	r3, [pc, #712]	@ (8002998 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80026ce:	edc3 7a00 	vstr	s15, [r3]
		B1 = B1_INT * SlopeA1 + A1_Intercept;
 80026d2:	4bb2      	ldr	r3, [pc, #712]	@ (800299c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80026d4:	ed93 7a00 	vldr	s14, [r3]
 80026d8:	4bad      	ldr	r3, [pc, #692]	@ (8002990 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80026da:	edd3 7a00 	vldr	s15, [r3]
 80026de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026e2:	4bac      	ldr	r3, [pc, #688]	@ (8002994 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80026e4:	edd3 7a00 	vldr	s15, [r3]
 80026e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ec:	4bac      	ldr	r3, [pc, #688]	@ (80029a0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80026ee:	edc3 7a00 	vstr	s15, [r3]
		C1 = -(A1+B1);
 80026f2:	4ba9      	ldr	r3, [pc, #676]	@ (8002998 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80026f4:	ed93 7a00 	vldr	s14, [r3]
 80026f8:	4ba9      	ldr	r3, [pc, #676]	@ (80029a0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80026fa:	edd3 7a00 	vldr	s15, [r3]
 80026fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002702:	eef1 7a67 	vneg.f32	s15, s15
 8002706:	4ba7      	ldr	r3, [pc, #668]	@ (80029a4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8002708:	edc3 7a00 	vstr	s15, [r3]

		A2 = A2_INT * SlopeA1 + A1_Intercept;
 800270c:	4ba6      	ldr	r3, [pc, #664]	@ (80029a8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800270e:	ed93 7a00 	vldr	s14, [r3]
 8002712:	4b9f      	ldr	r3, [pc, #636]	@ (8002990 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002714:	edd3 7a00 	vldr	s15, [r3]
 8002718:	ee27 7a27 	vmul.f32	s14, s14, s15
 800271c:	4b9d      	ldr	r3, [pc, #628]	@ (8002994 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800271e:	edd3 7a00 	vldr	s15, [r3]
 8002722:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002726:	4ba1      	ldr	r3, [pc, #644]	@ (80029ac <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8002728:	edc3 7a00 	vstr	s15, [r3]
		B2 = B2_INT * SlopeA1 + A1_Intercept;
 800272c:	4ba0      	ldr	r3, [pc, #640]	@ (80029b0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800272e:	ed93 7a00 	vldr	s14, [r3]
 8002732:	4b97      	ldr	r3, [pc, #604]	@ (8002990 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002734:	edd3 7a00 	vldr	s15, [r3]
 8002738:	ee27 7a27 	vmul.f32	s14, s14, s15
 800273c:	4b95      	ldr	r3, [pc, #596]	@ (8002994 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800273e:	edd3 7a00 	vldr	s15, [r3]
 8002742:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002746:	4b9b      	ldr	r3, [pc, #620]	@ (80029b4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8002748:	edc3 7a00 	vstr	s15, [r3]
		C2 = -(A2+B2);
 800274c:	4b97      	ldr	r3, [pc, #604]	@ (80029ac <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800274e:	ed93 7a00 	vldr	s14, [r3]
 8002752:	4b98      	ldr	r3, [pc, #608]	@ (80029b4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8002754:	edd3 7a00 	vldr	s15, [r3]
 8002758:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275c:	eef1 7a67 	vneg.f32	s15, s15
 8002760:	4b95      	ldr	r3, [pc, #596]	@ (80029b8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8002762:	edc3 7a00 	vstr	s15, [r3]

		if (Enable == 1)
 8002766:	4b95      	ldr	r3, [pc, #596]	@ (80029bc <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	2b01      	cmp	r3, #1
 800276c:	f040 87d7 	bne.w	800371e <HAL_TIM_PeriodElapsedCallback+0x107e>
		{

			rc1.TargetValue = freq_pu;
 8002770:	4b93      	ldr	r3, [pc, #588]	@ (80029c0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a93      	ldr	r2, [pc, #588]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8002776:	6013      	str	r3, [r2, #0]
			RC_MACRO(rc1);
 8002778:	4b92      	ldr	r3, [pc, #584]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800277a:	ed93 7a00 	vldr	s14, [r3]
 800277e:	4b91      	ldr	r3, [pc, #580]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8002780:	edd3 7a05 	vldr	s15, [r3, #20]
 8002784:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002788:	4b8e      	ldr	r3, [pc, #568]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800278a:	edc3 7a07 	vstr	s15, [r3, #28]
 800278e:	4b8d      	ldr	r3, [pc, #564]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8002790:	edd3 7a07 	vldr	s15, [r3, #28]
 8002794:	eeb0 7ae7 	vabs.f32	s14, s15
 8002798:	4b8a      	ldr	r3, [pc, #552]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800279a:	edd3 7a08 	vldr	s15, [r3, #32]
 800279e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a6:	db54      	blt.n	8002852 <HAL_TIM_PeriodElapsedCallback+0x1b2>
 80027a8:	4b86      	ldr	r3, [pc, #536]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	3301      	adds	r3, #1
 80027ae:	4a85      	ldr	r2, [pc, #532]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027b0:	6113      	str	r3, [r2, #16]
 80027b2:	4b84      	ldr	r3, [pc, #528]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027b4:	691a      	ldr	r2, [r3, #16]
 80027b6:	4b83      	ldr	r3, [pc, #524]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d34d      	bcc.n	800285a <HAL_TIM_PeriodElapsedCallback+0x1ba>
 80027be:	4b81      	ldr	r3, [pc, #516]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027c0:	ed93 7a00 	vldr	s14, [r3]
 80027c4:	4b7f      	ldr	r3, [pc, #508]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027c6:	edd3 7a05 	vldr	s15, [r3, #20]
 80027ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d2:	db0b      	blt.n	80027ec <HAL_TIM_PeriodElapsedCallback+0x14c>
 80027d4:	4b7b      	ldr	r3, [pc, #492]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027d6:	ed93 7a05 	vldr	s14, [r3, #20]
 80027da:	4b7a      	ldr	r3, [pc, #488]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027dc:	edd3 7a08 	vldr	s15, [r3, #32]
 80027e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e4:	4b77      	ldr	r3, [pc, #476]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027e6:	edc3 7a05 	vstr	s15, [r3, #20]
 80027ea:	e00a      	b.n	8002802 <HAL_TIM_PeriodElapsedCallback+0x162>
 80027ec:	4b75      	ldr	r3, [pc, #468]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027ee:	ed93 7a05 	vldr	s14, [r3, #20]
 80027f2:	4b74      	ldr	r3, [pc, #464]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027f4:	edd3 7a08 	vldr	s15, [r3, #32]
 80027f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027fc:	4b71      	ldr	r3, [pc, #452]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80027fe:	edc3 7a05 	vstr	s15, [r3, #20]
 8002802:	4b70      	ldr	r3, [pc, #448]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8002804:	ed93 7a05 	vldr	s14, [r3, #20]
 8002808:	4b6e      	ldr	r3, [pc, #440]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800280a:	edd3 7a03 	vldr	s15, [r3, #12]
 800280e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002816:	db04      	blt.n	8002822 <HAL_TIM_PeriodElapsedCallback+0x182>
 8002818:	4b6a      	ldr	r3, [pc, #424]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	4a69      	ldr	r2, [pc, #420]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800281e:	6153      	str	r3, [r2, #20]
 8002820:	e013      	b.n	800284a <HAL_TIM_PeriodElapsedCallback+0x1aa>
 8002822:	4b68      	ldr	r3, [pc, #416]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8002824:	ed93 7a05 	vldr	s14, [r3, #20]
 8002828:	4b66      	ldr	r3, [pc, #408]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800282a:	edd3 7a02 	vldr	s15, [r3, #8]
 800282e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002836:	d804      	bhi.n	8002842 <HAL_TIM_PeriodElapsedCallback+0x1a2>
 8002838:	4b62      	ldr	r3, [pc, #392]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	4a61      	ldr	r2, [pc, #388]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800283e:	6153      	str	r3, [r2, #20]
 8002840:	e003      	b.n	800284a <HAL_TIM_PeriodElapsedCallback+0x1aa>
 8002842:	4b60      	ldr	r3, [pc, #384]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	4a5f      	ldr	r2, [pc, #380]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8002848:	6153      	str	r3, [r2, #20]
 800284a:	4b5e      	ldr	r3, [pc, #376]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800284c:	2200      	movs	r2, #0
 800284e:	611a      	str	r2, [r3, #16]
 8002850:	e003      	b.n	800285a <HAL_TIM_PeriodElapsedCallback+0x1ba>
 8002852:	4b5c      	ldr	r3, [pc, #368]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8002854:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002858:	619a      	str	r2, [r3, #24]

			rg1.Freq = rc1.SetpointValue;
 800285a:	4b5a      	ldr	r3, [pc, #360]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	4a5a      	ldr	r2, [pc, #360]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8002860:	6013      	str	r3, [r2, #0]
			RG_MACRO(rg1);
 8002862:	4b59      	ldr	r3, [pc, #356]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8002864:	ed93 7a02 	vldr	s14, [r3, #8]
 8002868:	4b57      	ldr	r3, [pc, #348]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800286a:	edd3 6a01 	vldr	s13, [r3, #4]
 800286e:	4b56      	ldr	r3, [pc, #344]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8002870:	edd3 7a00 	vldr	s15, [r3]
 8002874:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002878:	ee77 7a27 	vadd.f32	s15, s14, s15
 800287c:	4b52      	ldr	r3, [pc, #328]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800287e:	edc3 7a02 	vstr	s15, [r3, #8]
 8002882:	4b51      	ldr	r3, [pc, #324]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8002884:	edd3 7a02 	vldr	s15, [r3, #8]
 8002888:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800288c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002894:	dd0a      	ble.n	80028ac <HAL_TIM_PeriodElapsedCallback+0x20c>
 8002896:	4b4c      	ldr	r3, [pc, #304]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8002898:	edd3 7a02 	vldr	s15, [r3, #8]
 800289c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80028a4:	4b48      	ldr	r3, [pc, #288]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80028a6:	edc3 7a02 	vstr	s15, [r3, #8]
 80028aa:	e013      	b.n	80028d4 <HAL_TIM_PeriodElapsedCallback+0x234>
 80028ac:	4b46      	ldr	r3, [pc, #280]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80028ae:	edd3 7a02 	vldr	s15, [r3, #8]
 80028b2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80028b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028be:	d509      	bpl.n	80028d4 <HAL_TIM_PeriodElapsedCallback+0x234>
 80028c0:	4b41      	ldr	r3, [pc, #260]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80028c2:	edd3 7a02 	vldr	s15, [r3, #8]
 80028c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028ce:	4b3e      	ldr	r3, [pc, #248]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80028d0:	edc3 7a02 	vstr	s15, [r3, #8]
 80028d4:	4b3c      	ldr	r3, [pc, #240]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	4a3b      	ldr	r2, [pc, #236]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80028da:	6113      	str	r3, [r2, #16]

			// define inputs for inverse park transform
			Angle1  = rg1.Out*2*PI ;
 80028dc:	4b3a      	ldr	r3, [pc, #232]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80028de:	edd3 7a04 	vldr	s15, [r3, #16]
 80028e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80028e6:	ee17 0a90 	vmov	r0, s15
 80028ea:	f7fd fe55 	bl	8000598 <__aeabi_f2d>
 80028ee:	a324      	add	r3, pc, #144	@ (adr r3, 8002980 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80028f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f4:	f7fd fea8 	bl	8000648 <__aeabi_dmul>
 80028f8:	4602      	mov	r2, r0
 80028fa:	460b      	mov	r3, r1
 80028fc:	4610      	mov	r0, r2
 80028fe:	4619      	mov	r1, r3
 8002900:	f7fe f99a 	bl	8000c38 <__aeabi_d2f>
 8002904:	4603      	mov	r3, r0
 8002906:	4a31      	ldr	r2, [pc, #196]	@ (80029cc <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8002908:	6013      	str	r3, [r2, #0]
			Angle2  = fmod((Angle1 - phase_shift),TwoPI);
 800290a:	4b30      	ldr	r3, [pc, #192]	@ (80029cc <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800290c:	ed93 7a00 	vldr	s14, [r3]
 8002910:	4b2f      	ldr	r3, [pc, #188]	@ (80029d0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8002912:	edd3 7a00 	vldr	s15, [r3]
 8002916:	ee77 7a67 	vsub.f32	s15, s14, s15
 800291a:	ee17 0a90 	vmov	r0, s15
 800291e:	f7fd fe3b 	bl	8000598 <__aeabi_f2d>
 8002922:	4604      	mov	r4, r0
 8002924:	460d      	mov	r5, r1
 8002926:	4b2b      	ldr	r3, [pc, #172]	@ (80029d4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8002928:	4618      	mov	r0, r3
 800292a:	f7fd fe35 	bl	8000598 <__aeabi_f2d>
 800292e:	4602      	mov	r2, r0
 8002930:	460b      	mov	r3, r1
 8002932:	ec43 2b11 	vmov	d1, r2, r3
 8002936:	ec45 4b10 	vmov	d0, r4, r5
 800293a:	f00b ffd1 	bl	800e8e0 <fmod>
 800293e:	ec53 2b10 	vmov	r2, r3, d0
 8002942:	4610      	mov	r0, r2
 8002944:	4619      	mov	r1, r3
 8002946:	f7fe f977 	bl	8000c38 <__aeabi_d2f>
 800294a:	4603      	mov	r3, r0
 800294c:	4a22      	ldr	r2, [pc, #136]	@ (80029d8 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800294e:	6013      	str	r3, [r2, #0]

			vhz1.Freq = rc1.SetpointValue;
 8002950:	4b1c      	ldr	r3, [pc, #112]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	4a21      	ldr	r2, [pc, #132]	@ (80029dc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8002956:	6013      	str	r3, [r2, #0]
			VHZ_PROF_MACRO(vhz1);
 8002958:	4b20      	ldr	r3, [pc, #128]	@ (80029dc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a1f      	ldr	r2, [pc, #124]	@ (80029dc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800295e:	6213      	str	r3, [r2, #32]
 8002960:	4b1e      	ldr	r3, [pc, #120]	@ (80029dc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8002962:	ed93 7a08 	vldr	s14, [r3, #32]
 8002966:	4b1d      	ldr	r3, [pc, #116]	@ (80029dc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8002968:	edd3 7a02 	vldr	s15, [r3, #8]
 800296c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002974:	d834      	bhi.n	80029e0 <HAL_TIM_PeriodElapsedCallback+0x340>
 8002976:	4b19      	ldr	r3, [pc, #100]	@ (80029dc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	4a18      	ldr	r2, [pc, #96]	@ (80029dc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800297c:	6053      	str	r3, [r2, #4]
 800297e:	e077      	b.n	8002a70 <HAL_TIM_PeriodElapsedCallback+0x3d0>
 8002980:	54442d11 	.word	0x54442d11
 8002984:	400921fb 	.word	0x400921fb
 8002988:	20000694 	.word	0x20000694
 800298c:	200065c0 	.word	0x200065c0
 8002990:	20000014 	.word	0x20000014
 8002994:	20000018 	.word	0x20000018
 8002998:	200065d0 	.word	0x200065d0
 800299c:	200065c4 	.word	0x200065c4
 80029a0:	200065d4 	.word	0x200065d4
 80029a4:	200065d8 	.word	0x200065d8
 80029a8:	200065c8 	.word	0x200065c8
 80029ac:	200065dc 	.word	0x200065dc
 80029b0:	200065cc 	.word	0x200065cc
 80029b4:	200065e0 	.word	0x200065e0
 80029b8:	200065e4 	.word	0x200065e4
 80029bc:	200065b4 	.word	0x200065b4
 80029c0:	20000008 	.word	0x20000008
 80029c4:	20000040 	.word	0x20000040
 80029c8:	20000028 	.word	0x20000028
 80029cc:	200065e8 	.word	0x200065e8
 80029d0:	20000010 	.word	0x20000010
 80029d4:	40c90fdb 	.word	0x40c90fdb
 80029d8:	200065ec 	.word	0x200065ec
 80029dc:	20006694 	.word	0x20006694
 80029e0:	4b15      	ldr	r3, [pc, #84]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80029e2:	ed93 7a08 	vldr	s14, [r3, #32]
 80029e6:	4b14      	ldr	r3, [pc, #80]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80029e8:	edd3 7a02 	vldr	s15, [r3, #8]
 80029ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f4:	dd22      	ble.n	8002a3c <HAL_TIM_PeriodElapsedCallback+0x39c>
 80029f6:	4b10      	ldr	r3, [pc, #64]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80029f8:	ed93 7a08 	vldr	s14, [r3, #32]
 80029fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80029fe:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a0a:	d817      	bhi.n	8002a3c <HAL_TIM_PeriodElapsedCallback+0x39c>
 8002a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8002a0e:	695b      	ldr	r3, [r3, #20]
 8002a10:	4a09      	ldr	r2, [pc, #36]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8002a12:	61d3      	str	r3, [r2, #28]
 8002a14:	4b08      	ldr	r3, [pc, #32]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8002a16:	ed93 7a06 	vldr	s14, [r3, #24]
 8002a1a:	4b07      	ldr	r3, [pc, #28]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8002a1c:	edd3 6a07 	vldr	s13, [r3, #28]
 8002a20:	4b05      	ldr	r3, [pc, #20]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8002a22:	edd3 7a08 	vldr	s15, [r3, #32]
 8002a26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a2e:	4b02      	ldr	r3, [pc, #8]	@ (8002a38 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8002a30:	edc3 7a01 	vstr	s15, [r3, #4]
 8002a34:	e01c      	b.n	8002a70 <HAL_TIM_PeriodElapsedCallback+0x3d0>
 8002a36:	bf00      	nop
 8002a38:	20006694 	.word	0x20006694
 8002a3c:	4bbc      	ldr	r3, [pc, #752]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8002a3e:	ed93 7a08 	vldr	s14, [r3, #32]
 8002a42:	4bbb      	ldr	r3, [pc, #748]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8002a44:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a50:	dd0e      	ble.n	8002a70 <HAL_TIM_PeriodElapsedCallback+0x3d0>
 8002a52:	4bb7      	ldr	r3, [pc, #732]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8002a54:	ed93 7a08 	vldr	s14, [r3, #32]
 8002a58:	4bb5      	ldr	r3, [pc, #724]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8002a5a:	edd3 7a04 	vldr	s15, [r3, #16]
 8002a5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a66:	d503      	bpl.n	8002a70 <HAL_TIM_PeriodElapsedCallback+0x3d0>
 8002a68:	4bb1      	ldr	r3, [pc, #708]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8002a6a:	695b      	ldr	r3, [r3, #20]
 8002a6c:	4ab0      	ldr	r2, [pc, #704]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8002a6e:	6053      	str	r3, [r2, #4]

			Vq = 0;
 8002a70:	4bb0      	ldr	r3, [pc, #704]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x694>)
 8002a72:	f04f 0200 	mov.w	r2, #0
 8002a76:	601a      	str	r2, [r3, #0]
			Vd = vhz1.VoltOut;
 8002a78:	4bad      	ldr	r3, [pc, #692]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	4aae      	ldr	r2, [pc, #696]	@ (8002d38 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8002a7e:	6013      	str	r3, [r2, #0]

			ipark1.Sine   = sin(Angle1);
 8002a80:	4bae      	ldr	r3, [pc, #696]	@ (8002d3c <HAL_TIM_PeriodElapsedCallback+0x69c>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fd fd87 	bl	8000598 <__aeabi_f2d>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	ec43 2b10 	vmov	d0, r2, r3
 8002a92:	f00b ffa9 	bl	800e9e8 <sin>
 8002a96:	ec53 2b10 	vmov	r2, r3, d0
 8002a9a:	4610      	mov	r0, r2
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	f7fe f8cb 	bl	8000c38 <__aeabi_d2f>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	4aa6      	ldr	r2, [pc, #664]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002aa6:	6153      	str	r3, [r2, #20]
			ipark1.Cosine = cos(Angle1);
 8002aa8:	4ba4      	ldr	r3, [pc, #656]	@ (8002d3c <HAL_TIM_PeriodElapsedCallback+0x69c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7fd fd73 	bl	8000598 <__aeabi_f2d>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	ec43 2b10 	vmov	d0, r2, r3
 8002aba:	f00b ff41 	bl	800e940 <cos>
 8002abe:	ec53 2b10 	vmov	r2, r3, d0
 8002ac2:	4610      	mov	r0, r2
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	f7fe f8b7 	bl	8000c38 <__aeabi_d2f>
 8002aca:	4603      	mov	r3, r0
 8002acc:	4a9c      	ldr	r2, [pc, #624]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002ace:	6193      	str	r3, [r2, #24]
			ipark2.Sine   = sin(Angle2);
 8002ad0:	4b9c      	ldr	r3, [pc, #624]	@ (8002d44 <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7fd fd5f 	bl	8000598 <__aeabi_f2d>
 8002ada:	4602      	mov	r2, r0
 8002adc:	460b      	mov	r3, r1
 8002ade:	ec43 2b10 	vmov	d0, r2, r3
 8002ae2:	f00b ff81 	bl	800e9e8 <sin>
 8002ae6:	ec53 2b10 	vmov	r2, r3, d0
 8002aea:	4610      	mov	r0, r2
 8002aec:	4619      	mov	r1, r3
 8002aee:	f7fe f8a3 	bl	8000c38 <__aeabi_d2f>
 8002af2:	4603      	mov	r3, r0
 8002af4:	4a94      	ldr	r2, [pc, #592]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002af6:	6153      	str	r3, [r2, #20]
			ipark2.Cosine = cos(Angle2);
 8002af8:	4b92      	ldr	r3, [pc, #584]	@ (8002d44 <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fd fd4b 	bl	8000598 <__aeabi_f2d>
 8002b02:	4602      	mov	r2, r0
 8002b04:	460b      	mov	r3, r1
 8002b06:	ec43 2b10 	vmov	d0, r2, r3
 8002b0a:	f00b ff19 	bl	800e940 <cos>
 8002b0e:	ec53 2b10 	vmov	r2, r3, d0
 8002b12:	4610      	mov	r0, r2
 8002b14:	4619      	mov	r1, r3
 8002b16:	f7fe f88f 	bl	8000c38 <__aeabi_d2f>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4a8a      	ldr	r2, [pc, #552]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002b1e:	6193      	str	r3, [r2, #24]

			ipark1.Ds = Vd;
 8002b20:	4b85      	ldr	r3, [pc, #532]	@ (8002d38 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a86      	ldr	r2, [pc, #536]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b26:	60d3      	str	r3, [r2, #12]
			ipark1.Qs = Vq;
 8002b28:	4b82      	ldr	r3, [pc, #520]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x694>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a84      	ldr	r2, [pc, #528]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b2e:	6113      	str	r3, [r2, #16]
			ipark2.Ds = Vd;
 8002b30:	4b81      	ldr	r3, [pc, #516]	@ (8002d38 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a84      	ldr	r2, [pc, #528]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002b36:	60d3      	str	r3, [r2, #12]
			ipark2.Qs = Vq;
 8002b38:	4b7e      	ldr	r3, [pc, #504]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x694>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a82      	ldr	r2, [pc, #520]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002b3e:	6113      	str	r3, [r2, #16]

			IPARK_MACRO(ipark1);
 8002b40:	4b7f      	ldr	r3, [pc, #508]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b42:	ed93 7a03 	vldr	s14, [r3, #12]
 8002b46:	4b7e      	ldr	r3, [pc, #504]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b48:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b50:	4b7b      	ldr	r3, [pc, #492]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b52:	edd3 6a04 	vldr	s13, [r3, #16]
 8002b56:	4b7a      	ldr	r3, [pc, #488]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b58:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b64:	4b76      	ldr	r3, [pc, #472]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b66:	edc3 7a00 	vstr	s15, [r3]
 8002b6a:	4b75      	ldr	r3, [pc, #468]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b6c:	ed93 7a04 	vldr	s14, [r3, #16]
 8002b70:	4b73      	ldr	r3, [pc, #460]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b72:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b7a:	4b71      	ldr	r3, [pc, #452]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b7c:	edd3 6a03 	vldr	s13, [r3, #12]
 8002b80:	4b6f      	ldr	r3, [pc, #444]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b82:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b8e:	4b6c      	ldr	r3, [pc, #432]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8002b90:	edc3 7a01 	vstr	s15, [r3, #4]
			IPARK_MACRO(ipark2);
 8002b94:	4b6c      	ldr	r3, [pc, #432]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002b96:	ed93 7a03 	vldr	s14, [r3, #12]
 8002b9a:	4b6b      	ldr	r3, [pc, #428]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002b9c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002ba0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ba4:	4b68      	ldr	r3, [pc, #416]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002ba6:	edd3 6a04 	vldr	s13, [r3, #16]
 8002baa:	4b67      	ldr	r3, [pc, #412]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002bac:	edd3 7a05 	vldr	s15, [r3, #20]
 8002bb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bb8:	4b63      	ldr	r3, [pc, #396]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002bba:	edc3 7a00 	vstr	s15, [r3]
 8002bbe:	4b62      	ldr	r3, [pc, #392]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002bc0:	ed93 7a04 	vldr	s14, [r3, #16]
 8002bc4:	4b60      	ldr	r3, [pc, #384]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002bc6:	edd3 7a06 	vldr	s15, [r3, #24]
 8002bca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bce:	4b5e      	ldr	r3, [pc, #376]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002bd0:	edd3 6a03 	vldr	s13, [r3, #12]
 8002bd4:	4b5c      	ldr	r3, [pc, #368]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002bd6:	edd3 7a05 	vldr	s15, [r3, #20]
 8002bda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002be2:	4b59      	ldr	r3, [pc, #356]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8002be4:	edc3 7a01 	vstr	s15, [r3, #4]

			clarke1.As = A1*INV_IBASE;
 8002be8:	4b58      	ldr	r3, [pc, #352]	@ (8002d4c <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7fd fcd3 	bl	8000598 <__aeabi_f2d>
 8002bf2:	a349      	add	r3, pc, #292	@ (adr r3, 8002d18 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8002bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf8:	f7fd fd26 	bl	8000648 <__aeabi_dmul>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	460b      	mov	r3, r1
 8002c00:	4610      	mov	r0, r2
 8002c02:	4619      	mov	r1, r3
 8002c04:	f7fe f818 	bl	8000c38 <__aeabi_d2f>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	4a51      	ldr	r2, [pc, #324]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8002c0c:	6013      	str	r3, [r2, #0]
			clarke1.Bs = B1*INV_IBASE;
 8002c0e:	4b51      	ldr	r3, [pc, #324]	@ (8002d54 <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7fd fcc0 	bl	8000598 <__aeabi_f2d>
 8002c18:	a33f      	add	r3, pc, #252	@ (adr r3, 8002d18 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8002c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c1e:	f7fd fd13 	bl	8000648 <__aeabi_dmul>
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	4610      	mov	r0, r2
 8002c28:	4619      	mov	r1, r3
 8002c2a:	f7fe f805 	bl	8000c38 <__aeabi_d2f>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	4a47      	ldr	r2, [pc, #284]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8002c32:	6053      	str	r3, [r2, #4]
			CLARKE_MACRO(clarke1);
 8002c34:	4b46      	ldr	r3, [pc, #280]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a45      	ldr	r2, [pc, #276]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8002c3a:	60d3      	str	r3, [r2, #12]
 8002c3c:	4b44      	ldr	r3, [pc, #272]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8002c3e:	ed93 7a00 	vldr	s14, [r3]
 8002c42:	4b43      	ldr	r3, [pc, #268]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8002c44:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c48:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002c4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c50:	ee17 0a90 	vmov	r0, s15
 8002c54:	f7fd fca0 	bl	8000598 <__aeabi_f2d>
 8002c58:	a331      	add	r3, pc, #196	@ (adr r3, 8002d20 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8002c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c5e:	f7fd fcf3 	bl	8000648 <__aeabi_dmul>
 8002c62:	4602      	mov	r2, r0
 8002c64:	460b      	mov	r3, r1
 8002c66:	4610      	mov	r0, r2
 8002c68:	4619      	mov	r1, r3
 8002c6a:	f7fd ffe5 	bl	8000c38 <__aeabi_d2f>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	4a37      	ldr	r2, [pc, #220]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8002c72:	6113      	str	r3, [r2, #16]

			volt1.DcBusVolt = 1;
 8002c74:	4b38      	ldr	r3, [pc, #224]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002c76:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002c7a:	601a      	str	r2, [r3, #0]
			volt1.MfuncV1 = svgen1.Ta;
 8002c7c:	4b37      	ldr	r3, [pc, #220]	@ (8002d5c <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	4a35      	ldr	r2, [pc, #212]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002c82:	6053      	str	r3, [r2, #4]
			volt1.MfuncV2 = svgen1.Tb;
 8002c84:	4b35      	ldr	r3, [pc, #212]	@ (8002d5c <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	4a33      	ldr	r2, [pc, #204]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002c8a:	6093      	str	r3, [r2, #8]
			volt1.MfuncV3 = svgen1.Tc;
 8002c8c:	4b33      	ldr	r3, [pc, #204]	@ (8002d5c <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	4a31      	ldr	r2, [pc, #196]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002c92:	60d3      	str	r3, [r2, #12]
			PHASEVOLT_MACRO(volt1);
 8002c94:	4b30      	ldr	r3, [pc, #192]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7fd fc7d 	bl	8000598 <__aeabi_f2d>
 8002c9e:	a322      	add	r3, pc, #136	@ (adr r3, 8002d28 <HAL_TIM_PeriodElapsedCallback+0x688>)
 8002ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca4:	f7fd fcd0 	bl	8000648 <__aeabi_dmul>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	460b      	mov	r3, r1
 8002cac:	4610      	mov	r0, r2
 8002cae:	4619      	mov	r1, r3
 8002cb0:	f7fd ffc2 	bl	8000c38 <__aeabi_d2f>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	4a28      	ldr	r2, [pc, #160]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002cb8:	6293      	str	r3, [r2, #40]	@ 0x28
 8002cba:	4b27      	ldr	r3, [pc, #156]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002cbc:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002cc0:	4b25      	ldr	r3, [pc, #148]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002cc2:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cc6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002cca:	4b23      	ldr	r3, [pc, #140]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002ccc:	edd3 7a02 	vldr	s15, [r3, #8]
 8002cd0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cd4:	4b20      	ldr	r3, [pc, #128]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002cd6:	edd3 7a03 	vldr	s15, [r3, #12]
 8002cda:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002ce4:	edc3 7a05 	vstr	s15, [r3, #20]
 8002ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002cea:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002cee:	4b1a      	ldr	r3, [pc, #104]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002cf0:	edd3 7a02 	vldr	s15, [r3, #8]
 8002cf4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002cf8:	4b17      	ldr	r3, [pc, #92]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002cfa:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cfe:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d02:	4b15      	ldr	r3, [pc, #84]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8002d04:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d08:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d10:	e026      	b.n	8002d60 <HAL_TIM_PeriodElapsedCallback+0x6c0>
 8002d12:	bf00      	nop
 8002d14:	f3af 8000 	nop.w
 8002d18:	9999999a 	.word	0x9999999a
 8002d1c:	3fd99999 	.word	0x3fd99999
 8002d20:	45903342 	.word	0x45903342
 8002d24:	3fe279a7 	.word	0x3fe279a7
 8002d28:	55555519 	.word	0x55555519
 8002d2c:	3fd55555 	.word	0x3fd55555
 8002d30:	20006694 	.word	0x20006694
 8002d34:	200065bc 	.word	0x200065bc
 8002d38:	200065b8 	.word	0x200065b8
 8002d3c:	200065e8 	.word	0x200065e8
 8002d40:	20006614 	.word	0x20006614
 8002d44:	200065ec 	.word	0x200065ec
 8002d48:	20006630 	.word	0x20006630
 8002d4c:	200065d0 	.word	0x200065d0
 8002d50:	20006600 	.word	0x20006600
 8002d54:	200065d4 	.word	0x200065d4
 8002d58:	200066b8 	.word	0x200066b8
 8002d5c:	2000664c 	.word	0x2000664c
 8002d60:	4bc3      	ldr	r3, [pc, #780]	@ (8003070 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8002d62:	edc3 7a06 	vstr	s15, [r3, #24]
 8002d66:	4bc2      	ldr	r3, [pc, #776]	@ (8003070 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	4ac1      	ldr	r2, [pc, #772]	@ (8003070 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8002d6c:	6213      	str	r3, [r2, #32]
 8002d6e:	4bc0      	ldr	r3, [pc, #768]	@ (8003070 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8002d70:	ed93 7a05 	vldr	s14, [r3, #20]
 8002d74:	4bbe      	ldr	r3, [pc, #760]	@ (8003070 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8002d76:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d7a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d82:	ee17 0a90 	vmov	r0, s15
 8002d86:	f7fd fc07 	bl	8000598 <__aeabi_f2d>
 8002d8a:	a3b7      	add	r3, pc, #732	@ (adr r3, 8003068 <HAL_TIM_PeriodElapsedCallback+0x9c8>)
 8002d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d90:	f7fd fc5a 	bl	8000648 <__aeabi_dmul>
 8002d94:	4602      	mov	r2, r0
 8002d96:	460b      	mov	r3, r1
 8002d98:	4610      	mov	r0, r2
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	f7fd ff4c 	bl	8000c38 <__aeabi_d2f>
 8002da0:	4603      	mov	r3, r0
 8002da2:	4ab3      	ldr	r2, [pc, #716]	@ (8003070 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8002da4:	6253      	str	r3, [r2, #36]	@ 0x24

			flux1.UDsS = volt1.Valpha;
 8002da6:	4bb2      	ldr	r3, [pc, #712]	@ (8003070 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8002da8:	6a1b      	ldr	r3, [r3, #32]
 8002daa:	4ab2      	ldr	r2, [pc, #712]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002dac:	65d3      	str	r3, [r2, #92]	@ 0x5c
			flux1.UQsS = volt1.Vbeta;
 8002dae:	4bb0      	ldr	r3, [pc, #704]	@ (8003070 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	4ab0      	ldr	r2, [pc, #704]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002db4:	66d3      	str	r3, [r2, #108]	@ 0x6c
			flux1.IDsS = clarke1.Alpha;
 8002db6:	4bb0      	ldr	r3, [pc, #704]	@ (8003078 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	4aae      	ldr	r2, [pc, #696]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002dbc:	6093      	str	r3, [r2, #8]
			flux1.IQsS = clarke1.Beta;
 8002dbe:	4bae      	ldr	r3, [pc, #696]	@ (8003078 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	4aac      	ldr	r2, [pc, #688]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002dc4:	6053      	str	r3, [r2, #4]
			FLUX_OBS_MACRO(flux1);
 8002dc6:	4bab      	ldr	r3, [pc, #684]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fd fbe4 	bl	8000598 <__aeabi_f2d>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	ec43 2b10 	vmov	d0, r2, r3
 8002dd8:	f00b fe06 	bl	800e9e8 <sin>
 8002ddc:	ec53 2b10 	vmov	r2, r3, d0
 8002de0:	4610      	mov	r0, r2
 8002de2:	4619      	mov	r1, r3
 8002de4:	f7fd ff28 	bl	8000c38 <__aeabi_d2f>
 8002de8:	4603      	mov	r3, r0
 8002dea:	4aa2      	ldr	r2, [pc, #648]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002dec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 8002df0:	4ba0      	ldr	r3, [pc, #640]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fd fbcf 	bl	8000598 <__aeabi_f2d>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	ec43 2b10 	vmov	d0, r2, r3
 8002e02:	f00b fd9d 	bl	800e940 <cos>
 8002e06:	ec53 2b10 	vmov	r2, r3, d0
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	f7fd ff13 	bl	8000c38 <__aeabi_d2f>
 8002e12:	4603      	mov	r3, r0
 8002e14:	4a97      	ldr	r2, [pc, #604]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e16:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8002e1a:	4b96      	ldr	r3, [pc, #600]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e1c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e20:	4b94      	ldr	r3, [pc, #592]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e22:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8002e26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e2a:	4b92      	ldr	r3, [pc, #584]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e2c:	edc3 7a03 	vstr	s15, [r3, #12]
 8002e30:	4b90      	ldr	r3, [pc, #576]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e32:	ed93 7a03 	vldr	s14, [r3, #12]
 8002e36:	4b8f      	ldr	r3, [pc, #572]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e38:	edd3 6a02 	vldr	s13, [r3, #8]
 8002e3c:	4b8d      	ldr	r3, [pc, #564]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e3e:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8002e42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e4a:	4b8a      	ldr	r3, [pc, #552]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e4c:	edc3 7a03 	vstr	s15, [r3, #12]
 8002e50:	4b88      	ldr	r3, [pc, #544]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e52:	ed93 7a04 	vldr	s14, [r3, #16]
 8002e56:	4b87      	ldr	r3, [pc, #540]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e58:	edd3 7a05 	vldr	s15, [r3, #20]
 8002e5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e60:	4b84      	ldr	r3, [pc, #528]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e62:	edd3 6a06 	vldr	s13, [r3, #24]
 8002e66:	4b83      	ldr	r3, [pc, #524]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e68:	edd3 7a03 	vldr	s15, [r3, #12]
 8002e6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e74:	4b7f      	ldr	r3, [pc, #508]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e76:	edc3 7a05 	vstr	s15, [r3, #20]
 8002e7a:	4b7e      	ldr	r3, [pc, #504]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e7c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e80:	4b7c      	ldr	r3, [pc, #496]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e82:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8002e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e8a:	4b7a      	ldr	r3, [pc, #488]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e8c:	edc3 7a08 	vstr	s15, [r3, #32]
 8002e90:	4b78      	ldr	r3, [pc, #480]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e92:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e96:	4b77      	ldr	r3, [pc, #476]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002e98:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8002e9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ea0:	4b74      	ldr	r3, [pc, #464]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ea2:	edc3 7a07 	vstr	s15, [r3, #28]
 8002ea6:	4b73      	ldr	r3, [pc, #460]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ea8:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002eac:	4b71      	ldr	r3, [pc, #452]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002eae:	edd3 7a08 	vldr	s15, [r3, #32]
 8002eb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002eb6:	4b6f      	ldr	r3, [pc, #444]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002eb8:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 8002ebc:	4b6d      	ldr	r3, [pc, #436]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ebe:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ec2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ec6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eca:	4b6a      	ldr	r3, [pc, #424]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ecc:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8002ed0:	4b68      	ldr	r3, [pc, #416]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ed2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002ed6:	4b67      	ldr	r3, [pc, #412]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ed8:	edd3 7a07 	vldr	s15, [r3, #28]
 8002edc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ee0:	4b64      	ldr	r3, [pc, #400]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ee2:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 8002ee6:	4b63      	ldr	r3, [pc, #396]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ee8:	edd3 7a01 	vldr	s15, [r3, #4]
 8002eec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ef0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ef4:	4b5f      	ldr	r3, [pc, #380]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ef6:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 8002efa:	4b5e      	ldr	r3, [pc, #376]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002efc:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8002f00:	4b5c      	ldr	r3, [pc, #368]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f02:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002f06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f0a:	4b5a      	ldr	r3, [pc, #360]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f0c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 8002f10:	4b58      	ldr	r3, [pc, #352]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f12:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002f16:	4b57      	ldr	r3, [pc, #348]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f18:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002f1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f20:	4b54      	ldr	r3, [pc, #336]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f22:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002f26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f2a:	4b52      	ldr	r3, [pc, #328]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f2c:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 8002f30:	4b50      	ldr	r3, [pc, #320]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f32:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002f36:	4b4f      	ldr	r3, [pc, #316]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f38:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 8002f3c:	4b4d      	ldr	r3, [pc, #308]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f3e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002f42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f4a:	4b4a      	ldr	r3, [pc, #296]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f4c:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002f50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f54:	4b47      	ldr	r3, [pc, #284]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f56:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
 8002f5a:	4b46      	ldr	r3, [pc, #280]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f5c:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8002f60:	4b44      	ldr	r3, [pc, #272]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f62:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002f66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f6a:	4b42      	ldr	r3, [pc, #264]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f6c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 8002f70:	4b40      	ldr	r3, [pc, #256]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f72:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002f76:	4b3f      	ldr	r3, [pc, #252]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f78:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002f7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f80:	4b3c      	ldr	r3, [pc, #240]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f82:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002f86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f8a:	4b3a      	ldr	r3, [pc, #232]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f8c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
 8002f90:	4b38      	ldr	r3, [pc, #224]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f92:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002f96:	4b37      	ldr	r3, [pc, #220]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f98:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 8002f9c:	4b35      	ldr	r3, [pc, #212]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002f9e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002fa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fa6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002faa:	4b32      	ldr	r3, [pc, #200]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002fac:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002fb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fb4:	4b2f      	ldr	r3, [pc, #188]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002fb6:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
 8002fba:	4b2e      	ldr	r3, [pc, #184]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fbe:	4a2d      	ldr	r2, [pc, #180]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002fc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002fc6:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8002fca:	4b2a      	ldr	r3, [pc, #168]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002fcc:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002fd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002fd4:	4b27      	ldr	r3, [pc, #156]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002fd6:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8002fda:	4b26      	ldr	r3, [pc, #152]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002fdc:	edd3 7a02 	vldr	s15, [r3, #8]
 8002fe0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fe4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fe8:	4b22      	ldr	r3, [pc, #136]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002fea:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
 8002fee:	4b21      	ldr	r3, [pc, #132]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fd fad0 	bl	8000598 <__aeabi_f2d>
 8002ff8:	4604      	mov	r4, r0
 8002ffa:	460d      	mov	r5, r1
 8002ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8002ffe:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8003002:	4b1c      	ldr	r3, [pc, #112]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8003004:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 8003008:	4b1a      	ldr	r3, [pc, #104]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 800300a:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 800300e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003016:	ee17 0a90 	vmov	r0, s15
 800301a:	f7fd fabd 	bl	8000598 <__aeabi_f2d>
 800301e:	f04f 0200 	mov.w	r2, #0
 8003022:	4b16      	ldr	r3, [pc, #88]	@ (800307c <HAL_TIM_PeriodElapsedCallback+0x9dc>)
 8003024:	f7fd fb10 	bl	8000648 <__aeabi_dmul>
 8003028:	4602      	mov	r2, r0
 800302a:	460b      	mov	r3, r1
 800302c:	4620      	mov	r0, r4
 800302e:	4629      	mov	r1, r5
 8003030:	f7fd f954 	bl	80002dc <__adddf3>
 8003034:	4602      	mov	r2, r0
 8003036:	460b      	mov	r3, r1
 8003038:	4610      	mov	r0, r2
 800303a:	4619      	mov	r1, r3
 800303c:	f7fd fdfc 	bl	8000c38 <__aeabi_d2f>
 8003040:	4603      	mov	r3, r0
 8003042:	4a0c      	ldr	r2, [pc, #48]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8003044:	6353      	str	r3, [r2, #52]	@ 0x34
 8003046:	4b0b      	ldr	r3, [pc, #44]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8003048:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800304a:	4a0a      	ldr	r2, [pc, #40]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 800304c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003050:	4b08      	ldr	r3, [pc, #32]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8003052:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 8003056:	4b07      	ldr	r3, [pc, #28]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8003058:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800305c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003060:	4b04      	ldr	r3, [pc, #16]	@ (8003074 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8003062:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8003066:	e00b      	b.n	8003080 <HAL_TIM_PeriodElapsedCallback+0x9e0>
 8003068:	45903342 	.word	0x45903342
 800306c:	3fe279a7 	.word	0x3fe279a7
 8003070:	200066b8 	.word	0x200066b8
 8003074:	200066e4 	.word	0x200066e4
 8003078:	20006600 	.word	0x20006600
 800307c:	3fe00000 	.word	0x3fe00000
 8003080:	4bbb      	ldr	r3, [pc, #748]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8003082:	edd3 7a01 	vldr	s15, [r3, #4]
 8003086:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800308a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800308e:	4bb8      	ldr	r3, [pc, #736]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8003090:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
 8003094:	4bb6      	ldr	r3, [pc, #728]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8003096:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003098:	4618      	mov	r0, r3
 800309a:	f7fd fa7d 	bl	8000598 <__aeabi_f2d>
 800309e:	4604      	mov	r4, r0
 80030a0:	460d      	mov	r5, r1
 80030a2:	4bb3      	ldr	r3, [pc, #716]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80030a4:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 80030a8:	4bb1      	ldr	r3, [pc, #708]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80030aa:	edd3 6a1a 	vldr	s13, [r3, #104]	@ 0x68
 80030ae:	4bb0      	ldr	r3, [pc, #704]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80030b0:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 80030b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030bc:	ee17 0a90 	vmov	r0, s15
 80030c0:	f7fd fa6a 	bl	8000598 <__aeabi_f2d>
 80030c4:	f04f 0200 	mov.w	r2, #0
 80030c8:	4baa      	ldr	r3, [pc, #680]	@ (8003374 <HAL_TIM_PeriodElapsedCallback+0xcd4>)
 80030ca:	f7fd fabd 	bl	8000648 <__aeabi_dmul>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4620      	mov	r0, r4
 80030d4:	4629      	mov	r1, r5
 80030d6:	f7fd f901 	bl	80002dc <__adddf3>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4610      	mov	r0, r2
 80030e0:	4619      	mov	r1, r3
 80030e2:	f7fd fda9 	bl	8000c38 <__aeabi_d2f>
 80030e6:	4603      	mov	r3, r0
 80030e8:	4aa1      	ldr	r2, [pc, #644]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80030ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030ec:	4ba0      	ldr	r3, [pc, #640]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80030ee:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 80030f2:	4b9f      	ldr	r3, [pc, #636]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80030f4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80030f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030fc:	4b9c      	ldr	r3, [pc, #624]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80030fe:	edd3 6a1c 	vldr	s13, [r3, #112]	@ 0x70
 8003102:	4b9b      	ldr	r3, [pc, #620]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8003104:	edd3 7a02 	vldr	s15, [r3, #8]
 8003108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800310c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003110:	4b97      	ldr	r3, [pc, #604]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8003112:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
 8003116:	4b96      	ldr	r3, [pc, #600]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8003118:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 800311c:	4b94      	ldr	r3, [pc, #592]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 800311e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8003122:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003126:	4b92      	ldr	r3, [pc, #584]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8003128:	edd3 6a1c 	vldr	s13, [r3, #112]	@ 0x70
 800312c:	4b90      	ldr	r3, [pc, #576]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 800312e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003132:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003136:	ee77 7a67 	vsub.f32	s15, s14, s15
 800313a:	4b8d      	ldr	r3, [pc, #564]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 800313c:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
 8003140:	4b8b      	ldr	r3, [pc, #556]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8003142:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003144:	4618      	mov	r0, r3
 8003146:	f7fd fa27 	bl	8000598 <__aeabi_f2d>
 800314a:	4604      	mov	r4, r0
 800314c:	460d      	mov	r5, r1
 800314e:	4b88      	ldr	r3, [pc, #544]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8003150:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003152:	4618      	mov	r0, r3
 8003154:	f7fd fa20 	bl	8000598 <__aeabi_f2d>
 8003158:	4602      	mov	r2, r0
 800315a:	460b      	mov	r3, r1
 800315c:	ec43 2b11 	vmov	d1, r2, r3
 8003160:	ec45 4b10 	vmov	d0, r4, r5
 8003164:	f00b fbba 	bl	800e8dc <atan2>
 8003168:	ec53 2b10 	vmov	r2, r3, d0
 800316c:	4610      	mov	r0, r2
 800316e:	4619      	mov	r1, r3
 8003170:	f7fd fd62 	bl	8000c38 <__aeabi_d2f>
 8003174:	4603      	mov	r3, r0
 8003176:	4a7e      	ldr	r2, [pc, #504]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	4b7d      	ldr	r3, [pc, #500]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 800317c:	edd3 7a00 	vldr	s15, [r3]
 8003180:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003188:	d512      	bpl.n	80031b0 <HAL_TIM_PeriodElapsedCallback+0xb10>
 800318a:	4b79      	ldr	r3, [pc, #484]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f7fd fa02 	bl	8000598 <__aeabi_f2d>
 8003194:	a36e      	add	r3, pc, #440	@ (adr r3, 8003350 <HAL_TIM_PeriodElapsedCallback+0xcb0>)
 8003196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800319a:	f7fd f89f 	bl	80002dc <__adddf3>
 800319e:	4602      	mov	r2, r0
 80031a0:	460b      	mov	r3, r1
 80031a2:	4610      	mov	r0, r2
 80031a4:	4619      	mov	r1, r3
 80031a6:	f7fd fd47 	bl	8000c38 <__aeabi_d2f>
 80031aa:	4603      	mov	r3, r0
 80031ac:	4a70      	ldr	r2, [pc, #448]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80031ae:	6013      	str	r3, [r2, #0]

			speed1.IDsS = clarke1.Alpha;
 80031b0:	4b71      	ldr	r3, [pc, #452]	@ (8003378 <HAL_TIM_PeriodElapsedCallback+0xcd8>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	4a71      	ldr	r2, [pc, #452]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80031b6:	6093      	str	r3, [r2, #8]
			speed1.IQsS = clarke1.Beta;
 80031b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003378 <HAL_TIM_PeriodElapsedCallback+0xcd8>)
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	4a6f      	ldr	r2, [pc, #444]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80031be:	6013      	str	r3, [r2, #0]
			speed1.PsiDrS = flux1.PsiDrS;
 80031c0:	4b6b      	ldr	r3, [pc, #428]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80031c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031c4:	4a6d      	ldr	r2, [pc, #436]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80031c6:	6053      	str	r3, [r2, #4]
			speed1.PsiQrS = flux1.PsiQrS;
 80031c8:	4b69      	ldr	r3, [pc, #420]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80031ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031cc:	4a6b      	ldr	r2, [pc, #428]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80031ce:	60d3      	str	r3, [r2, #12]
			speed1.ThetaFlux = flux1.ThetaFlux*Oneby2PI;
 80031d0:	4b67      	ldr	r3, [pc, #412]	@ (8003370 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7fd f9df 	bl	8000598 <__aeabi_f2d>
 80031da:	a35f      	add	r3, pc, #380	@ (adr r3, 8003358 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80031dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e0:	f7fd fa32 	bl	8000648 <__aeabi_dmul>
 80031e4:	4602      	mov	r2, r0
 80031e6:	460b      	mov	r3, r1
 80031e8:	4610      	mov	r0, r2
 80031ea:	4619      	mov	r1, r3
 80031ec:	f7fd fd24 	bl	8000c38 <__aeabi_d2f>
 80031f0:	4603      	mov	r3, r0
 80031f2:	4a62      	ldr	r2, [pc, #392]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80031f4:	6193      	str	r3, [r2, #24]
			SPEEDEST_MACRO(speed1);
 80031f6:	4b61      	ldr	r3, [pc, #388]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80031f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80031fc:	4b5f      	ldr	r3, [pc, #380]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80031fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8003202:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003206:	4b5d      	ldr	r3, [pc, #372]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003208:	edd3 6a03 	vldr	s13, [r3, #12]
 800320c:	4b5b      	ldr	r3, [pc, #364]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 800320e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003212:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003216:	ee77 7a27 	vadd.f32	s15, s14, s15
 800321a:	4b58      	ldr	r3, [pc, #352]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 800321c:	edc3 7a05 	vstr	s15, [r3, #20]
 8003220:	4b56      	ldr	r3, [pc, #344]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003222:	ed93 7a04 	vldr	s14, [r3, #16]
 8003226:	4b55      	ldr	r3, [pc, #340]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003228:	edd3 6a01 	vldr	s13, [r3, #4]
 800322c:	4b53      	ldr	r3, [pc, #332]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 800322e:	edd3 7a00 	vldr	s15, [r3]
 8003232:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003236:	4b51      	ldr	r3, [pc, #324]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003238:	ed93 6a03 	vldr	s12, [r3, #12]
 800323c:	4b4f      	ldr	r3, [pc, #316]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 800323e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003242:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003246:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800324a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800324e:	4b4b      	ldr	r3, [pc, #300]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003250:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 8003254:	4b49      	ldr	r3, [pc, #292]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003256:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 800325a:	4b48      	ldr	r3, [pc, #288]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 800325c:	ed93 7a05 	vldr	s14, [r3, #20]
 8003260:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003264:	4b45      	ldr	r3, [pc, #276]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003266:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 800326a:	4b44      	ldr	r3, [pc, #272]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	4618      	mov	r0, r3
 8003270:	f7fd f992 	bl	8000598 <__aeabi_f2d>
 8003274:	2301      	movs	r3, #1
 8003276:	461c      	mov	r4, r3
 8003278:	a339      	add	r3, pc, #228	@ (adr r3, 8003360 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 800327a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327e:	f7fd fc55 	bl	8000b2c <__aeabi_dcmplt>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <HAL_TIM_PeriodElapsedCallback+0xbec>
 8003288:	2300      	movs	r3, #0
 800328a:	461c      	mov	r4, r3
 800328c:	b2e4      	uxtb	r4, r4
 800328e:	4b3b      	ldr	r3, [pc, #236]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fd f980 	bl	8000598 <__aeabi_f2d>
 8003298:	2301      	movs	r3, #1
 800329a:	461d      	mov	r5, r3
 800329c:	a332      	add	r3, pc, #200	@ (adr r3, 8003368 <HAL_TIM_PeriodElapsedCallback+0xcc8>)
 800329e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a2:	f7fd fc61 	bl	8000b68 <__aeabi_dcmpgt>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d101      	bne.n	80032b0 <HAL_TIM_PeriodElapsedCallback+0xc10>
 80032ac:	2300      	movs	r3, #0
 80032ae:	461d      	mov	r5, r3
 80032b0:	b2eb      	uxtb	r3, r5
 80032b2:	4023      	ands	r3, r4
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d010      	beq.n	80032dc <HAL_TIM_PeriodElapsedCallback+0xc3c>
 80032ba:	4b30      	ldr	r3, [pc, #192]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80032bc:	ed93 7a07 	vldr	s14, [r3, #28]
 80032c0:	4b2e      	ldr	r3, [pc, #184]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80032c2:	edd3 6a06 	vldr	s13, [r3, #24]
 80032c6:	4b2d      	ldr	r3, [pc, #180]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80032c8:	edd3 7a08 	vldr	s15, [r3, #32]
 80032cc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80032d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032d4:	4b29      	ldr	r3, [pc, #164]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80032d6:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
 80032da:	e003      	b.n	80032e4 <HAL_TIM_PeriodElapsedCallback+0xc44>
 80032dc:	4b27      	ldr	r3, [pc, #156]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80032de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e0:	4a26      	ldr	r2, [pc, #152]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80032e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80032e4:	4b25      	ldr	r3, [pc, #148]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80032e6:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80032ea:	4b24      	ldr	r3, [pc, #144]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80032ec:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80032f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032f4:	4b21      	ldr	r3, [pc, #132]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80032f6:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80032fa:	4b20      	ldr	r3, [pc, #128]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 80032fc:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003300:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003304:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003308:	4b1c      	ldr	r3, [pc, #112]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 800330a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 800330e:	4b1b      	ldr	r3, [pc, #108]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	4a1a      	ldr	r2, [pc, #104]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003314:	6213      	str	r3, [r2, #32]
 8003316:	4b19      	ldr	r3, [pc, #100]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003318:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800331c:	4b17      	ldr	r3, [pc, #92]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 800331e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003322:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003326:	4b15      	ldr	r3, [pc, #84]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003328:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 800332c:	4b13      	ldr	r3, [pc, #76]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 800332e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003332:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003336:	eef4 7ac7 	vcmpe.f32	s15, s14
 800333a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333e:	dd1f      	ble.n	8003380 <HAL_TIM_PeriodElapsedCallback+0xce0>
 8003340:	4b0e      	ldr	r3, [pc, #56]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8003342:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003346:	631a      	str	r2, [r3, #48]	@ 0x30
 8003348:	e02c      	b.n	80033a4 <HAL_TIM_PeriodElapsedCallback+0xd04>
 800334a:	bf00      	nop
 800334c:	f3af 8000 	nop.w
 8003350:	54442d11 	.word	0x54442d11
 8003354:	401921fb 	.word	0x401921fb
 8003358:	6725feed 	.word	0x6725feed
 800335c:	3fc45f30 	.word	0x3fc45f30
 8003360:	9999999a 	.word	0x9999999a
 8003364:	3fe99999 	.word	0x3fe99999
 8003368:	9999999a 	.word	0x9999999a
 800336c:	3fc99999 	.word	0x3fc99999
 8003370:	200066e4 	.word	0x200066e4
 8003374:	3fe00000 	.word	0x3fe00000
 8003378:	20006600 	.word	0x20006600
 800337c:	200001e4 	.word	0x200001e4
 8003380:	4ba9      	ldr	r3, [pc, #676]	@ (8003628 <HAL_TIM_PeriodElapsedCallback+0xf88>)
 8003382:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003386:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800338a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800338e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003392:	d503      	bpl.n	800339c <HAL_TIM_PeriodElapsedCallback+0xcfc>
 8003394:	4ba4      	ldr	r3, [pc, #656]	@ (8003628 <HAL_TIM_PeriodElapsedCallback+0xf88>)
 8003396:	4aa5      	ldr	r2, [pc, #660]	@ (800362c <HAL_TIM_PeriodElapsedCallback+0xf8c>)
 8003398:	631a      	str	r2, [r3, #48]	@ 0x30
 800339a:	e003      	b.n	80033a4 <HAL_TIM_PeriodElapsedCallback+0xd04>
 800339c:	4ba2      	ldr	r3, [pc, #648]	@ (8003628 <HAL_TIM_PeriodElapsedCallback+0xf88>)
 800339e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a0:	4aa1      	ldr	r2, [pc, #644]	@ (8003628 <HAL_TIM_PeriodElapsedCallback+0xf88>)
 80033a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80033a4:	4ba0      	ldr	r3, [pc, #640]	@ (8003628 <HAL_TIM_PeriodElapsedCallback+0xf88>)
 80033a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a8:	ee07 3a90 	vmov	s15, r3
 80033ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033b0:	4b9d      	ldr	r3, [pc, #628]	@ (8003628 <HAL_TIM_PeriodElapsedCallback+0xf88>)
 80033b2:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80033b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033be:	ee17 2a90 	vmov	r2, s15
 80033c2:	4b99      	ldr	r3, [pc, #612]	@ (8003628 <HAL_TIM_PeriodElapsedCallback+0xf88>)
 80033c4:	639a      	str	r2, [r3, #56]	@ 0x38

			// define inputs for Space vector Generation
			svgen1.Ualpha = ipark1.Alpha;
 80033c6:	4b9a      	ldr	r3, [pc, #616]	@ (8003630 <HAL_TIM_PeriodElapsedCallback+0xf90>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a9a      	ldr	r2, [pc, #616]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80033cc:	6013      	str	r3, [r2, #0]
			svgen1.Ubeta  = ipark1.Beta;
 80033ce:	4b98      	ldr	r3, [pc, #608]	@ (8003630 <HAL_TIM_PeriodElapsedCallback+0xf90>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	4a98      	ldr	r2, [pc, #608]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80033d4:	6053      	str	r3, [r2, #4]
			svgen2.Ualpha = ipark2.Alpha;
 80033d6:	4b98      	ldr	r3, [pc, #608]	@ (8003638 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a98      	ldr	r2, [pc, #608]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 80033dc:	6013      	str	r3, [r2, #0]
			svgen2.Ubeta  = ipark2.Beta;
 80033de:	4b96      	ldr	r3, [pc, #600]	@ (8003638 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	4a96      	ldr	r2, [pc, #600]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 80033e4:	6053      	str	r3, [r2, #4]


			SVGENDQ_MACRO(svgen1);
 80033e6:	4b93      	ldr	r3, [pc, #588]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	4a92      	ldr	r2, [pc, #584]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80033ec:	6153      	str	r3, [r2, #20]
 80033ee:	4b91      	ldr	r3, [pc, #580]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80033f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80033f4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80033f8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80033fc:	ee16 0a90 	vmov	r0, s13
 8003400:	f7fd f8ca 	bl	8000598 <__aeabi_f2d>
 8003404:	4604      	mov	r4, r0
 8003406:	460d      	mov	r5, r1
 8003408:	4b8a      	ldr	r3, [pc, #552]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4618      	mov	r0, r3
 800340e:	f7fd f8c3 	bl	8000598 <__aeabi_f2d>
 8003412:	a383      	add	r3, pc, #524	@ (adr r3, 8003620 <HAL_TIM_PeriodElapsedCallback+0xf80>)
 8003414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003418:	f7fd f916 	bl	8000648 <__aeabi_dmul>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	4620      	mov	r0, r4
 8003422:	4629      	mov	r1, r5
 8003424:	f7fc ff5a 	bl	80002dc <__adddf3>
 8003428:	4602      	mov	r2, r0
 800342a:	460b      	mov	r3, r1
 800342c:	4610      	mov	r0, r2
 800342e:	4619      	mov	r1, r3
 8003430:	f7fd fc02 	bl	8000c38 <__aeabi_d2f>
 8003434:	4603      	mov	r3, r0
 8003436:	4a7f      	ldr	r2, [pc, #508]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003438:	6193      	str	r3, [r2, #24]
 800343a:	4b7e      	ldr	r3, [pc, #504]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800343c:	ed93 7a06 	vldr	s14, [r3, #24]
 8003440:	4b7c      	ldr	r3, [pc, #496]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003442:	edd3 7a05 	vldr	s15, [r3, #20]
 8003446:	ee77 7a67 	vsub.f32	s15, s14, s15
 800344a:	4b7a      	ldr	r3, [pc, #488]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800344c:	edc3 7a07 	vstr	s15, [r3, #28]
 8003450:	4b78      	ldr	r3, [pc, #480]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003452:	2203      	movs	r2, #3
 8003454:	841a      	strh	r2, [r3, #32]
 8003456:	4b77      	ldr	r3, [pc, #476]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003458:	edd3 7a06 	vldr	s15, [r3, #24]
 800345c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003464:	dd04      	ble.n	8003470 <HAL_TIM_PeriodElapsedCallback+0xdd0>
 8003466:	4b73      	ldr	r3, [pc, #460]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003468:	8c1b      	ldrh	r3, [r3, #32]
 800346a:	3b01      	subs	r3, #1
 800346c:	b29b      	uxth	r3, r3
 800346e:	e001      	b.n	8003474 <HAL_TIM_PeriodElapsedCallback+0xdd4>
 8003470:	4b70      	ldr	r3, [pc, #448]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003472:	8c1b      	ldrh	r3, [r3, #32]
 8003474:	4a6f      	ldr	r2, [pc, #444]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003476:	8413      	strh	r3, [r2, #32]
 8003478:	4b6e      	ldr	r3, [pc, #440]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800347a:	edd3 7a07 	vldr	s15, [r3, #28]
 800347e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003486:	dd04      	ble.n	8003492 <HAL_TIM_PeriodElapsedCallback+0xdf2>
 8003488:	4b6a      	ldr	r3, [pc, #424]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800348a:	8c1b      	ldrh	r3, [r3, #32]
 800348c:	3b01      	subs	r3, #1
 800348e:	b29b      	uxth	r3, r3
 8003490:	e001      	b.n	8003496 <HAL_TIM_PeriodElapsedCallback+0xdf6>
 8003492:	4b68      	ldr	r3, [pc, #416]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003494:	8c1b      	ldrh	r3, [r3, #32]
 8003496:	4a67      	ldr	r2, [pc, #412]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003498:	8413      	strh	r3, [r2, #32]
 800349a:	4b66      	ldr	r3, [pc, #408]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800349c:	edd3 7a05 	vldr	s15, [r3, #20]
 80034a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a8:	d505      	bpl.n	80034b6 <HAL_TIM_PeriodElapsedCallback+0xe16>
 80034aa:	4b62      	ldr	r3, [pc, #392]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034ac:	8c1b      	ldrh	r3, [r3, #32]
 80034ae:	f1c3 0307 	rsb	r3, r3, #7
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	e001      	b.n	80034ba <HAL_TIM_PeriodElapsedCallback+0xe1a>
 80034b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034b8:	8c1b      	ldrh	r3, [r3, #32]
 80034ba:	4a5e      	ldr	r2, [pc, #376]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034bc:	8413      	strh	r3, [r2, #32]
 80034be:	4b5d      	ldr	r3, [pc, #372]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034c0:	8c1b      	ldrh	r3, [r3, #32]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d003      	beq.n	80034ce <HAL_TIM_PeriodElapsedCallback+0xe2e>
 80034c6:	4b5b      	ldr	r3, [pc, #364]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034c8:	8c1b      	ldrh	r3, [r3, #32]
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d117      	bne.n	80034fe <HAL_TIM_PeriodElapsedCallback+0xe5e>
 80034ce:	4b59      	ldr	r3, [pc, #356]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034d0:	699b      	ldr	r3, [r3, #24]
 80034d2:	4a58      	ldr	r2, [pc, #352]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034d4:	6093      	str	r3, [r2, #8]
 80034d6:	4b57      	ldr	r3, [pc, #348]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034d8:	ed93 7a05 	vldr	s14, [r3, #20]
 80034dc:	4b55      	ldr	r3, [pc, #340]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034de:	edd3 7a07 	vldr	s15, [r3, #28]
 80034e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034e6:	4b53      	ldr	r3, [pc, #332]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034e8:	edc3 7a03 	vstr	s15, [r3, #12]
 80034ec:	4b51      	ldr	r3, [pc, #324]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034ee:	edd3 7a06 	vldr	s15, [r3, #24]
 80034f2:	eef1 7a67 	vneg.f32	s15, s15
 80034f6:	4b4f      	ldr	r3, [pc, #316]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 80034f8:	edc3 7a04 	vstr	s15, [r3, #16]
 80034fc:	e038      	b.n	8003570 <HAL_TIM_PeriodElapsedCallback+0xed0>
 80034fe:	4b4d      	ldr	r3, [pc, #308]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003500:	8c1b      	ldrh	r3, [r3, #32]
 8003502:	2b02      	cmp	r3, #2
 8003504:	d003      	beq.n	800350e <HAL_TIM_PeriodElapsedCallback+0xe6e>
 8003506:	4b4b      	ldr	r3, [pc, #300]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003508:	8c1b      	ldrh	r3, [r3, #32]
 800350a:	2b05      	cmp	r3, #5
 800350c:	d117      	bne.n	800353e <HAL_TIM_PeriodElapsedCallback+0xe9e>
 800350e:	4b49      	ldr	r3, [pc, #292]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003510:	ed93 7a07 	vldr	s14, [r3, #28]
 8003514:	4b47      	ldr	r3, [pc, #284]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003516:	edd3 7a06 	vldr	s15, [r3, #24]
 800351a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800351e:	4b45      	ldr	r3, [pc, #276]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003520:	edc3 7a02 	vstr	s15, [r3, #8]
 8003524:	4b43      	ldr	r3, [pc, #268]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	4a42      	ldr	r2, [pc, #264]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800352a:	60d3      	str	r3, [r2, #12]
 800352c:	4b41      	ldr	r3, [pc, #260]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800352e:	edd3 7a05 	vldr	s15, [r3, #20]
 8003532:	eef1 7a67 	vneg.f32	s15, s15
 8003536:	4b3f      	ldr	r3, [pc, #252]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003538:	edc3 7a04 	vstr	s15, [r3, #16]
 800353c:	e018      	b.n	8003570 <HAL_TIM_PeriodElapsedCallback+0xed0>
 800353e:	4b3d      	ldr	r3, [pc, #244]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003540:	69db      	ldr	r3, [r3, #28]
 8003542:	4a3c      	ldr	r2, [pc, #240]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003544:	6093      	str	r3, [r2, #8]
 8003546:	4b3b      	ldr	r3, [pc, #236]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003548:	edd3 7a07 	vldr	s15, [r3, #28]
 800354c:	eef1 7a67 	vneg.f32	s15, s15
 8003550:	4b38      	ldr	r3, [pc, #224]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003552:	edc3 7a03 	vstr	s15, [r3, #12]
 8003556:	4b37      	ldr	r3, [pc, #220]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8003558:	ed93 7a05 	vldr	s14, [r3, #20]
 800355c:	4b35      	ldr	r3, [pc, #212]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800355e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003562:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003566:	eef1 7a67 	vneg.f32	s15, s15
 800356a:	4b32      	ldr	r3, [pc, #200]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800356c:	edc3 7a04 	vstr	s15, [r3, #16]
			SVGENDQ_MACRO(svgen2);
 8003570:	4b32      	ldr	r3, [pc, #200]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	4a31      	ldr	r2, [pc, #196]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 8003576:	6153      	str	r3, [r2, #20]
 8003578:	4b30      	ldr	r3, [pc, #192]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 800357a:	edd3 7a01 	vldr	s15, [r3, #4]
 800357e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8003582:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003586:	ee16 0a90 	vmov	r0, s13
 800358a:	f7fd f805 	bl	8000598 <__aeabi_f2d>
 800358e:	4604      	mov	r4, r0
 8003590:	460d      	mov	r5, r1
 8003592:	4b2a      	ldr	r3, [pc, #168]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4618      	mov	r0, r3
 8003598:	f7fc fffe 	bl	8000598 <__aeabi_f2d>
 800359c:	a320      	add	r3, pc, #128	@ (adr r3, 8003620 <HAL_TIM_PeriodElapsedCallback+0xf80>)
 800359e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a2:	f7fd f851 	bl	8000648 <__aeabi_dmul>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	4620      	mov	r0, r4
 80035ac:	4629      	mov	r1, r5
 80035ae:	f7fc fe95 	bl	80002dc <__adddf3>
 80035b2:	4602      	mov	r2, r0
 80035b4:	460b      	mov	r3, r1
 80035b6:	4610      	mov	r0, r2
 80035b8:	4619      	mov	r1, r3
 80035ba:	f7fd fb3d 	bl	8000c38 <__aeabi_d2f>
 80035be:	4603      	mov	r3, r0
 80035c0:	4a1e      	ldr	r2, [pc, #120]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 80035c2:	6193      	str	r3, [r2, #24]
 80035c4:	4b1d      	ldr	r3, [pc, #116]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 80035c6:	ed93 7a06 	vldr	s14, [r3, #24]
 80035ca:	4b1c      	ldr	r3, [pc, #112]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 80035cc:	edd3 7a05 	vldr	s15, [r3, #20]
 80035d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035d4:	4b19      	ldr	r3, [pc, #100]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 80035d6:	edc3 7a07 	vstr	s15, [r3, #28]
 80035da:	4b18      	ldr	r3, [pc, #96]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 80035dc:	2203      	movs	r2, #3
 80035de:	841a      	strh	r2, [r3, #32]
 80035e0:	4b16      	ldr	r3, [pc, #88]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 80035e2:	edd3 7a06 	vldr	s15, [r3, #24]
 80035e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ee:	dd04      	ble.n	80035fa <HAL_TIM_PeriodElapsedCallback+0xf5a>
 80035f0:	4b12      	ldr	r3, [pc, #72]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 80035f2:	8c1b      	ldrh	r3, [r3, #32]
 80035f4:	3b01      	subs	r3, #1
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	e001      	b.n	80035fe <HAL_TIM_PeriodElapsedCallback+0xf5e>
 80035fa:	4b10      	ldr	r3, [pc, #64]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 80035fc:	8c1b      	ldrh	r3, [r3, #32]
 80035fe:	4a0f      	ldr	r2, [pc, #60]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 8003600:	8413      	strh	r3, [r2, #32]
 8003602:	4b0e      	ldr	r3, [pc, #56]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 8003604:	edd3 7a07 	vldr	s15, [r3, #28]
 8003608:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800360c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003610:	dd16      	ble.n	8003640 <HAL_TIM_PeriodElapsedCallback+0xfa0>
 8003612:	4b0a      	ldr	r3, [pc, #40]	@ (800363c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 8003614:	8c1b      	ldrh	r3, [r3, #32]
 8003616:	3b01      	subs	r3, #1
 8003618:	b29b      	uxth	r3, r3
 800361a:	e013      	b.n	8003644 <HAL_TIM_PeriodElapsedCallback+0xfa4>
 800361c:	f3af 8000 	nop.w
 8003620:	a1cac083 	.word	0xa1cac083
 8003624:	3febb645 	.word	0x3febb645
 8003628:	200001e4 	.word	0x200001e4
 800362c:	bf800000 	.word	0xbf800000
 8003630:	20006614 	.word	0x20006614
 8003634:	2000664c 	.word	0x2000664c
 8003638:	20006630 	.word	0x20006630
 800363c:	20006670 	.word	0x20006670
 8003640:	4ba1      	ldr	r3, [pc, #644]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003642:	8c1b      	ldrh	r3, [r3, #32]
 8003644:	4aa0      	ldr	r2, [pc, #640]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003646:	8413      	strh	r3, [r2, #32]
 8003648:	4b9f      	ldr	r3, [pc, #636]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 800364a:	edd3 7a05 	vldr	s15, [r3, #20]
 800364e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003656:	d505      	bpl.n	8003664 <HAL_TIM_PeriodElapsedCallback+0xfc4>
 8003658:	4b9b      	ldr	r3, [pc, #620]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 800365a:	8c1b      	ldrh	r3, [r3, #32]
 800365c:	f1c3 0307 	rsb	r3, r3, #7
 8003660:	b29b      	uxth	r3, r3
 8003662:	e001      	b.n	8003668 <HAL_TIM_PeriodElapsedCallback+0xfc8>
 8003664:	4b98      	ldr	r3, [pc, #608]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003666:	8c1b      	ldrh	r3, [r3, #32]
 8003668:	4a97      	ldr	r2, [pc, #604]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 800366a:	8413      	strh	r3, [r2, #32]
 800366c:	4b96      	ldr	r3, [pc, #600]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 800366e:	8c1b      	ldrh	r3, [r3, #32]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d003      	beq.n	800367c <HAL_TIM_PeriodElapsedCallback+0xfdc>
 8003674:	4b94      	ldr	r3, [pc, #592]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003676:	8c1b      	ldrh	r3, [r3, #32]
 8003678:	2b04      	cmp	r3, #4
 800367a:	d117      	bne.n	80036ac <HAL_TIM_PeriodElapsedCallback+0x100c>
 800367c:	4b92      	ldr	r3, [pc, #584]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	4a91      	ldr	r2, [pc, #580]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003682:	6093      	str	r3, [r2, #8]
 8003684:	4b90      	ldr	r3, [pc, #576]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003686:	ed93 7a05 	vldr	s14, [r3, #20]
 800368a:	4b8f      	ldr	r3, [pc, #572]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 800368c:	edd3 7a07 	vldr	s15, [r3, #28]
 8003690:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003694:	4b8c      	ldr	r3, [pc, #560]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003696:	edc3 7a03 	vstr	s15, [r3, #12]
 800369a:	4b8b      	ldr	r3, [pc, #556]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 800369c:	edd3 7a06 	vldr	s15, [r3, #24]
 80036a0:	eef1 7a67 	vneg.f32	s15, s15
 80036a4:	4b88      	ldr	r3, [pc, #544]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036a6:	edc3 7a04 	vstr	s15, [r3, #16]
 80036aa:	e038      	b.n	800371e <HAL_TIM_PeriodElapsedCallback+0x107e>
 80036ac:	4b86      	ldr	r3, [pc, #536]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036ae:	8c1b      	ldrh	r3, [r3, #32]
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d003      	beq.n	80036bc <HAL_TIM_PeriodElapsedCallback+0x101c>
 80036b4:	4b84      	ldr	r3, [pc, #528]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036b6:	8c1b      	ldrh	r3, [r3, #32]
 80036b8:	2b05      	cmp	r3, #5
 80036ba:	d117      	bne.n	80036ec <HAL_TIM_PeriodElapsedCallback+0x104c>
 80036bc:	4b82      	ldr	r3, [pc, #520]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036be:	ed93 7a07 	vldr	s14, [r3, #28]
 80036c2:	4b81      	ldr	r3, [pc, #516]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036c4:	edd3 7a06 	vldr	s15, [r3, #24]
 80036c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036cc:	4b7e      	ldr	r3, [pc, #504]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036ce:	edc3 7a02 	vstr	s15, [r3, #8]
 80036d2:	4b7d      	ldr	r3, [pc, #500]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	4a7c      	ldr	r2, [pc, #496]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036d8:	60d3      	str	r3, [r2, #12]
 80036da:	4b7b      	ldr	r3, [pc, #492]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036dc:	edd3 7a05 	vldr	s15, [r3, #20]
 80036e0:	eef1 7a67 	vneg.f32	s15, s15
 80036e4:	4b78      	ldr	r3, [pc, #480]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036e6:	edc3 7a04 	vstr	s15, [r3, #16]
 80036ea:	e018      	b.n	800371e <HAL_TIM_PeriodElapsedCallback+0x107e>
 80036ec:	4b76      	ldr	r3, [pc, #472]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	4a75      	ldr	r2, [pc, #468]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036f2:	6093      	str	r3, [r2, #8]
 80036f4:	4b74      	ldr	r3, [pc, #464]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 80036f6:	edd3 7a07 	vldr	s15, [r3, #28]
 80036fa:	eef1 7a67 	vneg.f32	s15, s15
 80036fe:	4b72      	ldr	r3, [pc, #456]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003700:	edc3 7a03 	vstr	s15, [r3, #12]
 8003704:	4b70      	ldr	r3, [pc, #448]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003706:	ed93 7a05 	vldr	s14, [r3, #20]
 800370a:	4b6f      	ldr	r3, [pc, #444]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 800370c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003710:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003714:	eef1 7a67 	vneg.f32	s15, s15
 8003718:	4b6b      	ldr	r3, [pc, #428]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 800371a:	edc3 7a04 	vstr	s15, [r3, #16]
	        }

        #endif


		 if( dLogFloat.count == FBUFF_SIZE-1 )
 800371e:	4b6b      	ldr	r3, [pc, #428]	@ (80038cc <HAL_TIM_PeriodElapsedCallback+0x122c>)
 8003720:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8003722:	b21b      	sxth	r3, r3
 8003724:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003728:	4293      	cmp	r3, r2
 800372a:	d108      	bne.n	800373e <HAL_TIM_PeriodElapsedCallback+0x109e>
			{
				dLogFloat.status=0;
 800372c:	4b67      	ldr	r3, [pc, #412]	@ (80038cc <HAL_TIM_PeriodElapsedCallback+0x122c>)
 800372e:	2200      	movs	r2, #0
 8003730:	851a      	strh	r2, [r3, #40]	@ 0x28
				dLogFloat.count=0;
 8003732:	4b66      	ldr	r3, [pc, #408]	@ (80038cc <HAL_TIM_PeriodElapsedCallback+0x122c>)
 8003734:	2200      	movs	r2, #0
 8003736:	861a      	strh	r2, [r3, #48]	@ 0x30
				print_log=1;
 8003738:	4b65      	ldr	r3, [pc, #404]	@ (80038d0 <HAL_TIM_PeriodElapsedCallback+0x1230>)
 800373a:	2201      	movs	r2, #1
 800373c:	801a      	strh	r2, [r3, #0]
			}
			DATA_LOG_4CH_FLOAT_run(&dLogFloat);
 800373e:	4863      	ldr	r0, [pc, #396]	@ (80038cc <HAL_TIM_PeriodElapsedCallback+0x122c>)
 8003740:	f7fd fd0d 	bl	800115e <DATA_LOG_4CH_FLOAT_run>

	}

	if (htim==&htim1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a63      	ldr	r2, [pc, #396]	@ (80038d4 <HAL_TIM_PeriodElapsedCallback+0x1234>)
 8003748:	4293      	cmp	r3, r2
 800374a:	f040 80b9 	bne.w	80038c0 <HAL_TIM_PeriodElapsedCallback+0x1220>
	{
		pwm_cnt++;
 800374e:	4b62      	ldr	r3, [pc, #392]	@ (80038d8 <HAL_TIM_PeriodElapsedCallback+0x1238>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	3301      	adds	r3, #1
 8003754:	4a60      	ldr	r2, [pc, #384]	@ (80038d8 <HAL_TIM_PeriodElapsedCallback+0x1238>)
 8003756:	6013      	str	r3, [r2, #0]

		if (Enable == 1)
 8003758:	4b60      	ldr	r3, [pc, #384]	@ (80038dc <HAL_TIM_PeriodElapsedCallback+0x123c>)
 800375a:	881b      	ldrh	r3, [r3, #0]
 800375c:	2b01      	cmp	r3, #1
 800375e:	f040 8091 	bne.w	8003884 <HAL_TIM_PeriodElapsedCallback+0x11e4>
		{

			A1_INT = (float)(ADC2_buffer[0]);
 8003762:	4b5f      	ldr	r3, [pc, #380]	@ (80038e0 <HAL_TIM_PeriodElapsedCallback+0x1240>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	ee07 3a90 	vmov	s15, r3
 800376a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800376e:	4b5d      	ldr	r3, [pc, #372]	@ (80038e4 <HAL_TIM_PeriodElapsedCallback+0x1244>)
 8003770:	edc3 7a00 	vstr	s15, [r3]
			B1_INT = (float)(ADC2_buffer[1]);
 8003774:	4b5a      	ldr	r3, [pc, #360]	@ (80038e0 <HAL_TIM_PeriodElapsedCallback+0x1240>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	ee07 3a90 	vmov	s15, r3
 800377c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003780:	4b59      	ldr	r3, [pc, #356]	@ (80038e8 <HAL_TIM_PeriodElapsedCallback+0x1248>)
 8003782:	edc3 7a00 	vstr	s15, [r3]
			A2_INT = (float)(ADC2_buffer[2]);
 8003786:	4b56      	ldr	r3, [pc, #344]	@ (80038e0 <HAL_TIM_PeriodElapsedCallback+0x1240>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	ee07 3a90 	vmov	s15, r3
 800378e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003792:	4b56      	ldr	r3, [pc, #344]	@ (80038ec <HAL_TIM_PeriodElapsedCallback+0x124c>)
 8003794:	edc3 7a00 	vstr	s15, [r3]
			B2_INT = (float)(ADC2_buffer[3]);
 8003798:	4b51      	ldr	r3, [pc, #324]	@ (80038e0 <HAL_TIM_PeriodElapsedCallback+0x1240>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	ee07 3a90 	vmov	s15, r3
 80037a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037a4:	4b52      	ldr	r3, [pc, #328]	@ (80038f0 <HAL_TIM_PeriodElapsedCallback+0x1250>)
 80037a6:	edc3 7a00 	vstr	s15, [r3]

			//PWM_start();

			#if (MODE == MODE_1 || MODE == MODE_3 )      // Double Space Vector Modulation

			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,((HALF_TBPRD_PWM*svgen1.Ta)+HALF_TBPRD_PWM));
 80037aa:	4b52      	ldr	r3, [pc, #328]	@ (80038f4 <HAL_TIM_PeriodElapsedCallback+0x1254>)
 80037ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80037b0:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 80037b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037b8:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 80037bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037c0:	4b44      	ldr	r3, [pc, #272]	@ (80038d4 <HAL_TIM_PeriodElapsedCallback+0x1234>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037c8:	ee17 2a90 	vmov	r2, s15
 80037cc:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,((HALF_TBPRD_PWM*svgen1.Tb)+HALF_TBPRD_PWM));
 80037ce:	4b49      	ldr	r3, [pc, #292]	@ (80038f4 <HAL_TIM_PeriodElapsedCallback+0x1254>)
 80037d0:	edd3 7a03 	vldr	s15, [r3, #12]
 80037d4:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 80037d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037dc:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 80037e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037e4:	4b3b      	ldr	r3, [pc, #236]	@ (80038d4 <HAL_TIM_PeriodElapsedCallback+0x1234>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037ec:	ee17 2a90 	vmov	r2, s15
 80037f0:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,((HALF_TBPRD_PWM*svgen1.Tc)+HALF_TBPRD_PWM));
 80037f2:	4b40      	ldr	r3, [pc, #256]	@ (80038f4 <HAL_TIM_PeriodElapsedCallback+0x1254>)
 80037f4:	edd3 7a04 	vldr	s15, [r3, #16]
 80037f8:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 80037fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003800:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 8003804:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003808:	4b32      	ldr	r3, [pc, #200]	@ (80038d4 <HAL_TIM_PeriodElapsedCallback+0x1234>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003810:	ee17 2a90 	vmov	r2, s15
 8003814:	63da      	str	r2, [r3, #60]	@ 0x3c

			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_1,((HALF_TBPRD_PWM*svgen2.Ta)+HALF_TBPRD_PWM));
 8003816:	4b2c      	ldr	r3, [pc, #176]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003818:	edd3 7a02 	vldr	s15, [r3, #8]
 800381c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 8003820:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003824:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 8003828:	ee77 7a87 	vadd.f32	s15, s15, s14
 800382c:	4b33      	ldr	r3, [pc, #204]	@ (80038fc <HAL_TIM_PeriodElapsedCallback+0x125c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003834:	ee17 2a90 	vmov	r2, s15
 8003838:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_2,((HALF_TBPRD_PWM*svgen2.Tb)+HALF_TBPRD_PWM));
 800383a:	4b23      	ldr	r3, [pc, #140]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 800383c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003840:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 8003844:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003848:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 800384c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003850:	4b2a      	ldr	r3, [pc, #168]	@ (80038fc <HAL_TIM_PeriodElapsedCallback+0x125c>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003858:	ee17 2a90 	vmov	r2, s15
 800385c:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_3,((HALF_TBPRD_PWM*svgen2.Tc)+HALF_TBPRD_PWM));
 800385e:	4b1a      	ldr	r3, [pc, #104]	@ (80038c8 <HAL_TIM_PeriodElapsedCallback+0x1228>)
 8003860:	edd3 7a04 	vldr	s15, [r3, #16]
 8003864:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 8003868:	ee67 7a87 	vmul.f32	s15, s15, s14
 800386c:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80038f8 <HAL_TIM_PeriodElapsedCallback+0x1258>
 8003870:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003874:	4b21      	ldr	r3, [pc, #132]	@ (80038fc <HAL_TIM_PeriodElapsedCallback+0x125c>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800387c:	ee17 2a90 	vmov	r2, s15
 8003880:	63da      	str	r2, [r3, #60]	@ 0x3c

		}


		}
}
 8003882:	e01d      	b.n	80038c0 <HAL_TIM_PeriodElapsedCallback+0x1220>
			Reset_Controllers();
 8003884:	f7fe fd20 	bl	80022c8 <Reset_Controllers>
			rc1.SetpointValue = 0;
 8003888:	4b1d      	ldr	r3, [pc, #116]	@ (8003900 <HAL_TIM_PeriodElapsedCallback+0x1260>)
 800388a:	f04f 0200 	mov.w	r2, #0
 800388e:	615a      	str	r2, [r3, #20]
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0.0*TBPRD_PWM);
 8003890:	4b10      	ldr	r3, [pc, #64]	@ (80038d4 <HAL_TIM_PeriodElapsedCallback+0x1234>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2200      	movs	r2, #0
 8003896:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0.0*TBPRD_PWM);
 8003898:	4b0e      	ldr	r3, [pc, #56]	@ (80038d4 <HAL_TIM_PeriodElapsedCallback+0x1234>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2200      	movs	r2, #0
 800389e:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0.0*TBPRD_PWM);
 80038a0:	4b0c      	ldr	r3, [pc, #48]	@ (80038d4 <HAL_TIM_PeriodElapsedCallback+0x1234>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2200      	movs	r2, #0
 80038a6:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_1,0.0*TBPRD_PWM);
 80038a8:	4b14      	ldr	r3, [pc, #80]	@ (80038fc <HAL_TIM_PeriodElapsedCallback+0x125c>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2200      	movs	r2, #0
 80038ae:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_2,0.0*TBPRD_PWM);
 80038b0:	4b12      	ldr	r3, [pc, #72]	@ (80038fc <HAL_TIM_PeriodElapsedCallback+0x125c>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2200      	movs	r2, #0
 80038b6:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_3,0.0*TBPRD_PWM);
 80038b8:	4b10      	ldr	r3, [pc, #64]	@ (80038fc <HAL_TIM_PeriodElapsedCallback+0x125c>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2200      	movs	r2, #0
 80038be:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80038c0:	bf00      	nop
 80038c2:	3708      	adds	r7, #8
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bdb0      	pop	{r4, r5, r7, pc}
 80038c8:	20006670 	.word	0x20006670
 80038cc:	200007bc 	.word	0x200007bc
 80038d0:	200065b2 	.word	0x200065b2
 80038d4:	200005b0 	.word	0x200005b0
 80038d8:	2000001c 	.word	0x2000001c
 80038dc:	200065b4 	.word	0x200065b4
 80038e0:	20000774 	.word	0x20000774
 80038e4:	200065c0 	.word	0x200065c0
 80038e8:	200065c4 	.word	0x200065c4
 80038ec:	200065c8 	.word	0x200065c8
 80038f0:	200065cc 	.word	0x200065cc
 80038f4:	2000664c 	.word	0x2000664c
 80038f8:	46260400 	.word	0x46260400
 80038fc:	20000648 	.word	0x20000648
 8003900:	20000040 	.word	0x20000040

08003904 <UARTCommands>:


void UARTCommands()
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
	if (HAL_UART_Receive(&huart2, &received, sizeof(received), 10/*HAL_MAX_DELAY*/) == HAL_OK)
 8003908:	230a      	movs	r3, #10
 800390a:	2201      	movs	r2, #1
 800390c:	492b      	ldr	r1, [pc, #172]	@ (80039bc <UARTCommands+0xb8>)
 800390e:	482c      	ldr	r0, [pc, #176]	@ (80039c0 <UARTCommands+0xbc>)
 8003910:	f005 fd97 	bl	8009442 <HAL_UART_Receive>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d14e      	bne.n	80039b8 <UARTCommands+0xb4>
		  {
			  HAL_UART_Transmit(&huart2,&received,sizeof(received),10/*HAL_MAX_DELAY*/);
 800391a:	230a      	movs	r3, #10
 800391c:	2201      	movs	r2, #1
 800391e:	4927      	ldr	r1, [pc, #156]	@ (80039bc <UARTCommands+0xb8>)
 8003920:	4827      	ldr	r0, [pc, #156]	@ (80039c0 <UARTCommands+0xbc>)
 8003922:	f005 fd00 	bl	8009326 <HAL_UART_Transmit>
		  if(received==43){
 8003926:	4b25      	ldr	r3, [pc, #148]	@ (80039bc <UARTCommands+0xb8>)
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b2b      	cmp	r3, #43	@ 0x2b
 800392c:	d10c      	bne.n	8003948 <UARTCommands+0x44>
			  if(duty<2120) duty+=20;
 800392e:	4b25      	ldr	r3, [pc, #148]	@ (80039c4 <UARTCommands+0xc0>)
 8003930:	881b      	ldrh	r3, [r3, #0]
 8003932:	f640 0247 	movw	r2, #2119	@ 0x847
 8003936:	4293      	cmp	r3, r2
 8003938:	d814      	bhi.n	8003964 <UARTCommands+0x60>
 800393a:	4b22      	ldr	r3, [pc, #136]	@ (80039c4 <UARTCommands+0xc0>)
 800393c:	881b      	ldrh	r3, [r3, #0]
 800393e:	3314      	adds	r3, #20
 8003940:	b29a      	uxth	r2, r3
 8003942:	4b20      	ldr	r3, [pc, #128]	@ (80039c4 <UARTCommands+0xc0>)
 8003944:	801a      	strh	r2, [r3, #0]
 8003946:	e00d      	b.n	8003964 <UARTCommands+0x60>
		 // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		  }
		  else if(received==45)
 8003948:	4b1c      	ldr	r3, [pc, #112]	@ (80039bc <UARTCommands+0xb8>)
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	2b2d      	cmp	r3, #45	@ 0x2d
 800394e:	d109      	bne.n	8003964 <UARTCommands+0x60>
		  {
			  if(duty>20) duty-=20;
 8003950:	4b1c      	ldr	r3, [pc, #112]	@ (80039c4 <UARTCommands+0xc0>)
 8003952:	881b      	ldrh	r3, [r3, #0]
 8003954:	2b14      	cmp	r3, #20
 8003956:	d905      	bls.n	8003964 <UARTCommands+0x60>
 8003958:	4b1a      	ldr	r3, [pc, #104]	@ (80039c4 <UARTCommands+0xc0>)
 800395a:	881b      	ldrh	r3, [r3, #0]
 800395c:	3b14      	subs	r3, #20
 800395e:	b29a      	uxth	r2, r3
 8003960:	4b18      	ldr	r3, [pc, #96]	@ (80039c4 <UARTCommands+0xc0>)
 8003962:	801a      	strh	r2, [r3, #0]
		 // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		  }
		  if(received=='e')                     // Enable PWM
 8003964:	4b15      	ldr	r3, [pc, #84]	@ (80039bc <UARTCommands+0xb8>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	2b65      	cmp	r3, #101	@ 0x65
 800396a:	d105      	bne.n	8003978 <UARTCommands+0x74>
		  {
			 PWM_start();
 800396c:	f7fe fd3c 	bl	80023e8 <PWM_start>
			 Enable = 1 ;
 8003970:	4b15      	ldr	r3, [pc, #84]	@ (80039c8 <UARTCommands+0xc4>)
 8003972:	2201      	movs	r2, #1
 8003974:	801a      	strh	r2, [r3, #0]
			 trigger=2;
			 dLogFloat.status=1;
			 trigger_float=1;
		  }
		  }
}
 8003976:	e01f      	b.n	80039b8 <UARTCommands+0xb4>
		  else if(received=='s')
 8003978:	4b10      	ldr	r3, [pc, #64]	@ (80039bc <UARTCommands+0xb8>)
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b73      	cmp	r3, #115	@ 0x73
 800397e:	d10a      	bne.n	8003996 <UARTCommands+0x92>
			  PWM_stop();
 8003980:	f7fe fd6a 	bl	8002458 <PWM_stop>
			  user_freq = 0.0f;
 8003984:	4b11      	ldr	r3, [pc, #68]	@ (80039cc <UARTCommands+0xc8>)
 8003986:	f04f 0200 	mov.w	r2, #0
 800398a:	601a      	str	r2, [r3, #0]
			  mod_index = 0.0f;
 800398c:	4b10      	ldr	r3, [pc, #64]	@ (80039d0 <UARTCommands+0xcc>)
 800398e:	f04f 0200 	mov.w	r2, #0
 8003992:	601a      	str	r2, [r3, #0]
}
 8003994:	e010      	b.n	80039b8 <UARTCommands+0xb4>
		  else if(received=='d')
 8003996:	4b09      	ldr	r3, [pc, #36]	@ (80039bc <UARTCommands+0xb8>)
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	2b64      	cmp	r3, #100	@ 0x64
 800399c:	d10c      	bne.n	80039b8 <UARTCommands+0xb4>
			 dLogInt.status=1;
 800399e:	4b0d      	ldr	r3, [pc, #52]	@ (80039d4 <UARTCommands+0xd0>)
 80039a0:	2201      	movs	r2, #1
 80039a2:	849a      	strh	r2, [r3, #36]	@ 0x24
			 trigger=2;
 80039a4:	4b0c      	ldr	r3, [pc, #48]	@ (80039d8 <UARTCommands+0xd4>)
 80039a6:	2202      	movs	r2, #2
 80039a8:	801a      	strh	r2, [r3, #0]
			 dLogFloat.status=1;
 80039aa:	4b0c      	ldr	r3, [pc, #48]	@ (80039dc <UARTCommands+0xd8>)
 80039ac:	2201      	movs	r2, #1
 80039ae:	851a      	strh	r2, [r3, #40]	@ 0x28
			 trigger_float=1;
 80039b0:	4b0b      	ldr	r3, [pc, #44]	@ (80039e0 <UARTCommands+0xdc>)
 80039b2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80039b6:	601a      	str	r2, [r3, #0]
}
 80039b8:	bf00      	nop
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	20006804 	.word	0x20006804
 80039c0:	200006e0 	.word	0x200006e0
 80039c4:	20006806 	.word	0x20006806
 80039c8:	200065b4 	.word	0x200065b4
 80039cc:	20000000 	.word	0x20000000
 80039d0:	20000004 	.word	0x20000004
 80039d4:	2000078c 	.word	0x2000078c
 80039d8:	20006808 	.word	0x20006808
 80039dc:	200007bc 	.word	0x200007bc
 80039e0:	2000680c 	.word	0x2000680c

080039e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039e8:	b672      	cpsid	i
}
 80039ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039ec:	bf00      	nop
 80039ee:	e7fd      	b.n	80039ec <Error_Handler+0x8>

080039f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003a34 <HAL_MspInit+0x44>)
 80039f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039fa:	4a0e      	ldr	r2, [pc, #56]	@ (8003a34 <HAL_MspInit+0x44>)
 80039fc:	f043 0301 	orr.w	r3, r3, #1
 8003a00:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a02:	4b0c      	ldr	r3, [pc, #48]	@ (8003a34 <HAL_MspInit+0x44>)
 8003a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	607b      	str	r3, [r7, #4]
 8003a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a0e:	4b09      	ldr	r3, [pc, #36]	@ (8003a34 <HAL_MspInit+0x44>)
 8003a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a12:	4a08      	ldr	r2, [pc, #32]	@ (8003a34 <HAL_MspInit+0x44>)
 8003a14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a18:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a1a:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <HAL_MspInit+0x44>)
 8003a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a22:	603b      	str	r3, [r7, #0]
 8003a24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003a26:	f002 fdbd 	bl	80065a4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a2a:	bf00      	nop
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	40021000 	.word	0x40021000

08003a38 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b0a2      	sub	sp, #136	@ 0x88
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a40:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
 8003a48:	605a      	str	r2, [r3, #4]
 8003a4a:	609a      	str	r2, [r3, #8]
 8003a4c:	60da      	str	r2, [r3, #12]
 8003a4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a50:	f107 0320 	add.w	r3, r7, #32
 8003a54:	2254      	movs	r2, #84	@ 0x54
 8003a56:	2100      	movs	r1, #0
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f007 fb64 	bl	800b126 <memset>
  if(hadc->Instance==ADC2)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a80      	ldr	r2, [pc, #512]	@ (8003c64 <HAL_ADC_MspInit+0x22c>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d179      	bne.n	8003b5c <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003a68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a6c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003a6e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003a72:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a74:	f107 0320 	add.w	r3, r7, #32
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f003 fad1 	bl	8007020 <HAL_RCCEx_PeriphCLKConfig>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003a84:	f7ff ffae 	bl	80039e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003a88:	4b77      	ldr	r3, [pc, #476]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a8c:	4a76      	ldr	r2, [pc, #472]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003a8e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a94:	4b74      	ldr	r3, [pc, #464]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a9c:	61fb      	str	r3, [r7, #28]
 8003a9e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aa0:	4b71      	ldr	r3, [pc, #452]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aa4:	4a70      	ldr	r2, [pc, #448]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003aa6:	f043 0304 	orr.w	r3, r3, #4
 8003aaa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003aac:	4b6e      	ldr	r3, [pc, #440]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ab0:	f003 0304 	and.w	r3, r3, #4
 8003ab4:	61bb      	str	r3, [r7, #24]
 8003ab6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ab8:	4b6b      	ldr	r3, [pc, #428]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003abc:	4a6a      	ldr	r2, [pc, #424]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003abe:	f043 0301 	orr.w	r3, r3, #1
 8003ac2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ac4:	4b68      	ldr	r3, [pc, #416]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	617b      	str	r3, [r7, #20]
 8003ace:	697b      	ldr	r3, [r7, #20]
    PC0     ------> ADC2_IN6
    PC1     ------> ADC2_IN7
    PA7     ------> ADC2_IN4
    PC4     ------> ADC2_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8003ad0:	2313      	movs	r3, #19
 8003ad2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003adc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4862      	ldr	r0, [pc, #392]	@ (8003c6c <HAL_ADC_MspInit+0x234>)
 8003ae4:	f002 fb20 	bl	8006128 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003ae8:	2380      	movs	r3, #128	@ 0x80
 8003aea:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003aec:	2303      	movs	r3, #3
 8003aee:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af0:	2300      	movs	r3, #0
 8003af2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003af4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003af8:	4619      	mov	r1, r3
 8003afa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003afe:	f002 fb13 	bl	8006128 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 8003b02:	4b5b      	ldr	r3, [pc, #364]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b04:	4a5b      	ldr	r2, [pc, #364]	@ (8003c74 <HAL_ADC_MspInit+0x23c>)
 8003b06:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8003b08:	4b59      	ldr	r3, [pc, #356]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b0a:	2224      	movs	r2, #36	@ 0x24
 8003b0c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b0e:	4b58      	ldr	r3, [pc, #352]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b14:	4b56      	ldr	r3, [pc, #344]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8003b1a:	4b55      	ldr	r3, [pc, #340]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b1c:	2280      	movs	r2, #128	@ 0x80
 8003b1e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003b20:	4b53      	ldr	r3, [pc, #332]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b26:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003b28:	4b51      	ldr	r3, [pc, #324]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b2e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003b30:	4b4f      	ldr	r3, [pc, #316]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b32:	2220      	movs	r2, #32
 8003b34:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8003b36:	4b4e      	ldr	r3, [pc, #312]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b3c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003b3e:	484c      	ldr	r0, [pc, #304]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b40:	f002 f880 	bl	8005c44 <HAL_DMA_Init>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <HAL_ADC_MspInit+0x116>
    {
      Error_Handler();
 8003b4a:	f7ff ff4b 	bl	80039e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a47      	ldr	r2, [pc, #284]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b52:	655a      	str	r2, [r3, #84]	@ 0x54
 8003b54:	4a46      	ldr	r2, [pc, #280]	@ (8003c70 <HAL_ADC_MspInit+0x238>)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003b5a:	e07e      	b.n	8003c5a <HAL_ADC_MspInit+0x222>
  else if(hadc->Instance==ADC3)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a45      	ldr	r2, [pc, #276]	@ (8003c78 <HAL_ADC_MspInit+0x240>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d179      	bne.n	8003c5a <HAL_ADC_MspInit+0x222>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003b66:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003b6a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8003b6c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003b70:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b72:	f107 0320 	add.w	r3, r7, #32
 8003b76:	4618      	mov	r0, r3
 8003b78:	f003 fa52 	bl	8007020 <HAL_RCCEx_PeriphCLKConfig>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <HAL_ADC_MspInit+0x14e>
      Error_Handler();
 8003b82:	f7ff ff2f 	bl	80039e4 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8003b86:	4b38      	ldr	r3, [pc, #224]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b8a:	4a37      	ldr	r2, [pc, #220]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003b8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b92:	4b35      	ldr	r3, [pc, #212]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b9a:	613b      	str	r3, [r7, #16]
 8003b9c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b9e:	4b32      	ldr	r3, [pc, #200]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ba2:	4a31      	ldr	r2, [pc, #196]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003ba4:	f043 0310 	orr.w	r3, r3, #16
 8003ba8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003baa:	4b2f      	ldr	r3, [pc, #188]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	60fb      	str	r3, [r7, #12]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bb6:	4b2c      	ldr	r3, [pc, #176]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bba:	4a2b      	ldr	r2, [pc, #172]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003bbc:	f043 0308 	orr.w	r3, r3, #8
 8003bc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bc2:	4b29      	ldr	r3, [pc, #164]	@ (8003c68 <HAL_ADC_MspInit+0x230>)
 8003bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bc6:	f003 0308 	and.w	r3, r3, #8
 8003bca:	60bb      	str	r3, [r7, #8]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003bce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bd2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bdc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003be0:	4619      	mov	r1, r3
 8003be2:	4826      	ldr	r0, [pc, #152]	@ (8003c7c <HAL_ADC_MspInit+0x244>)
 8003be4:	f002 faa0 	bl	8006128 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003be8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003bec:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003bf6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4820      	ldr	r0, [pc, #128]	@ (8003c80 <HAL_ADC_MspInit+0x248>)
 8003bfe:	f002 fa93 	bl	8006128 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel2;
 8003c02:	4b20      	ldr	r3, [pc, #128]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c04:	4a20      	ldr	r2, [pc, #128]	@ (8003c88 <HAL_ADC_MspInit+0x250>)
 8003c06:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8003c08:	4b1e      	ldr	r3, [pc, #120]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c0a:	2225      	movs	r2, #37	@ 0x25
 8003c0c:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c0e:	4b1d      	ldr	r3, [pc, #116]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c14:	4b1b      	ldr	r3, [pc, #108]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8003c1a:	4b1a      	ldr	r3, [pc, #104]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c1c:	2280      	movs	r2, #128	@ 0x80
 8003c1e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003c20:	4b18      	ldr	r3, [pc, #96]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c26:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003c28:	4b16      	ldr	r3, [pc, #88]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c2e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8003c30:	4b14      	ldr	r3, [pc, #80]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c32:	2220      	movs	r2, #32
 8003c34:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003c36:	4b13      	ldr	r3, [pc, #76]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c38:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8003c3c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8003c3e:	4811      	ldr	r0, [pc, #68]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c40:	f002 f800 	bl	8005c44 <HAL_DMA_Init>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_ADC_MspInit+0x216>
      Error_Handler();
 8003c4a:	f7ff fecb 	bl	80039e4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a0c      	ldr	r2, [pc, #48]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c52:	655a      	str	r2, [r3, #84]	@ 0x54
 8003c54:	4a0b      	ldr	r2, [pc, #44]	@ (8003c84 <HAL_ADC_MspInit+0x24c>)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003c5a:	bf00      	nop
 8003c5c:	3788      	adds	r7, #136	@ 0x88
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	50000100 	.word	0x50000100
 8003c68:	40021000 	.word	0x40021000
 8003c6c:	48000800 	.word	0x48000800
 8003c70:	200004f0 	.word	0x200004f0
 8003c74:	40020008 	.word	0x40020008
 8003c78:	50000400 	.word	0x50000400
 8003c7c:	48001000 	.word	0x48001000
 8003c80:	48000c00 	.word	0x48000c00
 8003c84:	20000550 	.word	0x20000550
 8003c88:	4002001c 	.word	0x4002001c

08003c8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a34      	ldr	r2, [pc, #208]	@ (8003d6c <HAL_TIM_Base_MspInit+0xe0>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d11c      	bne.n	8003cd8 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003c9e:	4b34      	ldr	r3, [pc, #208]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ca2:	4a33      	ldr	r2, [pc, #204]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003ca4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003ca8:	6613      	str	r3, [r2, #96]	@ 0x60
 8003caa:	4b31      	ldr	r3, [pc, #196]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cb2:	617b      	str	r3, [r7, #20]
 8003cb4:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	2100      	movs	r1, #0
 8003cba:	2018      	movs	r0, #24
 8003cbc:	f001 ff8d 	bl	8005bda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003cc0:	2018      	movs	r0, #24
 8003cc2:	f001 ffa4 	bl	8005c0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	2100      	movs	r1, #0
 8003cca:	2019      	movs	r0, #25
 8003ccc:	f001 ff85 	bl	8005bda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003cd0:	2019      	movs	r0, #25
 8003cd2:	f001 ff9c 	bl	8005c0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8003cd6:	e044      	b.n	8003d62 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a25      	ldr	r2, [pc, #148]	@ (8003d74 <HAL_TIM_Base_MspInit+0xe8>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d114      	bne.n	8003d0c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ce2:	4b23      	ldr	r3, [pc, #140]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce6:	4a22      	ldr	r2, [pc, #136]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003ce8:	f043 0304 	orr.w	r3, r3, #4
 8003cec:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cee:	4b20      	ldr	r3, [pc, #128]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cf2:	f003 0304 	and.w	r3, r3, #4
 8003cf6:	613b      	str	r3, [r7, #16]
 8003cf8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	2100      	movs	r1, #0
 8003cfe:	201e      	movs	r0, #30
 8003d00:	f001 ff6b 	bl	8005bda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003d04:	201e      	movs	r0, #30
 8003d06:	f001 ff82 	bl	8005c0e <HAL_NVIC_EnableIRQ>
}
 8003d0a:	e02a      	b.n	8003d62 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM8)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a19      	ldr	r2, [pc, #100]	@ (8003d78 <HAL_TIM_Base_MspInit+0xec>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d10c      	bne.n	8003d30 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003d16:	4b16      	ldr	r3, [pc, #88]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d1a:	4a15      	ldr	r2, [pc, #84]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003d1c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003d20:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d22:	4b13      	ldr	r3, [pc, #76]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d2a:	60fb      	str	r3, [r7, #12]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
}
 8003d2e:	e018      	b.n	8003d62 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM15)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a11      	ldr	r2, [pc, #68]	@ (8003d7c <HAL_TIM_Base_MspInit+0xf0>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d113      	bne.n	8003d62 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d3e:	4a0c      	ldr	r2, [pc, #48]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d44:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d46:	4b0a      	ldr	r3, [pc, #40]	@ (8003d70 <HAL_TIM_Base_MspInit+0xe4>)
 8003d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d4e:	60bb      	str	r3, [r7, #8]
 8003d50:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8003d52:	2200      	movs	r2, #0
 8003d54:	2100      	movs	r1, #0
 8003d56:	2018      	movs	r0, #24
 8003d58:	f001 ff3f 	bl	8005bda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003d5c:	2018      	movs	r0, #24
 8003d5e:	f001 ff56 	bl	8005c0e <HAL_NVIC_EnableIRQ>
}
 8003d62:	bf00      	nop
 8003d64:	3718      	adds	r7, #24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	40012c00 	.word	0x40012c00
 8003d70:	40021000 	.word	0x40021000
 8003d74:	40000800 	.word	0x40000800
 8003d78:	40013400 	.word	0x40013400
 8003d7c:	40014000 	.word	0x40014000

08003d80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b08c      	sub	sp, #48	@ 0x30
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d88:	f107 031c 	add.w	r3, r7, #28
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	605a      	str	r2, [r3, #4]
 8003d92:	609a      	str	r2, [r3, #8]
 8003d94:	60da      	str	r2, [r3, #12]
 8003d96:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a41      	ldr	r2, [pc, #260]	@ (8003ea4 <HAL_TIM_MspPostInit+0x124>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d13b      	bne.n	8003e1a <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003da2:	4b41      	ldr	r3, [pc, #260]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003da6:	4a40      	ldr	r2, [pc, #256]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003da8:	f043 0301 	orr.w	r3, r3, #1
 8003dac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dae:	4b3e      	ldr	r3, [pc, #248]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	61bb      	str	r3, [r7, #24]
 8003db8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dba:	4b3b      	ldr	r3, [pc, #236]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dbe:	4a3a      	ldr	r2, [pc, #232]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003dc0:	f043 0302 	orr.w	r3, r3, #2
 8003dc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dc6:	4b38      	ldr	r3, [pc, #224]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	617b      	str	r3, [r7, #20]
 8003dd0:	697b      	ldr	r3, [r7, #20]
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    PB9     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003dd2:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8003dd6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dd8:	2302      	movs	r3, #2
 8003dda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003de0:	2300      	movs	r3, #0
 8003de2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003de4:	2306      	movs	r3, #6
 8003de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003de8:	f107 031c 	add.w	r3, r7, #28
 8003dec:	4619      	mov	r1, r3
 8003dee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003df2:	f002 f999 	bl	8006128 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003df6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e00:	2300      	movs	r3, #0
 8003e02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e04:	2300      	movs	r3, #0
 8003e06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 8003e08:	230c      	movs	r3, #12
 8003e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e0c:	f107 031c 	add.w	r3, r7, #28
 8003e10:	4619      	mov	r1, r3
 8003e12:	4826      	ldr	r0, [pc, #152]	@ (8003eac <HAL_TIM_MspPostInit+0x12c>)
 8003e14:	f002 f988 	bl	8006128 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003e18:	e03f      	b.n	8003e9a <HAL_TIM_MspPostInit+0x11a>
  else if(htim->Instance==TIM8)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a24      	ldr	r2, [pc, #144]	@ (8003eb0 <HAL_TIM_MspPostInit+0x130>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d13a      	bne.n	8003e9a <HAL_TIM_MspPostInit+0x11a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e24:	4b20      	ldr	r3, [pc, #128]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e28:	4a1f      	ldr	r2, [pc, #124]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003e2a:	f043 0304 	orr.w	r3, r3, #4
 8003e2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e30:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e34:	f003 0304 	and.w	r3, r3, #4
 8003e38:	613b      	str	r3, [r7, #16]
 8003e3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e40:	4a19      	ldr	r2, [pc, #100]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003e42:	f043 0301 	orr.w	r3, r3, #1
 8003e46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e48:	4b17      	ldr	r3, [pc, #92]	@ (8003ea8 <HAL_TIM_MspPostInit+0x128>)
 8003e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e4c:	f003 0301 	and.w	r3, r3, #1
 8003e50:	60fb      	str	r3, [r7, #12]
 8003e52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11
 8003e54:	f44f 53ec 	mov.w	r3, #7552	@ 0x1d80
 8003e58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e62:	2300      	movs	r3, #0
 8003e64:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003e66:	2304      	movs	r3, #4
 8003e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e6a:	f107 031c 	add.w	r3, r7, #28
 8003e6e:	4619      	mov	r1, r3
 8003e70:	4810      	ldr	r0, [pc, #64]	@ (8003eb4 <HAL_TIM_MspPostInit+0x134>)
 8003e72:	f002 f959 	bl	8006128 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003e76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e80:	2300      	movs	r3, #0
 8003e82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e84:	2300      	movs	r3, #0
 8003e86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8003e88:	2302      	movs	r3, #2
 8003e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e8c:	f107 031c 	add.w	r3, r7, #28
 8003e90:	4619      	mov	r1, r3
 8003e92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e96:	f002 f947 	bl	8006128 <HAL_GPIO_Init>
}
 8003e9a:	bf00      	nop
 8003e9c:	3730      	adds	r7, #48	@ 0x30
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	40012c00 	.word	0x40012c00
 8003ea8:	40021000 	.word	0x40021000
 8003eac:	48000400 	.word	0x48000400
 8003eb0:	40013400 	.word	0x40013400
 8003eb4:	48000800 	.word	0x48000800

08003eb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b09e      	sub	sp, #120	@ 0x78
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ec0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	605a      	str	r2, [r3, #4]
 8003eca:	609a      	str	r2, [r3, #8]
 8003ecc:	60da      	str	r2, [r3, #12]
 8003ece:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ed0:	f107 0310 	add.w	r3, r7, #16
 8003ed4:	2254      	movs	r2, #84	@ 0x54
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f007 f924 	bl	800b126 <memset>
  if(huart->Instance==USART2)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a1f      	ldr	r2, [pc, #124]	@ (8003f60 <HAL_UART_MspInit+0xa8>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d136      	bne.n	8003f56 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003ee8:	2302      	movs	r3, #2
 8003eea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003eec:	2300      	movs	r3, #0
 8003eee:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ef0:	f107 0310 	add.w	r3, r7, #16
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f003 f893 	bl	8007020 <HAL_RCCEx_PeriphCLKConfig>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d001      	beq.n	8003f04 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003f00:	f7ff fd70 	bl	80039e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003f04:	4b17      	ldr	r3, [pc, #92]	@ (8003f64 <HAL_UART_MspInit+0xac>)
 8003f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f08:	4a16      	ldr	r2, [pc, #88]	@ (8003f64 <HAL_UART_MspInit+0xac>)
 8003f0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f10:	4b14      	ldr	r3, [pc, #80]	@ (8003f64 <HAL_UART_MspInit+0xac>)
 8003f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f18:	60fb      	str	r3, [r7, #12]
 8003f1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f1c:	4b11      	ldr	r3, [pc, #68]	@ (8003f64 <HAL_UART_MspInit+0xac>)
 8003f1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f20:	4a10      	ldr	r2, [pc, #64]	@ (8003f64 <HAL_UART_MspInit+0xac>)
 8003f22:	f043 0301 	orr.w	r3, r3, #1
 8003f26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f28:	4b0e      	ldr	r3, [pc, #56]	@ (8003f64 <HAL_UART_MspInit+0xac>)
 8003f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f2c:	f003 0301 	and.w	r3, r3, #1
 8003f30:	60bb      	str	r3, [r7, #8]
 8003f32:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003f34:	230c      	movs	r3, #12
 8003f36:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f38:	2302      	movs	r3, #2
 8003f3a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f40:	2300      	movs	r3, #0
 8003f42:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003f44:	2307      	movs	r3, #7
 8003f46:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f48:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f52:	f002 f8e9 	bl	8006128 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003f56:	bf00      	nop
 8003f58:	3778      	adds	r7, #120	@ 0x78
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	40004400 	.word	0x40004400
 8003f64:	40021000 	.word	0x40021000

08003f68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003f6c:	bf00      	nop
 8003f6e:	e7fd      	b.n	8003f6c <NMI_Handler+0x4>

08003f70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f70:	b480      	push	{r7}
 8003f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f74:	bf00      	nop
 8003f76:	e7fd      	b.n	8003f74 <HardFault_Handler+0x4>

08003f78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f7c:	bf00      	nop
 8003f7e:	e7fd      	b.n	8003f7c <MemManage_Handler+0x4>

08003f80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f84:	bf00      	nop
 8003f86:	e7fd      	b.n	8003f84 <BusFault_Handler+0x4>

08003f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f8c:	bf00      	nop
 8003f8e:	e7fd      	b.n	8003f8c <UsageFault_Handler+0x4>

08003f90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f90:	b480      	push	{r7}
 8003f92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f94:	bf00      	nop
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003fa2:	bf00      	nop
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003fb0:	bf00      	nop
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr

08003fba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003fbe:	f000 f98d 	bl	80042dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003fc2:	bf00      	nop
 8003fc4:	bd80      	pop	{r7, pc}
	...

08003fc8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003fcc:	4802      	ldr	r0, [pc, #8]	@ (8003fd8 <DMA1_Channel1_IRQHandler+0x10>)
 8003fce:	f001 ff5c 	bl	8005e8a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003fd2:	bf00      	nop
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	200004f0 	.word	0x200004f0

08003fdc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003fe0:	4802      	ldr	r0, [pc, #8]	@ (8003fec <DMA1_Channel2_IRQHandler+0x10>)
 8003fe2:	f001 ff52 	bl	8005e8a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003fe6:	bf00      	nop
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	20000550 	.word	0x20000550

08003ff0 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003ff4:	4803      	ldr	r0, [pc, #12]	@ (8004004 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8003ff6:	f003 fd41 	bl	8007a7c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8003ffa:	4803      	ldr	r0, [pc, #12]	@ (8004008 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8003ffc:	f003 fd3e 	bl	8007a7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8004000:	bf00      	nop
 8004002:	bd80      	pop	{r7, pc}
 8004004:	200005b0 	.word	0x200005b0
 8004008:	20000694 	.word	0x20000694

0800400c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004010:	4802      	ldr	r0, [pc, #8]	@ (800401c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004012:	f003 fd33 	bl	8007a7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004016:	bf00      	nop
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	200005b0 	.word	0x200005b0

08004020 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004024:	4802      	ldr	r0, [pc, #8]	@ (8004030 <TIM4_IRQHandler+0x10>)
 8004026:	f003 fd29 	bl	8007a7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800402a:	bf00      	nop
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	200005fc 	.word	0x200005fc

08004034 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
  return 1;
 8004038:	2301      	movs	r3, #1
}
 800403a:	4618      	mov	r0, r3
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <_kill>:

int _kill(int pid, int sig)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800404e:	f007 f8bd 	bl	800b1cc <__errno>
 8004052:	4603      	mov	r3, r0
 8004054:	2216      	movs	r2, #22
 8004056:	601a      	str	r2, [r3, #0]
  return -1;
 8004058:	f04f 33ff 	mov.w	r3, #4294967295
}
 800405c:	4618      	mov	r0, r3
 800405e:	3708      	adds	r7, #8
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <_exit>:

void _exit (int status)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800406c:	f04f 31ff 	mov.w	r1, #4294967295
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f7ff ffe7 	bl	8004044 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004076:	bf00      	nop
 8004078:	e7fd      	b.n	8004076 <_exit+0x12>

0800407a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b086      	sub	sp, #24
 800407e:	af00      	add	r7, sp, #0
 8004080:	60f8      	str	r0, [r7, #12]
 8004082:	60b9      	str	r1, [r7, #8]
 8004084:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004086:	2300      	movs	r3, #0
 8004088:	617b      	str	r3, [r7, #20]
 800408a:	e00a      	b.n	80040a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800408c:	f3af 8000 	nop.w
 8004090:	4601      	mov	r1, r0
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	60ba      	str	r2, [r7, #8]
 8004098:	b2ca      	uxtb	r2, r1
 800409a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	3301      	adds	r3, #1
 80040a0:	617b      	str	r3, [r7, #20]
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	dbf0      	blt.n	800408c <_read+0x12>
  }

  return len;
 80040aa:	687b      	ldr	r3, [r7, #4]
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3718      	adds	r7, #24
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040c0:	2300      	movs	r3, #0
 80040c2:	617b      	str	r3, [r7, #20]
 80040c4:	e009      	b.n	80040da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	1c5a      	adds	r2, r3, #1
 80040ca:	60ba      	str	r2, [r7, #8]
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	3301      	adds	r3, #1
 80040d8:	617b      	str	r3, [r7, #20]
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	429a      	cmp	r2, r3
 80040e0:	dbf1      	blt.n	80040c6 <_write+0x12>
  }
  return len;
 80040e2:	687b      	ldr	r3, [r7, #4]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3718      	adds	r7, #24
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <_close>:

int _close(int file)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80040f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004114:	605a      	str	r2, [r3, #4]
  return 0;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <_isatty>:

int _isatty(int file)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800412c:	2301      	movs	r3, #1
}
 800412e:	4618      	mov	r0, r3
 8004130:	370c      	adds	r7, #12
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr

0800413a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800413a:	b480      	push	{r7}
 800413c:	b085      	sub	sp, #20
 800413e:	af00      	add	r7, sp, #0
 8004140:	60f8      	str	r0, [r7, #12]
 8004142:	60b9      	str	r1, [r7, #8]
 8004144:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3714      	adds	r7, #20
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b086      	sub	sp, #24
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800415c:	4a14      	ldr	r2, [pc, #80]	@ (80041b0 <_sbrk+0x5c>)
 800415e:	4b15      	ldr	r3, [pc, #84]	@ (80041b4 <_sbrk+0x60>)
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004168:	4b13      	ldr	r3, [pc, #76]	@ (80041b8 <_sbrk+0x64>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d102      	bne.n	8004176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004170:	4b11      	ldr	r3, [pc, #68]	@ (80041b8 <_sbrk+0x64>)
 8004172:	4a12      	ldr	r2, [pc, #72]	@ (80041bc <_sbrk+0x68>)
 8004174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004176:	4b10      	ldr	r3, [pc, #64]	@ (80041b8 <_sbrk+0x64>)
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4413      	add	r3, r2
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	429a      	cmp	r2, r3
 8004182:	d207      	bcs.n	8004194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004184:	f007 f822 	bl	800b1cc <__errno>
 8004188:	4603      	mov	r3, r0
 800418a:	220c      	movs	r2, #12
 800418c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800418e:	f04f 33ff 	mov.w	r3, #4294967295
 8004192:	e009      	b.n	80041a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004194:	4b08      	ldr	r3, [pc, #32]	@ (80041b8 <_sbrk+0x64>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800419a:	4b07      	ldr	r3, [pc, #28]	@ (80041b8 <_sbrk+0x64>)
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4413      	add	r3, r2
 80041a2:	4a05      	ldr	r2, [pc, #20]	@ (80041b8 <_sbrk+0x64>)
 80041a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80041a6:	68fb      	ldr	r3, [r7, #12]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3718      	adds	r7, #24
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	20020000 	.word	0x20020000
 80041b4:	00000400 	.word	0x00000400
 80041b8:	20006810 	.word	0x20006810
 80041bc:	20006968 	.word	0x20006968

080041c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80041c0:	b480      	push	{r7}
 80041c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80041c4:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <SystemInit+0x20>)
 80041c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ca:	4a05      	ldr	r2, [pc, #20]	@ (80041e0 <SystemInit+0x20>)
 80041cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80041d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041d4:	bf00      	nop
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	e000ed00 	.word	0xe000ed00

080041e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80041e4:	480d      	ldr	r0, [pc, #52]	@ (800421c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80041e6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80041e8:	f7ff ffea 	bl	80041c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80041ec:	480c      	ldr	r0, [pc, #48]	@ (8004220 <LoopForever+0x6>)
  ldr r1, =_edata
 80041ee:	490d      	ldr	r1, [pc, #52]	@ (8004224 <LoopForever+0xa>)
  ldr r2, =_sidata
 80041f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004228 <LoopForever+0xe>)
  movs r3, #0
 80041f2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80041f4:	e002      	b.n	80041fc <LoopCopyDataInit>

080041f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80041f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80041f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80041fa:	3304      	adds	r3, #4

080041fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004200:	d3f9      	bcc.n	80041f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004202:	4a0a      	ldr	r2, [pc, #40]	@ (800422c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004204:	4c0a      	ldr	r4, [pc, #40]	@ (8004230 <LoopForever+0x16>)
  movs r3, #0
 8004206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004208:	e001      	b.n	800420e <LoopFillZerobss>

0800420a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800420a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800420c:	3204      	adds	r2, #4

0800420e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800420e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004210:	d3fb      	bcc.n	800420a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004212:	f006 ffe1 	bl	800b1d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004216:	f7fd f837 	bl	8001288 <main>

0800421a <LoopForever>:

LoopForever:
    b LoopForever
 800421a:	e7fe      	b.n	800421a <LoopForever>
  ldr   r0, =_estack
 800421c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004224:	200003fc 	.word	0x200003fc
  ldr r2, =_sidata
 8004228:	08010810 	.word	0x08010810
  ldr r2, =_sbss
 800422c:	200003fc 	.word	0x200003fc
  ldr r4, =_ebss
 8004230:	20006964 	.word	0x20006964

08004234 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004234:	e7fe      	b.n	8004234 <ADC1_2_IRQHandler>

08004236 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b082      	sub	sp, #8
 800423a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800423c:	2300      	movs	r3, #0
 800423e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004240:	2003      	movs	r0, #3
 8004242:	f001 fcbf 	bl	8005bc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004246:	200f      	movs	r0, #15
 8004248:	f000 f80e 	bl	8004268 <HAL_InitTick>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	71fb      	strb	r3, [r7, #7]
 8004256:	e001      	b.n	800425c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004258:	f7ff fbca 	bl	80039f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800425c:	79fb      	ldrb	r3, [r7, #7]

}
 800425e:	4618      	mov	r0, r3
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
	...

08004268 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004270:	2300      	movs	r3, #0
 8004272:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004274:	4b16      	ldr	r3, [pc, #88]	@ (80042d0 <HAL_InitTick+0x68>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d022      	beq.n	80042c2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800427c:	4b15      	ldr	r3, [pc, #84]	@ (80042d4 <HAL_InitTick+0x6c>)
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	4b13      	ldr	r3, [pc, #76]	@ (80042d0 <HAL_InitTick+0x68>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004288:	fbb1 f3f3 	udiv	r3, r1, r3
 800428c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004290:	4618      	mov	r0, r3
 8004292:	f001 fcca 	bl	8005c2a <HAL_SYSTICK_Config>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d10f      	bne.n	80042bc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b0f      	cmp	r3, #15
 80042a0:	d809      	bhi.n	80042b6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042a2:	2200      	movs	r2, #0
 80042a4:	6879      	ldr	r1, [r7, #4]
 80042a6:	f04f 30ff 	mov.w	r0, #4294967295
 80042aa:	f001 fc96 	bl	8005bda <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80042ae:	4a0a      	ldr	r2, [pc, #40]	@ (80042d8 <HAL_InitTick+0x70>)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6013      	str	r3, [r2, #0]
 80042b4:	e007      	b.n	80042c6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	73fb      	strb	r3, [r7, #15]
 80042ba:	e004      	b.n	80042c6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	73fb      	strb	r3, [r7, #15]
 80042c0:	e001      	b.n	80042c6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80042c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	20000230 	.word	0x20000230
 80042d4:	20000228 	.word	0x20000228
 80042d8:	2000022c 	.word	0x2000022c

080042dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80042e0:	4b05      	ldr	r3, [pc, #20]	@ (80042f8 <HAL_IncTick+0x1c>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <HAL_IncTick+0x20>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4413      	add	r3, r2
 80042ea:	4a03      	ldr	r2, [pc, #12]	@ (80042f8 <HAL_IncTick+0x1c>)
 80042ec:	6013      	str	r3, [r2, #0]
}
 80042ee:	bf00      	nop
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	20006814 	.word	0x20006814
 80042fc:	20000230 	.word	0x20000230

08004300 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004300:	b480      	push	{r7}
 8004302:	af00      	add	r7, sp, #0
  return uwTick;
 8004304:	4b03      	ldr	r3, [pc, #12]	@ (8004314 <HAL_GetTick+0x14>)
 8004306:	681b      	ldr	r3, [r3, #0]
}
 8004308:	4618      	mov	r0, r3
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	20006814 	.word	0x20006814

08004318 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004320:	f7ff ffee 	bl	8004300 <HAL_GetTick>
 8004324:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004330:	d004      	beq.n	800433c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004332:	4b09      	ldr	r3, [pc, #36]	@ (8004358 <HAL_Delay+0x40>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	4413      	add	r3, r2
 800433a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800433c:	bf00      	nop
 800433e:	f7ff ffdf 	bl	8004300 <HAL_GetTick>
 8004342:	4602      	mov	r2, r0
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	429a      	cmp	r2, r3
 800434c:	d8f7      	bhi.n	800433e <HAL_Delay+0x26>
  {
  }
}
 800434e:	bf00      	nop
 8004350:	bf00      	nop
 8004352:	3710      	adds	r7, #16
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}
 8004358:	20000230 	.word	0x20000230

0800435c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	431a      	orrs	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	609a      	str	r2, [r3, #8]
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr

08004382 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004382:	b480      	push	{r7}
 8004384:	b083      	sub	sp, #12
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
 800438a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	609a      	str	r2, [r3, #8]
}
 800439c:	bf00      	nop
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b087      	sub	sp, #28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
 80043d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	3360      	adds	r3, #96	@ 0x60
 80043d6:	461a      	mov	r2, r3
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4413      	add	r3, r2
 80043de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	4b08      	ldr	r3, [pc, #32]	@ (8004408 <LL_ADC_SetOffset+0x44>)
 80043e6:	4013      	ands	r3, r2
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	430a      	orrs	r2, r1
 80043f2:	4313      	orrs	r3, r2
 80043f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80043fc:	bf00      	nop
 80043fe:	371c      	adds	r7, #28
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	03fff000 	.word	0x03fff000

0800440c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800440c:	b480      	push	{r7}
 800440e:	b085      	sub	sp, #20
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	3360      	adds	r3, #96	@ 0x60
 800441a:	461a      	mov	r2, r3
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800442c:	4618      	mov	r0, r3
 800442e:	3714      	adds	r7, #20
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004438:	b480      	push	{r7}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	3360      	adds	r3, #96	@ 0x60
 8004448:	461a      	mov	r2, r3
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	4413      	add	r3, r2
 8004450:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	431a      	orrs	r2, r3
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004462:	bf00      	nop
 8004464:	371c      	adds	r7, #28
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800446e:	b480      	push	{r7}
 8004470:	b087      	sub	sp, #28
 8004472:	af00      	add	r7, sp, #0
 8004474:	60f8      	str	r0, [r7, #12]
 8004476:	60b9      	str	r1, [r7, #8]
 8004478:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	3360      	adds	r3, #96	@ 0x60
 800447e:	461a      	mov	r2, r3
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	431a      	orrs	r2, r3
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004498:	bf00      	nop
 800449a:	371c      	adds	r7, #28
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b087      	sub	sp, #28
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	3360      	adds	r3, #96	@ 0x60
 80044b4:	461a      	mov	r2, r3
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	431a      	orrs	r2, r3
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80044ce:	bf00      	nop
 80044d0:	371c      	adds	r7, #28
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr

080044da <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80044da:	b480      	push	{r7}
 80044dc:	b083      	sub	sp, #12
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
 80044e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	695b      	ldr	r3, [r3, #20]
 80044e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	431a      	orrs	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	615a      	str	r2, [r3, #20]
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004510:	2b00      	cmp	r3, #0
 8004512:	d101      	bne.n	8004518 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004514:	2301      	movs	r3, #1
 8004516:	e000      	b.n	800451a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr

08004526 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004526:	b480      	push	{r7}
 8004528:	b087      	sub	sp, #28
 800452a:	af00      	add	r7, sp, #0
 800452c:	60f8      	str	r0, [r7, #12]
 800452e:	60b9      	str	r1, [r7, #8]
 8004530:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	3330      	adds	r3, #48	@ 0x30
 8004536:	461a      	mov	r2, r3
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	0a1b      	lsrs	r3, r3, #8
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	f003 030c 	and.w	r3, r3, #12
 8004542:	4413      	add	r3, r2
 8004544:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	f003 031f 	and.w	r3, r3, #31
 8004550:	211f      	movs	r1, #31
 8004552:	fa01 f303 	lsl.w	r3, r1, r3
 8004556:	43db      	mvns	r3, r3
 8004558:	401a      	ands	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	0e9b      	lsrs	r3, r3, #26
 800455e:	f003 011f 	and.w	r1, r3, #31
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	f003 031f 	and.w	r3, r3, #31
 8004568:	fa01 f303 	lsl.w	r3, r1, r3
 800456c:	431a      	orrs	r2, r3
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004572:	bf00      	nop
 8004574:	371c      	adds	r7, #28
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr

0800457e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800457e:	b480      	push	{r7}
 8004580:	b087      	sub	sp, #28
 8004582:	af00      	add	r7, sp, #0
 8004584:	60f8      	str	r0, [r7, #12]
 8004586:	60b9      	str	r1, [r7, #8]
 8004588:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	3314      	adds	r3, #20
 800458e:	461a      	mov	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	0e5b      	lsrs	r3, r3, #25
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	f003 0304 	and.w	r3, r3, #4
 800459a:	4413      	add	r3, r2
 800459c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	0d1b      	lsrs	r3, r3, #20
 80045a6:	f003 031f 	and.w	r3, r3, #31
 80045aa:	2107      	movs	r1, #7
 80045ac:	fa01 f303 	lsl.w	r3, r1, r3
 80045b0:	43db      	mvns	r3, r3
 80045b2:	401a      	ands	r2, r3
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	0d1b      	lsrs	r3, r3, #20
 80045b8:	f003 031f 	and.w	r3, r3, #31
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	fa01 f303 	lsl.w	r3, r1, r3
 80045c2:	431a      	orrs	r2, r3
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80045c8:	bf00      	nop
 80045ca:	371c      	adds	r7, #28
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b085      	sub	sp, #20
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045ec:	43db      	mvns	r3, r3
 80045ee:	401a      	ands	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f003 0318 	and.w	r3, r3, #24
 80045f6:	4908      	ldr	r1, [pc, #32]	@ (8004618 <LL_ADC_SetChannelSingleDiff+0x44>)
 80045f8:	40d9      	lsrs	r1, r3
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	400b      	ands	r3, r1
 80045fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004602:	431a      	orrs	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800460a:	bf00      	nop
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	0007ffff 	.word	0x0007ffff

0800461c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f003 031f 	and.w	r3, r3, #31
}
 800462c:	4618      	mov	r0, r3
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004648:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	6093      	str	r3, [r2, #8]
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800466c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004670:	d101      	bne.n	8004676 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004672:	2301      	movs	r3, #1
 8004674:	e000      	b.n	8004678 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004684:	b480      	push	{r7}
 8004686:	b083      	sub	sp, #12
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004694:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004698:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80046a0:	bf00      	nop
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046c0:	d101      	bne.n	80046c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80046c2:	2301      	movs	r3, #1
 80046c4:	e000      	b.n	80046c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80046c6:	2300      	movs	r3, #0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80046e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80046e8:	f043 0201 	orr.w	r2, r3, #1
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b01      	cmp	r3, #1
 800470e:	d101      	bne.n	8004714 <LL_ADC_IsEnabled+0x18>
 8004710:	2301      	movs	r3, #1
 8004712:	e000      	b.n	8004716 <LL_ADC_IsEnabled+0x1a>
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004722:	b480      	push	{r7}
 8004724:	b083      	sub	sp, #12
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004732:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004736:	f043 0204 	orr.w	r2, r3, #4
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800473e:	bf00      	nop
 8004740:	370c      	adds	r7, #12
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr

0800474a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800474a:	b480      	push	{r7}
 800474c:	b083      	sub	sp, #12
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f003 0304 	and.w	r3, r3, #4
 800475a:	2b04      	cmp	r3, #4
 800475c:	d101      	bne.n	8004762 <LL_ADC_REG_IsConversionOngoing+0x18>
 800475e:	2301      	movs	r3, #1
 8004760:	e000      	b.n	8004764 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f003 0308 	and.w	r3, r3, #8
 8004780:	2b08      	cmp	r3, #8
 8004782:	d101      	bne.n	8004788 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004784:	2301      	movs	r3, #1
 8004786:	e000      	b.n	800478a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
	...

08004798 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004798:	b590      	push	{r4, r7, lr}
 800479a:	b089      	sub	sp, #36	@ 0x24
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047a0:	2300      	movs	r3, #0
 80047a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80047a4:	2300      	movs	r3, #0
 80047a6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e1a9      	b.n	8004b06 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d109      	bne.n	80047d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f7ff f939 	bl	8003a38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4618      	mov	r0, r3
 80047da:	f7ff ff3f 	bl	800465c <LL_ADC_IsDeepPowerDownEnabled>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d004      	beq.n	80047ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7ff ff25 	bl	8004638 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff ff5a 	bl	80046ac <LL_ADC_IsInternalRegulatorEnabled>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d115      	bne.n	800482a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4618      	mov	r0, r3
 8004804:	f7ff ff3e 	bl	8004684 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004808:	4b9c      	ldr	r3, [pc, #624]	@ (8004a7c <HAL_ADC_Init+0x2e4>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	099b      	lsrs	r3, r3, #6
 800480e:	4a9c      	ldr	r2, [pc, #624]	@ (8004a80 <HAL_ADC_Init+0x2e8>)
 8004810:	fba2 2303 	umull	r2, r3, r2, r3
 8004814:	099b      	lsrs	r3, r3, #6
 8004816:	3301      	adds	r3, #1
 8004818:	005b      	lsls	r3, r3, #1
 800481a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800481c:	e002      	b.n	8004824 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	3b01      	subs	r3, #1
 8004822:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1f9      	bne.n	800481e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4618      	mov	r0, r3
 8004830:	f7ff ff3c 	bl	80046ac <LL_ADC_IsInternalRegulatorEnabled>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d10d      	bne.n	8004856 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800483e:	f043 0210 	orr.w	r2, r3, #16
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800484a:	f043 0201 	orr.w	r2, r3, #1
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4618      	mov	r0, r3
 800485c:	f7ff ff75 	bl	800474a <LL_ADC_REG_IsConversionOngoing>
 8004860:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004866:	f003 0310 	and.w	r3, r3, #16
 800486a:	2b00      	cmp	r3, #0
 800486c:	f040 8142 	bne.w	8004af4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2b00      	cmp	r3, #0
 8004874:	f040 813e 	bne.w	8004af4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800487c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004880:	f043 0202 	orr.w	r2, r3, #2
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff ff35 	bl	80046fc <LL_ADC_IsEnabled>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d141      	bne.n	800491c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048a0:	d004      	beq.n	80048ac <HAL_ADC_Init+0x114>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a77      	ldr	r2, [pc, #476]	@ (8004a84 <HAL_ADC_Init+0x2ec>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d10f      	bne.n	80048cc <HAL_ADC_Init+0x134>
 80048ac:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80048b0:	f7ff ff24 	bl	80046fc <LL_ADC_IsEnabled>
 80048b4:	4604      	mov	r4, r0
 80048b6:	4873      	ldr	r0, [pc, #460]	@ (8004a84 <HAL_ADC_Init+0x2ec>)
 80048b8:	f7ff ff20 	bl	80046fc <LL_ADC_IsEnabled>
 80048bc:	4603      	mov	r3, r0
 80048be:	4323      	orrs	r3, r4
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	bf0c      	ite	eq
 80048c4:	2301      	moveq	r3, #1
 80048c6:	2300      	movne	r3, #0
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	e012      	b.n	80048f2 <HAL_ADC_Init+0x15a>
 80048cc:	486e      	ldr	r0, [pc, #440]	@ (8004a88 <HAL_ADC_Init+0x2f0>)
 80048ce:	f7ff ff15 	bl	80046fc <LL_ADC_IsEnabled>
 80048d2:	4604      	mov	r4, r0
 80048d4:	486d      	ldr	r0, [pc, #436]	@ (8004a8c <HAL_ADC_Init+0x2f4>)
 80048d6:	f7ff ff11 	bl	80046fc <LL_ADC_IsEnabled>
 80048da:	4603      	mov	r3, r0
 80048dc:	431c      	orrs	r4, r3
 80048de:	486c      	ldr	r0, [pc, #432]	@ (8004a90 <HAL_ADC_Init+0x2f8>)
 80048e0:	f7ff ff0c 	bl	80046fc <LL_ADC_IsEnabled>
 80048e4:	4603      	mov	r3, r0
 80048e6:	4323      	orrs	r3, r4
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	bf0c      	ite	eq
 80048ec:	2301      	moveq	r3, #1
 80048ee:	2300      	movne	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d012      	beq.n	800491c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048fe:	d004      	beq.n	800490a <HAL_ADC_Init+0x172>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a5f      	ldr	r2, [pc, #380]	@ (8004a84 <HAL_ADC_Init+0x2ec>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d101      	bne.n	800490e <HAL_ADC_Init+0x176>
 800490a:	4a62      	ldr	r2, [pc, #392]	@ (8004a94 <HAL_ADC_Init+0x2fc>)
 800490c:	e000      	b.n	8004910 <HAL_ADC_Init+0x178>
 800490e:	4a62      	ldr	r2, [pc, #392]	@ (8004a98 <HAL_ADC_Init+0x300>)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	4619      	mov	r1, r3
 8004916:	4610      	mov	r0, r2
 8004918:	f7ff fd20 	bl	800435c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	7f5b      	ldrb	r3, [r3, #29]
 8004920:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004926:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800492c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004932:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800493a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800493c:	4313      	orrs	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004946:	2b01      	cmp	r3, #1
 8004948:	d106      	bne.n	8004958 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800494e:	3b01      	subs	r3, #1
 8004950:	045b      	lsls	r3, r3, #17
 8004952:	69ba      	ldr	r2, [r7, #24]
 8004954:	4313      	orrs	r3, r2
 8004956:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800495c:	2b00      	cmp	r3, #0
 800495e:	d009      	beq.n	8004974 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004964:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800496e:	69ba      	ldr	r2, [r7, #24]
 8004970:	4313      	orrs	r3, r2
 8004972:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68da      	ldr	r2, [r3, #12]
 800497a:	4b48      	ldr	r3, [pc, #288]	@ (8004a9c <HAL_ADC_Init+0x304>)
 800497c:	4013      	ands	r3, r2
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6812      	ldr	r2, [r2, #0]
 8004982:	69b9      	ldr	r1, [r7, #24]
 8004984:	430b      	orrs	r3, r1
 8004986:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	430a      	orrs	r2, r1
 800499c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7ff fee4 	bl	8004770 <LL_ADC_INJ_IsConversionOngoing>
 80049a8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d17f      	bne.n	8004ab0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d17c      	bne.n	8004ab0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80049ba:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80049c2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80049c4:	4313      	orrs	r3, r2
 80049c6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049d2:	f023 0302 	bic.w	r3, r3, #2
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	6812      	ldr	r2, [r2, #0]
 80049da:	69b9      	ldr	r1, [r7, #24]
 80049dc:	430b      	orrs	r3, r1
 80049de:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d017      	beq.n	8004a18 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	691a      	ldr	r2, [r3, #16]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80049f6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004a00:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004a04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	6911      	ldr	r1, [r2, #16]
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	6812      	ldr	r2, [r2, #0]
 8004a10:	430b      	orrs	r3, r1
 8004a12:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004a16:	e013      	b.n	8004a40 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	691a      	ldr	r2, [r3, #16]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004a26:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	6812      	ldr	r2, [r2, #0]
 8004a34:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004a38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a3c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d12a      	bne.n	8004aa0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004a54:	f023 0304 	bic.w	r3, r3, #4
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004a60:	4311      	orrs	r1, r2
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004a66:	4311      	orrs	r1, r2
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f042 0201 	orr.w	r2, r2, #1
 8004a78:	611a      	str	r2, [r3, #16]
 8004a7a:	e019      	b.n	8004ab0 <HAL_ADC_Init+0x318>
 8004a7c:	20000228 	.word	0x20000228
 8004a80:	053e2d63 	.word	0x053e2d63
 8004a84:	50000100 	.word	0x50000100
 8004a88:	50000400 	.word	0x50000400
 8004a8c:	50000500 	.word	0x50000500
 8004a90:	50000600 	.word	0x50000600
 8004a94:	50000300 	.word	0x50000300
 8004a98:	50000700 	.word	0x50000700
 8004a9c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	691a      	ldr	r2, [r3, #16]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0201 	bic.w	r2, r2, #1
 8004aae:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d10c      	bne.n	8004ad2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004abe:	f023 010f 	bic.w	r1, r3, #15
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a1b      	ldr	r3, [r3, #32]
 8004ac6:	1e5a      	subs	r2, r3, #1
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	430a      	orrs	r2, r1
 8004ace:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ad0:	e007      	b.n	8004ae2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f022 020f 	bic.w	r2, r2, #15
 8004ae0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ae6:	f023 0303 	bic.w	r3, r3, #3
 8004aea:	f043 0201 	orr.w	r2, r3, #1
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004af2:	e007      	b.n	8004b04 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af8:	f043 0210 	orr.w	r2, r3, #16
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004b04:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3724      	adds	r7, #36	@ 0x24
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd90      	pop	{r4, r7, pc}
 8004b0e:	bf00      	nop

08004b10 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b24:	d004      	beq.n	8004b30 <HAL_ADC_Start_DMA+0x20>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a5a      	ldr	r2, [pc, #360]	@ (8004c94 <HAL_ADC_Start_DMA+0x184>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d101      	bne.n	8004b34 <HAL_ADC_Start_DMA+0x24>
 8004b30:	4b59      	ldr	r3, [pc, #356]	@ (8004c98 <HAL_ADC_Start_DMA+0x188>)
 8004b32:	e000      	b.n	8004b36 <HAL_ADC_Start_DMA+0x26>
 8004b34:	4b59      	ldr	r3, [pc, #356]	@ (8004c9c <HAL_ADC_Start_DMA+0x18c>)
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7ff fd70 	bl	800461c <LL_ADC_GetMultimode>
 8004b3c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7ff fe01 	bl	800474a <LL_ADC_REG_IsConversionOngoing>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	f040 809b 	bne.w	8004c86 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d101      	bne.n	8004b5e <HAL_ADC_Start_DMA+0x4e>
 8004b5a:	2302      	movs	r3, #2
 8004b5c:	e096      	b.n	8004c8c <HAL_ADC_Start_DMA+0x17c>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a4d      	ldr	r2, [pc, #308]	@ (8004ca0 <HAL_ADC_Start_DMA+0x190>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d008      	beq.n	8004b82 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d005      	beq.n	8004b82 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	2b05      	cmp	r3, #5
 8004b7a:	d002      	beq.n	8004b82 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	2b09      	cmp	r3, #9
 8004b80:	d17a      	bne.n	8004c78 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f000 fcf6 	bl	8005574 <ADC_Enable>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004b8c:	7dfb      	ldrb	r3, [r7, #23]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d16d      	bne.n	8004c6e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b96:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004b9a:	f023 0301 	bic.w	r3, r3, #1
 8004b9e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a3a      	ldr	r2, [pc, #232]	@ (8004c94 <HAL_ADC_Start_DMA+0x184>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d009      	beq.n	8004bc4 <HAL_ADC_Start_DMA+0xb4>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a3b      	ldr	r2, [pc, #236]	@ (8004ca4 <HAL_ADC_Start_DMA+0x194>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d002      	beq.n	8004bc0 <HAL_ADC_Start_DMA+0xb0>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	e003      	b.n	8004bc8 <HAL_ADC_Start_DMA+0xb8>
 8004bc0:	4b39      	ldr	r3, [pc, #228]	@ (8004ca8 <HAL_ADC_Start_DMA+0x198>)
 8004bc2:	e001      	b.n	8004bc8 <HAL_ADC_Start_DMA+0xb8>
 8004bc4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	6812      	ldr	r2, [r2, #0]
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d002      	beq.n	8004bd6 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d105      	bne.n	8004be2 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bda:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d006      	beq.n	8004bfc <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bf2:	f023 0206 	bic.w	r2, r3, #6
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	661a      	str	r2, [r3, #96]	@ 0x60
 8004bfa:	e002      	b.n	8004c02 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c06:	4a29      	ldr	r2, [pc, #164]	@ (8004cac <HAL_ADC_Start_DMA+0x19c>)
 8004c08:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c0e:	4a28      	ldr	r2, [pc, #160]	@ (8004cb0 <HAL_ADC_Start_DMA+0x1a0>)
 8004c10:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c16:	4a27      	ldr	r2, [pc, #156]	@ (8004cb4 <HAL_ADC_Start_DMA+0x1a4>)
 8004c18:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	221c      	movs	r2, #28
 8004c20:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f042 0210 	orr.w	r2, r2, #16
 8004c38:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68da      	ldr	r2, [r3, #12]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f042 0201 	orr.w	r2, r2, #1
 8004c48:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	3340      	adds	r3, #64	@ 0x40
 8004c54:	4619      	mov	r1, r3
 8004c56:	68ba      	ldr	r2, [r7, #8]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f001 f89b 	bl	8005d94 <HAL_DMA_Start_IT>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7ff fd5b 	bl	8004722 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004c6c:	e00d      	b.n	8004c8a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8004c76:	e008      	b.n	8004c8a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004c84:	e001      	b.n	8004c8a <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004c86:	2302      	movs	r3, #2
 8004c88:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004c8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3718      	adds	r7, #24
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	50000100 	.word	0x50000100
 8004c98:	50000300 	.word	0x50000300
 8004c9c:	50000700 	.word	0x50000700
 8004ca0:	50000600 	.word	0x50000600
 8004ca4:	50000500 	.word	0x50000500
 8004ca8:	50000400 	.word	0x50000400
 8004cac:	080056a1 	.word	0x080056a1
 8004cb0:	08005779 	.word	0x08005779
 8004cb4:	08005795 	.word	0x08005795

08004cb8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004cd4:	bf00      	nop
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004ce8:	bf00      	nop
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b0b6      	sub	sp, #216	@ 0xd8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004d04:	2300      	movs	r3, #0
 8004d06:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d102      	bne.n	8004d18 <HAL_ADC_ConfigChannel+0x24>
 8004d12:	2302      	movs	r3, #2
 8004d14:	f000 bc13 	b.w	800553e <HAL_ADC_ConfigChannel+0x84a>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4618      	mov	r0, r3
 8004d26:	f7ff fd10 	bl	800474a <LL_ADC_REG_IsConversionOngoing>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f040 83f3 	bne.w	8005518 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6818      	ldr	r0, [r3, #0]
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	6859      	ldr	r1, [r3, #4]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	461a      	mov	r2, r3
 8004d40:	f7ff fbf1 	bl	8004526 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7ff fcfe 	bl	800474a <LL_ADC_REG_IsConversionOngoing>
 8004d4e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f7ff fd0a 	bl	8004770 <LL_ADC_INJ_IsConversionOngoing>
 8004d5c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d60:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f040 81d9 	bne.w	800511c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	f040 81d4 	bne.w	800511c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d7c:	d10f      	bne.n	8004d9e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6818      	ldr	r0, [r3, #0]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2200      	movs	r2, #0
 8004d88:	4619      	mov	r1, r3
 8004d8a:	f7ff fbf8 	bl	800457e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7ff fb9f 	bl	80044da <LL_ADC_SetSamplingTimeCommonConfig>
 8004d9c:	e00e      	b.n	8004dbc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6818      	ldr	r0, [r3, #0]
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	6819      	ldr	r1, [r3, #0]
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	461a      	mov	r2, r3
 8004dac:	f7ff fbe7 	bl	800457e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2100      	movs	r1, #0
 8004db6:	4618      	mov	r0, r3
 8004db8:	f7ff fb8f 	bl	80044da <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	695a      	ldr	r2, [r3, #20]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	08db      	lsrs	r3, r3, #3
 8004dc8:	f003 0303 	and.w	r3, r3, #3
 8004dcc:	005b      	lsls	r3, r3, #1
 8004dce:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	2b04      	cmp	r3, #4
 8004ddc:	d022      	beq.n	8004e24 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6818      	ldr	r0, [r3, #0]
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	6919      	ldr	r1, [r3, #16]
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004dee:	f7ff fae9 	bl	80043c4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6818      	ldr	r0, [r3, #0]
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	6919      	ldr	r1, [r3, #16]
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	699b      	ldr	r3, [r3, #24]
 8004dfe:	461a      	mov	r2, r3
 8004e00:	f7ff fb35 	bl	800446e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6818      	ldr	r0, [r3, #0]
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d102      	bne.n	8004e1a <HAL_ADC_ConfigChannel+0x126>
 8004e14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e18:	e000      	b.n	8004e1c <HAL_ADC_ConfigChannel+0x128>
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	f7ff fb41 	bl	80044a4 <LL_ADC_SetOffsetSaturation>
 8004e22:	e17b      	b.n	800511c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2100      	movs	r1, #0
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f7ff faee 	bl	800440c <LL_ADC_GetOffsetChannel>
 8004e30:	4603      	mov	r3, r0
 8004e32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10a      	bne.n	8004e50 <HAL_ADC_ConfigChannel+0x15c>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2100      	movs	r1, #0
 8004e40:	4618      	mov	r0, r3
 8004e42:	f7ff fae3 	bl	800440c <LL_ADC_GetOffsetChannel>
 8004e46:	4603      	mov	r3, r0
 8004e48:	0e9b      	lsrs	r3, r3, #26
 8004e4a:	f003 021f 	and.w	r2, r3, #31
 8004e4e:	e01e      	b.n	8004e8e <HAL_ADC_ConfigChannel+0x19a>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2100      	movs	r1, #0
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7ff fad8 	bl	800440c <LL_ADC_GetOffsetChannel>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e62:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004e66:	fa93 f3a3 	rbit	r3, r3
 8004e6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004e6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004e72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004e76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d101      	bne.n	8004e82 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004e7e:	2320      	movs	r3, #32
 8004e80:	e004      	b.n	8004e8c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004e82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004e86:	fab3 f383 	clz	r3, r3
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d105      	bne.n	8004ea6 <HAL_ADC_ConfigChannel+0x1b2>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	0e9b      	lsrs	r3, r3, #26
 8004ea0:	f003 031f 	and.w	r3, r3, #31
 8004ea4:	e018      	b.n	8004ed8 <HAL_ADC_ConfigChannel+0x1e4>
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004eb2:	fa93 f3a3 	rbit	r3, r3
 8004eb6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004eba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ebe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004ec2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004eca:	2320      	movs	r3, #32
 8004ecc:	e004      	b.n	8004ed8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004ece:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ed2:	fab3 f383 	clz	r3, r3
 8004ed6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d106      	bne.n	8004eea <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	2100      	movs	r1, #0
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff faa7 	bl	8004438 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2101      	movs	r1, #1
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f7ff fa8b 	bl	800440c <LL_ADC_GetOffsetChannel>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d10a      	bne.n	8004f16 <HAL_ADC_ConfigChannel+0x222>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2101      	movs	r1, #1
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7ff fa80 	bl	800440c <LL_ADC_GetOffsetChannel>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	0e9b      	lsrs	r3, r3, #26
 8004f10:	f003 021f 	and.w	r2, r3, #31
 8004f14:	e01e      	b.n	8004f54 <HAL_ADC_ConfigChannel+0x260>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff fa75 	bl	800440c <LL_ADC_GetOffsetChannel>
 8004f22:	4603      	mov	r3, r0
 8004f24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004f2c:	fa93 f3a3 	rbit	r3, r3
 8004f30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004f34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004f3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d101      	bne.n	8004f48 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004f44:	2320      	movs	r3, #32
 8004f46:	e004      	b.n	8004f52 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004f48:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004f4c:	fab3 f383 	clz	r3, r3
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d105      	bne.n	8004f6c <HAL_ADC_ConfigChannel+0x278>
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	0e9b      	lsrs	r3, r3, #26
 8004f66:	f003 031f 	and.w	r3, r3, #31
 8004f6a:	e018      	b.n	8004f9e <HAL_ADC_ConfigChannel+0x2aa>
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f78:	fa93 f3a3 	rbit	r3, r3
 8004f7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004f80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004f88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d101      	bne.n	8004f94 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004f90:	2320      	movs	r3, #32
 8004f92:	e004      	b.n	8004f9e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004f94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f98:	fab3 f383 	clz	r3, r3
 8004f9c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d106      	bne.n	8004fb0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	2101      	movs	r1, #1
 8004faa:	4618      	mov	r0, r3
 8004fac:	f7ff fa44 	bl	8004438 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2102      	movs	r1, #2
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f7ff fa28 	bl	800440c <LL_ADC_GetOffsetChannel>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d10a      	bne.n	8004fdc <HAL_ADC_ConfigChannel+0x2e8>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2102      	movs	r1, #2
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7ff fa1d 	bl	800440c <LL_ADC_GetOffsetChannel>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	0e9b      	lsrs	r3, r3, #26
 8004fd6:	f003 021f 	and.w	r2, r3, #31
 8004fda:	e01e      	b.n	800501a <HAL_ADC_ConfigChannel+0x326>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2102      	movs	r1, #2
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f7ff fa12 	bl	800440c <LL_ADC_GetOffsetChannel>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ff2:	fa93 f3a3 	rbit	r3, r3
 8004ff6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004ffa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004ffe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005002:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800500a:	2320      	movs	r3, #32
 800500c:	e004      	b.n	8005018 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800500e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005012:	fab3 f383 	clz	r3, r3
 8005016:	b2db      	uxtb	r3, r3
 8005018:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005022:	2b00      	cmp	r3, #0
 8005024:	d105      	bne.n	8005032 <HAL_ADC_ConfigChannel+0x33e>
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	0e9b      	lsrs	r3, r3, #26
 800502c:	f003 031f 	and.w	r3, r3, #31
 8005030:	e016      	b.n	8005060 <HAL_ADC_ConfigChannel+0x36c>
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800503a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800503e:	fa93 f3a3 	rbit	r3, r3
 8005042:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005044:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005046:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800504a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800504e:	2b00      	cmp	r3, #0
 8005050:	d101      	bne.n	8005056 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8005052:	2320      	movs	r3, #32
 8005054:	e004      	b.n	8005060 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005056:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800505a:	fab3 f383 	clz	r3, r3
 800505e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005060:	429a      	cmp	r2, r3
 8005062:	d106      	bne.n	8005072 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2200      	movs	r2, #0
 800506a:	2102      	movs	r1, #2
 800506c:	4618      	mov	r0, r3
 800506e:	f7ff f9e3 	bl	8004438 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2103      	movs	r1, #3
 8005078:	4618      	mov	r0, r3
 800507a:	f7ff f9c7 	bl	800440c <LL_ADC_GetOffsetChannel>
 800507e:	4603      	mov	r3, r0
 8005080:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005084:	2b00      	cmp	r3, #0
 8005086:	d10a      	bne.n	800509e <HAL_ADC_ConfigChannel+0x3aa>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2103      	movs	r1, #3
 800508e:	4618      	mov	r0, r3
 8005090:	f7ff f9bc 	bl	800440c <LL_ADC_GetOffsetChannel>
 8005094:	4603      	mov	r3, r0
 8005096:	0e9b      	lsrs	r3, r3, #26
 8005098:	f003 021f 	and.w	r2, r3, #31
 800509c:	e017      	b.n	80050ce <HAL_ADC_ConfigChannel+0x3da>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2103      	movs	r1, #3
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7ff f9b1 	bl	800440c <LL_ADC_GetOffsetChannel>
 80050aa:	4603      	mov	r3, r0
 80050ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050b0:	fa93 f3a3 	rbit	r3, r3
 80050b4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80050b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050b8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80050ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80050c0:	2320      	movs	r3, #32
 80050c2:	e003      	b.n	80050cc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80050c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050c6:	fab3 f383 	clz	r3, r3
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d105      	bne.n	80050e6 <HAL_ADC_ConfigChannel+0x3f2>
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	0e9b      	lsrs	r3, r3, #26
 80050e0:	f003 031f 	and.w	r3, r3, #31
 80050e4:	e011      	b.n	800510a <HAL_ADC_ConfigChannel+0x416>
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050ee:	fa93 f3a3 	rbit	r3, r3
 80050f2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80050f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80050f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d101      	bne.n	8005102 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80050fe:	2320      	movs	r3, #32
 8005100:	e003      	b.n	800510a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005102:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005104:	fab3 f383 	clz	r3, r3
 8005108:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800510a:	429a      	cmp	r2, r3
 800510c:	d106      	bne.n	800511c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2200      	movs	r2, #0
 8005114:	2103      	movs	r1, #3
 8005116:	4618      	mov	r0, r3
 8005118:	f7ff f98e 	bl	8004438 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4618      	mov	r0, r3
 8005122:	f7ff faeb 	bl	80046fc <LL_ADC_IsEnabled>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	f040 813d 	bne.w	80053a8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6818      	ldr	r0, [r3, #0]
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	6819      	ldr	r1, [r3, #0]
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	461a      	mov	r2, r3
 800513c:	f7ff fa4a 	bl	80045d4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	4aa2      	ldr	r2, [pc, #648]	@ (80053d0 <HAL_ADC_ConfigChannel+0x6dc>)
 8005146:	4293      	cmp	r3, r2
 8005148:	f040 812e 	bne.w	80053a8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005158:	2b00      	cmp	r3, #0
 800515a:	d10b      	bne.n	8005174 <HAL_ADC_ConfigChannel+0x480>
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	0e9b      	lsrs	r3, r3, #26
 8005162:	3301      	adds	r3, #1
 8005164:	f003 031f 	and.w	r3, r3, #31
 8005168:	2b09      	cmp	r3, #9
 800516a:	bf94      	ite	ls
 800516c:	2301      	movls	r3, #1
 800516e:	2300      	movhi	r3, #0
 8005170:	b2db      	uxtb	r3, r3
 8005172:	e019      	b.n	80051a8 <HAL_ADC_ConfigChannel+0x4b4>
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800517a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800517c:	fa93 f3a3 	rbit	r3, r3
 8005180:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005182:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005184:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005186:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005188:	2b00      	cmp	r3, #0
 800518a:	d101      	bne.n	8005190 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800518c:	2320      	movs	r3, #32
 800518e:	e003      	b.n	8005198 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005190:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005192:	fab3 f383 	clz	r3, r3
 8005196:	b2db      	uxtb	r3, r3
 8005198:	3301      	adds	r3, #1
 800519a:	f003 031f 	and.w	r3, r3, #31
 800519e:	2b09      	cmp	r3, #9
 80051a0:	bf94      	ite	ls
 80051a2:	2301      	movls	r3, #1
 80051a4:	2300      	movhi	r3, #0
 80051a6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d079      	beq.n	80052a0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d107      	bne.n	80051c8 <HAL_ADC_ConfigChannel+0x4d4>
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	0e9b      	lsrs	r3, r3, #26
 80051be:	3301      	adds	r3, #1
 80051c0:	069b      	lsls	r3, r3, #26
 80051c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80051c6:	e015      	b.n	80051f4 <HAL_ADC_ConfigChannel+0x500>
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051d0:	fa93 f3a3 	rbit	r3, r3
 80051d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80051d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051d8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80051da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d101      	bne.n	80051e4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80051e0:	2320      	movs	r3, #32
 80051e2:	e003      	b.n	80051ec <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80051e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051e6:	fab3 f383 	clz	r3, r3
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	3301      	adds	r3, #1
 80051ee:	069b      	lsls	r3, r3, #26
 80051f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d109      	bne.n	8005214 <HAL_ADC_ConfigChannel+0x520>
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	0e9b      	lsrs	r3, r3, #26
 8005206:	3301      	adds	r3, #1
 8005208:	f003 031f 	and.w	r3, r3, #31
 800520c:	2101      	movs	r1, #1
 800520e:	fa01 f303 	lsl.w	r3, r1, r3
 8005212:	e017      	b.n	8005244 <HAL_ADC_ConfigChannel+0x550>
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800521c:	fa93 f3a3 	rbit	r3, r3
 8005220:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005222:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005224:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005226:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800522c:	2320      	movs	r3, #32
 800522e:	e003      	b.n	8005238 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005230:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005232:	fab3 f383 	clz	r3, r3
 8005236:	b2db      	uxtb	r3, r3
 8005238:	3301      	adds	r3, #1
 800523a:	f003 031f 	and.w	r3, r3, #31
 800523e:	2101      	movs	r1, #1
 8005240:	fa01 f303 	lsl.w	r3, r1, r3
 8005244:	ea42 0103 	orr.w	r1, r2, r3
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10a      	bne.n	800526a <HAL_ADC_ConfigChannel+0x576>
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	0e9b      	lsrs	r3, r3, #26
 800525a:	3301      	adds	r3, #1
 800525c:	f003 021f 	and.w	r2, r3, #31
 8005260:	4613      	mov	r3, r2
 8005262:	005b      	lsls	r3, r3, #1
 8005264:	4413      	add	r3, r2
 8005266:	051b      	lsls	r3, r3, #20
 8005268:	e018      	b.n	800529c <HAL_ADC_ConfigChannel+0x5a8>
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005272:	fa93 f3a3 	rbit	r3, r3
 8005276:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800527a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800527c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8005282:	2320      	movs	r3, #32
 8005284:	e003      	b.n	800528e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005286:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005288:	fab3 f383 	clz	r3, r3
 800528c:	b2db      	uxtb	r3, r3
 800528e:	3301      	adds	r3, #1
 8005290:	f003 021f 	and.w	r2, r3, #31
 8005294:	4613      	mov	r3, r2
 8005296:	005b      	lsls	r3, r3, #1
 8005298:	4413      	add	r3, r2
 800529a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800529c:	430b      	orrs	r3, r1
 800529e:	e07e      	b.n	800539e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d107      	bne.n	80052bc <HAL_ADC_ConfigChannel+0x5c8>
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	0e9b      	lsrs	r3, r3, #26
 80052b2:	3301      	adds	r3, #1
 80052b4:	069b      	lsls	r3, r3, #26
 80052b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80052ba:	e015      	b.n	80052e8 <HAL_ADC_ConfigChannel+0x5f4>
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c4:	fa93 f3a3 	rbit	r3, r3
 80052c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80052ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052cc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80052ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80052d4:	2320      	movs	r3, #32
 80052d6:	e003      	b.n	80052e0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80052d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052da:	fab3 f383 	clz	r3, r3
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	3301      	adds	r3, #1
 80052e2:	069b      	lsls	r3, r3, #26
 80052e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d109      	bne.n	8005308 <HAL_ADC_ConfigChannel+0x614>
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	0e9b      	lsrs	r3, r3, #26
 80052fa:	3301      	adds	r3, #1
 80052fc:	f003 031f 	and.w	r3, r3, #31
 8005300:	2101      	movs	r1, #1
 8005302:	fa01 f303 	lsl.w	r3, r1, r3
 8005306:	e017      	b.n	8005338 <HAL_ADC_ConfigChannel+0x644>
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530e:	6a3b      	ldr	r3, [r7, #32]
 8005310:	fa93 f3a3 	rbit	r3, r3
 8005314:	61fb      	str	r3, [r7, #28]
  return result;
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800531a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005320:	2320      	movs	r3, #32
 8005322:	e003      	b.n	800532c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005326:	fab3 f383 	clz	r3, r3
 800532a:	b2db      	uxtb	r3, r3
 800532c:	3301      	adds	r3, #1
 800532e:	f003 031f 	and.w	r3, r3, #31
 8005332:	2101      	movs	r1, #1
 8005334:	fa01 f303 	lsl.w	r3, r1, r3
 8005338:	ea42 0103 	orr.w	r1, r2, r3
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005344:	2b00      	cmp	r3, #0
 8005346:	d10d      	bne.n	8005364 <HAL_ADC_ConfigChannel+0x670>
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	0e9b      	lsrs	r3, r3, #26
 800534e:	3301      	adds	r3, #1
 8005350:	f003 021f 	and.w	r2, r3, #31
 8005354:	4613      	mov	r3, r2
 8005356:	005b      	lsls	r3, r3, #1
 8005358:	4413      	add	r3, r2
 800535a:	3b1e      	subs	r3, #30
 800535c:	051b      	lsls	r3, r3, #20
 800535e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005362:	e01b      	b.n	800539c <HAL_ADC_ConfigChannel+0x6a8>
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	fa93 f3a3 	rbit	r3, r3
 8005370:	613b      	str	r3, [r7, #16]
  return result;
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800537c:	2320      	movs	r3, #32
 800537e:	e003      	b.n	8005388 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	fab3 f383 	clz	r3, r3
 8005386:	b2db      	uxtb	r3, r3
 8005388:	3301      	adds	r3, #1
 800538a:	f003 021f 	and.w	r2, r3, #31
 800538e:	4613      	mov	r3, r2
 8005390:	005b      	lsls	r3, r3, #1
 8005392:	4413      	add	r3, r2
 8005394:	3b1e      	subs	r3, #30
 8005396:	051b      	lsls	r3, r3, #20
 8005398:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800539c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800539e:	683a      	ldr	r2, [r7, #0]
 80053a0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053a2:	4619      	mov	r1, r3
 80053a4:	f7ff f8eb 	bl	800457e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	4b09      	ldr	r3, [pc, #36]	@ (80053d4 <HAL_ADC_ConfigChannel+0x6e0>)
 80053ae:	4013      	ands	r3, r2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	f000 80be 	beq.w	8005532 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053be:	d004      	beq.n	80053ca <HAL_ADC_ConfigChannel+0x6d6>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a04      	ldr	r2, [pc, #16]	@ (80053d8 <HAL_ADC_ConfigChannel+0x6e4>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d10a      	bne.n	80053e0 <HAL_ADC_ConfigChannel+0x6ec>
 80053ca:	4b04      	ldr	r3, [pc, #16]	@ (80053dc <HAL_ADC_ConfigChannel+0x6e8>)
 80053cc:	e009      	b.n	80053e2 <HAL_ADC_ConfigChannel+0x6ee>
 80053ce:	bf00      	nop
 80053d0:	407f0000 	.word	0x407f0000
 80053d4:	80080000 	.word	0x80080000
 80053d8:	50000100 	.word	0x50000100
 80053dc:	50000300 	.word	0x50000300
 80053e0:	4b59      	ldr	r3, [pc, #356]	@ (8005548 <HAL_ADC_ConfigChannel+0x854>)
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7fe ffe0 	bl	80043a8 <LL_ADC_GetCommonPathInternalCh>
 80053e8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a56      	ldr	r2, [pc, #344]	@ (800554c <HAL_ADC_ConfigChannel+0x858>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d004      	beq.n	8005400 <HAL_ADC_ConfigChannel+0x70c>
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a55      	ldr	r2, [pc, #340]	@ (8005550 <HAL_ADC_ConfigChannel+0x85c>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d13a      	bne.n	8005476 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005400:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005404:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d134      	bne.n	8005476 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005414:	d005      	beq.n	8005422 <HAL_ADC_ConfigChannel+0x72e>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a4e      	ldr	r2, [pc, #312]	@ (8005554 <HAL_ADC_ConfigChannel+0x860>)
 800541c:	4293      	cmp	r3, r2
 800541e:	f040 8085 	bne.w	800552c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800542a:	d004      	beq.n	8005436 <HAL_ADC_ConfigChannel+0x742>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a49      	ldr	r2, [pc, #292]	@ (8005558 <HAL_ADC_ConfigChannel+0x864>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d101      	bne.n	800543a <HAL_ADC_ConfigChannel+0x746>
 8005436:	4a49      	ldr	r2, [pc, #292]	@ (800555c <HAL_ADC_ConfigChannel+0x868>)
 8005438:	e000      	b.n	800543c <HAL_ADC_ConfigChannel+0x748>
 800543a:	4a43      	ldr	r2, [pc, #268]	@ (8005548 <HAL_ADC_ConfigChannel+0x854>)
 800543c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005440:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005444:	4619      	mov	r1, r3
 8005446:	4610      	mov	r0, r2
 8005448:	f7fe ff9b 	bl	8004382 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800544c:	4b44      	ldr	r3, [pc, #272]	@ (8005560 <HAL_ADC_ConfigChannel+0x86c>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	099b      	lsrs	r3, r3, #6
 8005452:	4a44      	ldr	r2, [pc, #272]	@ (8005564 <HAL_ADC_ConfigChannel+0x870>)
 8005454:	fba2 2303 	umull	r2, r3, r2, r3
 8005458:	099b      	lsrs	r3, r3, #6
 800545a:	1c5a      	adds	r2, r3, #1
 800545c:	4613      	mov	r3, r2
 800545e:	005b      	lsls	r3, r3, #1
 8005460:	4413      	add	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005466:	e002      	b.n	800546e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	3b01      	subs	r3, #1
 800546c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1f9      	bne.n	8005468 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005474:	e05a      	b.n	800552c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a3b      	ldr	r2, [pc, #236]	@ (8005568 <HAL_ADC_ConfigChannel+0x874>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d125      	bne.n	80054cc <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005480:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005484:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d11f      	bne.n	80054cc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a31      	ldr	r2, [pc, #196]	@ (8005558 <HAL_ADC_ConfigChannel+0x864>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d104      	bne.n	80054a0 <HAL_ADC_ConfigChannel+0x7ac>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a34      	ldr	r2, [pc, #208]	@ (800556c <HAL_ADC_ConfigChannel+0x878>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d047      	beq.n	8005530 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054a8:	d004      	beq.n	80054b4 <HAL_ADC_ConfigChannel+0x7c0>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a2a      	ldr	r2, [pc, #168]	@ (8005558 <HAL_ADC_ConfigChannel+0x864>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d101      	bne.n	80054b8 <HAL_ADC_ConfigChannel+0x7c4>
 80054b4:	4a29      	ldr	r2, [pc, #164]	@ (800555c <HAL_ADC_ConfigChannel+0x868>)
 80054b6:	e000      	b.n	80054ba <HAL_ADC_ConfigChannel+0x7c6>
 80054b8:	4a23      	ldr	r2, [pc, #140]	@ (8005548 <HAL_ADC_ConfigChannel+0x854>)
 80054ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80054c2:	4619      	mov	r1, r3
 80054c4:	4610      	mov	r0, r2
 80054c6:	f7fe ff5c 	bl	8004382 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80054ca:	e031      	b.n	8005530 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a27      	ldr	r2, [pc, #156]	@ (8005570 <HAL_ADC_ConfigChannel+0x87c>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d12d      	bne.n	8005532 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80054d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d127      	bne.n	8005532 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005558 <HAL_ADC_ConfigChannel+0x864>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d022      	beq.n	8005532 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054f4:	d004      	beq.n	8005500 <HAL_ADC_ConfigChannel+0x80c>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a17      	ldr	r2, [pc, #92]	@ (8005558 <HAL_ADC_ConfigChannel+0x864>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d101      	bne.n	8005504 <HAL_ADC_ConfigChannel+0x810>
 8005500:	4a16      	ldr	r2, [pc, #88]	@ (800555c <HAL_ADC_ConfigChannel+0x868>)
 8005502:	e000      	b.n	8005506 <HAL_ADC_ConfigChannel+0x812>
 8005504:	4a10      	ldr	r2, [pc, #64]	@ (8005548 <HAL_ADC_ConfigChannel+0x854>)
 8005506:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800550a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800550e:	4619      	mov	r1, r3
 8005510:	4610      	mov	r0, r2
 8005512:	f7fe ff36 	bl	8004382 <LL_ADC_SetCommonPathInternalCh>
 8005516:	e00c      	b.n	8005532 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800551c:	f043 0220 	orr.w	r2, r3, #32
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800552a:	e002      	b.n	8005532 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800552c:	bf00      	nop
 800552e:	e000      	b.n	8005532 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005530:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800553a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800553e:	4618      	mov	r0, r3
 8005540:	37d8      	adds	r7, #216	@ 0xd8
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	50000700 	.word	0x50000700
 800554c:	c3210000 	.word	0xc3210000
 8005550:	90c00010 	.word	0x90c00010
 8005554:	50000600 	.word	0x50000600
 8005558:	50000100 	.word	0x50000100
 800555c:	50000300 	.word	0x50000300
 8005560:	20000228 	.word	0x20000228
 8005564:	053e2d63 	.word	0x053e2d63
 8005568:	c7520000 	.word	0xc7520000
 800556c:	50000500 	.word	0x50000500
 8005570:	cb840000 	.word	0xcb840000

08005574 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800557c:	2300      	movs	r3, #0
 800557e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4618      	mov	r0, r3
 8005586:	f7ff f8b9 	bl	80046fc <LL_ADC_IsEnabled>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d176      	bne.n	800567e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689a      	ldr	r2, [r3, #8]
 8005596:	4b3c      	ldr	r3, [pc, #240]	@ (8005688 <ADC_Enable+0x114>)
 8005598:	4013      	ands	r3, r2
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00d      	beq.n	80055ba <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055a2:	f043 0210 	orr.w	r2, r3, #16
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055ae:	f043 0201 	orr.w	r2, r3, #1
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e062      	b.n	8005680 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4618      	mov	r0, r3
 80055c0:	f7ff f888 	bl	80046d4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055cc:	d004      	beq.n	80055d8 <ADC_Enable+0x64>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a2e      	ldr	r2, [pc, #184]	@ (800568c <ADC_Enable+0x118>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d101      	bne.n	80055dc <ADC_Enable+0x68>
 80055d8:	4b2d      	ldr	r3, [pc, #180]	@ (8005690 <ADC_Enable+0x11c>)
 80055da:	e000      	b.n	80055de <ADC_Enable+0x6a>
 80055dc:	4b2d      	ldr	r3, [pc, #180]	@ (8005694 <ADC_Enable+0x120>)
 80055de:	4618      	mov	r0, r3
 80055e0:	f7fe fee2 	bl	80043a8 <LL_ADC_GetCommonPathInternalCh>
 80055e4:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80055e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d013      	beq.n	8005616 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055ee:	4b2a      	ldr	r3, [pc, #168]	@ (8005698 <ADC_Enable+0x124>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	099b      	lsrs	r3, r3, #6
 80055f4:	4a29      	ldr	r2, [pc, #164]	@ (800569c <ADC_Enable+0x128>)
 80055f6:	fba2 2303 	umull	r2, r3, r2, r3
 80055fa:	099b      	lsrs	r3, r3, #6
 80055fc:	1c5a      	adds	r2, r3, #1
 80055fe:	4613      	mov	r3, r2
 8005600:	005b      	lsls	r3, r3, #1
 8005602:	4413      	add	r3, r2
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005608:	e002      	b.n	8005610 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	3b01      	subs	r3, #1
 800560e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1f9      	bne.n	800560a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005616:	f7fe fe73 	bl	8004300 <HAL_GetTick>
 800561a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800561c:	e028      	b.n	8005670 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4618      	mov	r0, r3
 8005624:	f7ff f86a 	bl	80046fc <LL_ADC_IsEnabled>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d104      	bne.n	8005638 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff f84e 	bl	80046d4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005638:	f7fe fe62 	bl	8004300 <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	2b02      	cmp	r3, #2
 8005644:	d914      	bls.n	8005670 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0301 	and.w	r3, r3, #1
 8005650:	2b01      	cmp	r3, #1
 8005652:	d00d      	beq.n	8005670 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005658:	f043 0210 	orr.w	r2, r3, #16
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005664:	f043 0201 	orr.w	r2, r3, #1
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e007      	b.n	8005680 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b01      	cmp	r3, #1
 800567c:	d1cf      	bne.n	800561e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3710      	adds	r7, #16
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}
 8005688:	8000003f 	.word	0x8000003f
 800568c:	50000100 	.word	0x50000100
 8005690:	50000300 	.word	0x50000300
 8005694:	50000700 	.word	0x50000700
 8005698:	20000228 	.word	0x20000228
 800569c:	053e2d63 	.word	0x053e2d63

080056a0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ac:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056b2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d14b      	bne.n	8005752 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056be:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0308 	and.w	r3, r3, #8
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d021      	beq.n	8005718 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	f7fe ff11 	bl	8004500 <LL_ADC_REG_IsTriggerSourceSWStart>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d032      	beq.n	800574a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d12b      	bne.n	800574a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056f6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005702:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d11f      	bne.n	800574a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800570e:	f043 0201 	orr.w	r2, r3, #1
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005716:	e018      	b.n	800574a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f003 0302 	and.w	r3, r3, #2
 8005722:	2b00      	cmp	r3, #0
 8005724:	d111      	bne.n	800574a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800572a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005736:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d105      	bne.n	800574a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005742:	f043 0201 	orr.w	r2, r3, #1
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800574a:	68f8      	ldr	r0, [r7, #12]
 800574c:	f7ff fab4 	bl	8004cb8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005750:	e00e      	b.n	8005770 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005756:	f003 0310 	and.w	r3, r3, #16
 800575a:	2b00      	cmp	r3, #0
 800575c:	d003      	beq.n	8005766 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f7ff fabe 	bl	8004ce0 <HAL_ADC_ErrorCallback>
}
 8005764:	e004      	b.n	8005770 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800576a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	4798      	blx	r3
}
 8005770:	bf00      	nop
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005784:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f7ff faa0 	bl	8004ccc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800578c:	bf00      	nop
 800578e:	3710      	adds	r7, #16
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b084      	sub	sp, #16
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057b2:	f043 0204 	orr.w	r2, r3, #4
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f7ff fa90 	bl	8004ce0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80057c0:	bf00      	nop
 80057c2:	3710      	adds	r7, #16
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <LL_ADC_IsEnabled>:
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d101      	bne.n	80057e0 <LL_ADC_IsEnabled+0x18>
 80057dc:	2301      	movs	r3, #1
 80057de:	e000      	b.n	80057e2 <LL_ADC_IsEnabled+0x1a>
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <LL_ADC_REG_IsConversionOngoing>:
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f003 0304 	and.w	r3, r3, #4
 80057fe:	2b04      	cmp	r3, #4
 8005800:	d101      	bne.n	8005806 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005802:	2301      	movs	r3, #1
 8005804:	e000      	b.n	8005808 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005814:	b590      	push	{r4, r7, lr}
 8005816:	b0a1      	sub	sp, #132	@ 0x84
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800581e:	2300      	movs	r3, #0
 8005820:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800582a:	2b01      	cmp	r3, #1
 800582c:	d101      	bne.n	8005832 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800582e:	2302      	movs	r3, #2
 8005830:	e0e7      	b.n	8005a02 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800583a:	2300      	movs	r3, #0
 800583c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800583e:	2300      	movs	r3, #0
 8005840:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800584a:	d102      	bne.n	8005852 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800584c:	4b6f      	ldr	r3, [pc, #444]	@ (8005a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800584e:	60bb      	str	r3, [r7, #8]
 8005850:	e009      	b.n	8005866 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a6e      	ldr	r2, [pc, #440]	@ (8005a10 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d102      	bne.n	8005862 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800585c:	4b6d      	ldr	r3, [pc, #436]	@ (8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800585e:	60bb      	str	r3, [r7, #8]
 8005860:	e001      	b.n	8005866 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005862:	2300      	movs	r3, #0
 8005864:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d10b      	bne.n	8005884 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005870:	f043 0220 	orr.w	r2, r3, #32
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	e0be      	b.n	8005a02 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	4618      	mov	r0, r3
 8005888:	f7ff ffb1 	bl	80057ee <LL_ADC_REG_IsConversionOngoing>
 800588c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4618      	mov	r0, r3
 8005894:	f7ff ffab 	bl	80057ee <LL_ADC_REG_IsConversionOngoing>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	f040 80a0 	bne.w	80059e0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80058a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f040 809c 	bne.w	80059e0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058b0:	d004      	beq.n	80058bc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a55      	ldr	r2, [pc, #340]	@ (8005a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d101      	bne.n	80058c0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80058bc:	4b56      	ldr	r3, [pc, #344]	@ (8005a18 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80058be:	e000      	b.n	80058c2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80058c0:	4b56      	ldr	r3, [pc, #344]	@ (8005a1c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80058c2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d04b      	beq.n	8005964 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80058cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	6859      	ldr	r1, [r3, #4]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80058de:	035b      	lsls	r3, r3, #13
 80058e0:	430b      	orrs	r3, r1
 80058e2:	431a      	orrs	r2, r3
 80058e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058e6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058f0:	d004      	beq.n	80058fc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a45      	ldr	r2, [pc, #276]	@ (8005a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d10f      	bne.n	800591c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80058fc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005900:	f7ff ff62 	bl	80057c8 <LL_ADC_IsEnabled>
 8005904:	4604      	mov	r4, r0
 8005906:	4841      	ldr	r0, [pc, #260]	@ (8005a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005908:	f7ff ff5e 	bl	80057c8 <LL_ADC_IsEnabled>
 800590c:	4603      	mov	r3, r0
 800590e:	4323      	orrs	r3, r4
 8005910:	2b00      	cmp	r3, #0
 8005912:	bf0c      	ite	eq
 8005914:	2301      	moveq	r3, #1
 8005916:	2300      	movne	r3, #0
 8005918:	b2db      	uxtb	r3, r3
 800591a:	e012      	b.n	8005942 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800591c:	483c      	ldr	r0, [pc, #240]	@ (8005a10 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800591e:	f7ff ff53 	bl	80057c8 <LL_ADC_IsEnabled>
 8005922:	4604      	mov	r4, r0
 8005924:	483b      	ldr	r0, [pc, #236]	@ (8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005926:	f7ff ff4f 	bl	80057c8 <LL_ADC_IsEnabled>
 800592a:	4603      	mov	r3, r0
 800592c:	431c      	orrs	r4, r3
 800592e:	483c      	ldr	r0, [pc, #240]	@ (8005a20 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005930:	f7ff ff4a 	bl	80057c8 <LL_ADC_IsEnabled>
 8005934:	4603      	mov	r3, r0
 8005936:	4323      	orrs	r3, r4
 8005938:	2b00      	cmp	r3, #0
 800593a:	bf0c      	ite	eq
 800593c:	2301      	moveq	r3, #1
 800593e:	2300      	movne	r3, #0
 8005940:	b2db      	uxtb	r3, r3
 8005942:	2b00      	cmp	r3, #0
 8005944:	d056      	beq.n	80059f4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005946:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800594e:	f023 030f 	bic.w	r3, r3, #15
 8005952:	683a      	ldr	r2, [r7, #0]
 8005954:	6811      	ldr	r1, [r2, #0]
 8005956:	683a      	ldr	r2, [r7, #0]
 8005958:	6892      	ldr	r2, [r2, #8]
 800595a:	430a      	orrs	r2, r1
 800595c:	431a      	orrs	r2, r3
 800595e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005960:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005962:	e047      	b.n	80059f4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005964:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800596c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800596e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005978:	d004      	beq.n	8005984 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a23      	ldr	r2, [pc, #140]	@ (8005a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d10f      	bne.n	80059a4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005984:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005988:	f7ff ff1e 	bl	80057c8 <LL_ADC_IsEnabled>
 800598c:	4604      	mov	r4, r0
 800598e:	481f      	ldr	r0, [pc, #124]	@ (8005a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005990:	f7ff ff1a 	bl	80057c8 <LL_ADC_IsEnabled>
 8005994:	4603      	mov	r3, r0
 8005996:	4323      	orrs	r3, r4
 8005998:	2b00      	cmp	r3, #0
 800599a:	bf0c      	ite	eq
 800599c:	2301      	moveq	r3, #1
 800599e:	2300      	movne	r3, #0
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	e012      	b.n	80059ca <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80059a4:	481a      	ldr	r0, [pc, #104]	@ (8005a10 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80059a6:	f7ff ff0f 	bl	80057c8 <LL_ADC_IsEnabled>
 80059aa:	4604      	mov	r4, r0
 80059ac:	4819      	ldr	r0, [pc, #100]	@ (8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80059ae:	f7ff ff0b 	bl	80057c8 <LL_ADC_IsEnabled>
 80059b2:	4603      	mov	r3, r0
 80059b4:	431c      	orrs	r4, r3
 80059b6:	481a      	ldr	r0, [pc, #104]	@ (8005a20 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80059b8:	f7ff ff06 	bl	80057c8 <LL_ADC_IsEnabled>
 80059bc:	4603      	mov	r3, r0
 80059be:	4323      	orrs	r3, r4
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	bf0c      	ite	eq
 80059c4:	2301      	moveq	r3, #1
 80059c6:	2300      	movne	r3, #0
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d012      	beq.n	80059f4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80059ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80059d6:	f023 030f 	bic.w	r3, r3, #15
 80059da:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80059dc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80059de:	e009      	b.n	80059f4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059e4:	f043 0220 	orr.w	r2, r3, #32
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80059f2:	e000      	b.n	80059f6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80059f4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80059fe:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3784      	adds	r7, #132	@ 0x84
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd90      	pop	{r4, r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	50000100 	.word	0x50000100
 8005a10:	50000400 	.word	0x50000400
 8005a14:	50000500 	.word	0x50000500
 8005a18:	50000300 	.word	0x50000300
 8005a1c:	50000700 	.word	0x50000700
 8005a20:	50000600 	.word	0x50000600

08005a24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b085      	sub	sp, #20
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f003 0307 	and.w	r3, r3, #7
 8005a32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a34:	4b0c      	ldr	r3, [pc, #48]	@ (8005a68 <__NVIC_SetPriorityGrouping+0x44>)
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a3a:	68ba      	ldr	r2, [r7, #8]
 8005a3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005a40:	4013      	ands	r3, r2
 8005a42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a56:	4a04      	ldr	r2, [pc, #16]	@ (8005a68 <__NVIC_SetPriorityGrouping+0x44>)
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	60d3      	str	r3, [r2, #12]
}
 8005a5c:	bf00      	nop
 8005a5e:	3714      	adds	r7, #20
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr
 8005a68:	e000ed00 	.word	0xe000ed00

08005a6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a70:	4b04      	ldr	r3, [pc, #16]	@ (8005a84 <__NVIC_GetPriorityGrouping+0x18>)
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	0a1b      	lsrs	r3, r3, #8
 8005a76:	f003 0307 	and.w	r3, r3, #7
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr
 8005a84:	e000ed00 	.word	0xe000ed00

08005a88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	4603      	mov	r3, r0
 8005a90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	db0b      	blt.n	8005ab2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a9a:	79fb      	ldrb	r3, [r7, #7]
 8005a9c:	f003 021f 	and.w	r2, r3, #31
 8005aa0:	4907      	ldr	r1, [pc, #28]	@ (8005ac0 <__NVIC_EnableIRQ+0x38>)
 8005aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aa6:	095b      	lsrs	r3, r3, #5
 8005aa8:	2001      	movs	r0, #1
 8005aaa:	fa00 f202 	lsl.w	r2, r0, r2
 8005aae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005ab2:	bf00      	nop
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	e000e100 	.word	0xe000e100

08005ac4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	4603      	mov	r3, r0
 8005acc:	6039      	str	r1, [r7, #0]
 8005ace:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	db0a      	blt.n	8005aee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	b2da      	uxtb	r2, r3
 8005adc:	490c      	ldr	r1, [pc, #48]	@ (8005b10 <__NVIC_SetPriority+0x4c>)
 8005ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ae2:	0112      	lsls	r2, r2, #4
 8005ae4:	b2d2      	uxtb	r2, r2
 8005ae6:	440b      	add	r3, r1
 8005ae8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005aec:	e00a      	b.n	8005b04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	4908      	ldr	r1, [pc, #32]	@ (8005b14 <__NVIC_SetPriority+0x50>)
 8005af4:	79fb      	ldrb	r3, [r7, #7]
 8005af6:	f003 030f 	and.w	r3, r3, #15
 8005afa:	3b04      	subs	r3, #4
 8005afc:	0112      	lsls	r2, r2, #4
 8005afe:	b2d2      	uxtb	r2, r2
 8005b00:	440b      	add	r3, r1
 8005b02:	761a      	strb	r2, [r3, #24]
}
 8005b04:	bf00      	nop
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr
 8005b10:	e000e100 	.word	0xe000e100
 8005b14:	e000ed00 	.word	0xe000ed00

08005b18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b089      	sub	sp, #36	@ 0x24
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f003 0307 	and.w	r3, r3, #7
 8005b2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	f1c3 0307 	rsb	r3, r3, #7
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	bf28      	it	cs
 8005b36:	2304      	movcs	r3, #4
 8005b38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	3304      	adds	r3, #4
 8005b3e:	2b06      	cmp	r3, #6
 8005b40:	d902      	bls.n	8005b48 <NVIC_EncodePriority+0x30>
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	3b03      	subs	r3, #3
 8005b46:	e000      	b.n	8005b4a <NVIC_EncodePriority+0x32>
 8005b48:	2300      	movs	r3, #0
 8005b4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	fa02 f303 	lsl.w	r3, r2, r3
 8005b56:	43da      	mvns	r2, r3
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	401a      	ands	r2, r3
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b60:	f04f 31ff 	mov.w	r1, #4294967295
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	fa01 f303 	lsl.w	r3, r1, r3
 8005b6a:	43d9      	mvns	r1, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b70:	4313      	orrs	r3, r2
         );
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3724      	adds	r7, #36	@ 0x24
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
	...

08005b80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b90:	d301      	bcc.n	8005b96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b92:	2301      	movs	r3, #1
 8005b94:	e00f      	b.n	8005bb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b96:	4a0a      	ldr	r2, [pc, #40]	@ (8005bc0 <SysTick_Config+0x40>)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b9e:	210f      	movs	r1, #15
 8005ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba4:	f7ff ff8e 	bl	8005ac4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ba8:	4b05      	ldr	r3, [pc, #20]	@ (8005bc0 <SysTick_Config+0x40>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005bae:	4b04      	ldr	r3, [pc, #16]	@ (8005bc0 <SysTick_Config+0x40>)
 8005bb0:	2207      	movs	r2, #7
 8005bb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3708      	adds	r7, #8
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	e000e010 	.word	0xe000e010

08005bc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f7ff ff29 	bl	8005a24 <__NVIC_SetPriorityGrouping>
}
 8005bd2:	bf00      	nop
 8005bd4:	3708      	adds	r7, #8
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b086      	sub	sp, #24
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	4603      	mov	r3, r0
 8005be2:	60b9      	str	r1, [r7, #8]
 8005be4:	607a      	str	r2, [r7, #4]
 8005be6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005be8:	f7ff ff40 	bl	8005a6c <__NVIC_GetPriorityGrouping>
 8005bec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	68b9      	ldr	r1, [r7, #8]
 8005bf2:	6978      	ldr	r0, [r7, #20]
 8005bf4:	f7ff ff90 	bl	8005b18 <NVIC_EncodePriority>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bfe:	4611      	mov	r1, r2
 8005c00:	4618      	mov	r0, r3
 8005c02:	f7ff ff5f 	bl	8005ac4 <__NVIC_SetPriority>
}
 8005c06:	bf00      	nop
 8005c08:	3718      	adds	r7, #24
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c0e:	b580      	push	{r7, lr}
 8005c10:	b082      	sub	sp, #8
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	4603      	mov	r3, r0
 8005c16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f7ff ff33 	bl	8005a88 <__NVIC_EnableIRQ>
}
 8005c22:	bf00      	nop
 8005c24:	3708      	adds	r7, #8
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c2a:	b580      	push	{r7, lr}
 8005c2c:	b082      	sub	sp, #8
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f7ff ffa4 	bl	8005b80 <SysTick_Config>
 8005c38:	4603      	mov	r3, r0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
	...

08005c44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e08d      	b.n	8005d72 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	4b47      	ldr	r3, [pc, #284]	@ (8005d7c <HAL_DMA_Init+0x138>)
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d80f      	bhi.n	8005c82 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	461a      	mov	r2, r3
 8005c68:	4b45      	ldr	r3, [pc, #276]	@ (8005d80 <HAL_DMA_Init+0x13c>)
 8005c6a:	4413      	add	r3, r2
 8005c6c:	4a45      	ldr	r2, [pc, #276]	@ (8005d84 <HAL_DMA_Init+0x140>)
 8005c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c72:	091b      	lsrs	r3, r3, #4
 8005c74:	009a      	lsls	r2, r3, #2
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a42      	ldr	r2, [pc, #264]	@ (8005d88 <HAL_DMA_Init+0x144>)
 8005c7e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005c80:	e00e      	b.n	8005ca0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	461a      	mov	r2, r3
 8005c88:	4b40      	ldr	r3, [pc, #256]	@ (8005d8c <HAL_DMA_Init+0x148>)
 8005c8a:	4413      	add	r3, r2
 8005c8c:	4a3d      	ldr	r2, [pc, #244]	@ (8005d84 <HAL_DMA_Init+0x140>)
 8005c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c92:	091b      	lsrs	r3, r3, #4
 8005c94:	009a      	lsls	r2, r3, #2
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a3c      	ldr	r2, [pc, #240]	@ (8005d90 <HAL_DMA_Init+0x14c>)
 8005c9e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005cb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 f9b6 	bl	8006064 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d00:	d102      	bne.n	8005d08 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685a      	ldr	r2, [r3, #4]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d10:	b2d2      	uxtb	r2, r2
 8005d12:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005d1c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d010      	beq.n	8005d48 <HAL_DMA_Init+0x104>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	2b04      	cmp	r3, #4
 8005d2c:	d80c      	bhi.n	8005d48 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f9d6 	bl	80060e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d38:	2200      	movs	r2, #0
 8005d3a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005d44:	605a      	str	r2, [r3, #4]
 8005d46:	e008      	b.n	8005d5a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3710      	adds	r7, #16
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	40020407 	.word	0x40020407
 8005d80:	bffdfff8 	.word	0xbffdfff8
 8005d84:	cccccccd 	.word	0xcccccccd
 8005d88:	40020000 	.word	0x40020000
 8005d8c:	bffdfbf8 	.word	0xbffdfbf8
 8005d90:	40020400 	.word	0x40020400

08005d94 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b086      	sub	sp, #24
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
 8005da0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005da2:	2300      	movs	r3, #0
 8005da4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d101      	bne.n	8005db4 <HAL_DMA_Start_IT+0x20>
 8005db0:	2302      	movs	r3, #2
 8005db2:	e066      	b.n	8005e82 <HAL_DMA_Start_IT+0xee>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d155      	bne.n	8005e74 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0201 	bic.w	r2, r2, #1
 8005de4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	68b9      	ldr	r1, [r7, #8]
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f000 f8fb 	bl	8005fe8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d008      	beq.n	8005e0c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f042 020e 	orr.w	r2, r2, #14
 8005e08:	601a      	str	r2, [r3, #0]
 8005e0a:	e00f      	b.n	8005e2c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f022 0204 	bic.w	r2, r2, #4
 8005e1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f042 020a 	orr.w	r2, r2, #10
 8005e2a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d007      	beq.n	8005e4a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e48:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d007      	beq.n	8005e62 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e60:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f042 0201 	orr.w	r2, r2, #1
 8005e70:	601a      	str	r2, [r3, #0]
 8005e72:	e005      	b.n	8005e80 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005e80:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3718      	adds	r7, #24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b084      	sub	sp, #16
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ea6:	f003 031f 	and.w	r3, r3, #31
 8005eaa:	2204      	movs	r2, #4
 8005eac:	409a      	lsls	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d026      	beq.n	8005f04 <HAL_DMA_IRQHandler+0x7a>
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	f003 0304 	and.w	r3, r3, #4
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d021      	beq.n	8005f04 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0320 	and.w	r3, r3, #32
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d107      	bne.n	8005ede <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 0204 	bic.w	r2, r2, #4
 8005edc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ee2:	f003 021f 	and.w	r2, r3, #31
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eea:	2104      	movs	r1, #4
 8005eec:	fa01 f202 	lsl.w	r2, r1, r2
 8005ef0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d071      	beq.n	8005fde <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005f02:	e06c      	b.n	8005fde <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f08:	f003 031f 	and.w	r3, r3, #31
 8005f0c:	2202      	movs	r2, #2
 8005f0e:	409a      	lsls	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	4013      	ands	r3, r2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d02e      	beq.n	8005f76 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f003 0302 	and.w	r3, r3, #2
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d029      	beq.n	8005f76 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0320 	and.w	r3, r3, #32
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d10b      	bne.n	8005f48 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f022 020a 	bic.w	r2, r2, #10
 8005f3e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f4c:	f003 021f 	and.w	r2, r3, #31
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f54:	2102      	movs	r1, #2
 8005f56:	fa01 f202 	lsl.w	r2, r1, r2
 8005f5a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d038      	beq.n	8005fde <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005f74:	e033      	b.n	8005fde <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7a:	f003 031f 	and.w	r3, r3, #31
 8005f7e:	2208      	movs	r2, #8
 8005f80:	409a      	lsls	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	4013      	ands	r3, r2
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d02a      	beq.n	8005fe0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	f003 0308 	and.w	r3, r3, #8
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d025      	beq.n	8005fe0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f022 020e 	bic.w	r2, r2, #14
 8005fa2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fa8:	f003 021f 	and.w	r2, r3, #31
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb0:	2101      	movs	r1, #1
 8005fb2:	fa01 f202 	lsl.w	r2, r1, r2
 8005fb6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d004      	beq.n	8005fe0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005fde:	bf00      	nop
 8005fe0:	bf00      	nop
}
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]
 8005ff4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ffe:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006004:	2b00      	cmp	r3, #0
 8006006:	d004      	beq.n	8006012 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006010:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006016:	f003 021f 	and.w	r2, r3, #31
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800601e:	2101      	movs	r1, #1
 8006020:	fa01 f202 	lsl.w	r2, r1, r2
 8006024:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	683a      	ldr	r2, [r7, #0]
 800602c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	2b10      	cmp	r3, #16
 8006034:	d108      	bne.n	8006048 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006046:	e007      	b.n	8006058 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68ba      	ldr	r2, [r7, #8]
 800604e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	60da      	str	r2, [r3, #12]
}
 8006058:	bf00      	nop
 800605a:	3714      	adds	r7, #20
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006064:	b480      	push	{r7}
 8006066:	b087      	sub	sp, #28
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	461a      	mov	r2, r3
 8006072:	4b16      	ldr	r3, [pc, #88]	@ (80060cc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006074:	429a      	cmp	r2, r3
 8006076:	d802      	bhi.n	800607e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006078:	4b15      	ldr	r3, [pc, #84]	@ (80060d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	e001      	b.n	8006082 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800607e:	4b15      	ldr	r3, [pc, #84]	@ (80060d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006080:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	b2db      	uxtb	r3, r3
 800608c:	3b08      	subs	r3, #8
 800608e:	4a12      	ldr	r2, [pc, #72]	@ (80060d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006090:	fba2 2303 	umull	r2, r3, r2, r3
 8006094:	091b      	lsrs	r3, r3, #4
 8006096:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800609c:	089b      	lsrs	r3, r3, #2
 800609e:	009a      	lsls	r2, r3, #2
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	4413      	add	r3, r2
 80060a4:	461a      	mov	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a0b      	ldr	r2, [pc, #44]	@ (80060dc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80060ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f003 031f 	and.w	r3, r3, #31
 80060b6:	2201      	movs	r2, #1
 80060b8:	409a      	lsls	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80060be:	bf00      	nop
 80060c0:	371c      	adds	r7, #28
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	40020407 	.word	0x40020407
 80060d0:	40020800 	.word	0x40020800
 80060d4:	40020820 	.word	0x40020820
 80060d8:	cccccccd 	.word	0xcccccccd
 80060dc:	40020880 	.word	0x40020880

080060e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006120 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80060f4:	4413      	add	r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	461a      	mov	r2, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a08      	ldr	r2, [pc, #32]	@ (8006124 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006102:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	3b01      	subs	r3, #1
 8006108:	f003 031f 	and.w	r3, r3, #31
 800610c:	2201      	movs	r2, #1
 800610e:	409a      	lsls	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006114:	bf00      	nop
 8006116:	3714      	adds	r7, #20
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr
 8006120:	1000823f 	.word	0x1000823f
 8006124:	40020940 	.word	0x40020940

08006128 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006128:	b480      	push	{r7}
 800612a:	b087      	sub	sp, #28
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006132:	2300      	movs	r3, #0
 8006134:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006136:	e15a      	b.n	80063ee <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	2101      	movs	r1, #1
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	fa01 f303 	lsl.w	r3, r1, r3
 8006144:	4013      	ands	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	f000 814c 	beq.w	80063e8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	f003 0303 	and.w	r3, r3, #3
 8006158:	2b01      	cmp	r3, #1
 800615a:	d005      	beq.n	8006168 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006164:	2b02      	cmp	r3, #2
 8006166:	d130      	bne.n	80061ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	2203      	movs	r2, #3
 8006174:	fa02 f303 	lsl.w	r3, r2, r3
 8006178:	43db      	mvns	r3, r3
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	4013      	ands	r3, r2
 800617e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	68da      	ldr	r2, [r3, #12]
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	005b      	lsls	r3, r3, #1
 8006188:	fa02 f303 	lsl.w	r3, r2, r3
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	4313      	orrs	r3, r2
 8006190:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	693a      	ldr	r2, [r7, #16]
 8006196:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800619e:	2201      	movs	r2, #1
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	fa02 f303 	lsl.w	r3, r2, r3
 80061a6:	43db      	mvns	r3, r3
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	4013      	ands	r3, r2
 80061ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	091b      	lsrs	r3, r3, #4
 80061b4:	f003 0201 	and.w	r2, r3, #1
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	fa02 f303 	lsl.w	r3, r2, r3
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	f003 0303 	and.w	r3, r3, #3
 80061d2:	2b03      	cmp	r3, #3
 80061d4:	d017      	beq.n	8006206 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	005b      	lsls	r3, r3, #1
 80061e0:	2203      	movs	r2, #3
 80061e2:	fa02 f303 	lsl.w	r3, r2, r3
 80061e6:	43db      	mvns	r3, r3
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	4013      	ands	r3, r2
 80061ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	689a      	ldr	r2, [r3, #8]
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	fa02 f303 	lsl.w	r3, r2, r3
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	f003 0303 	and.w	r3, r3, #3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d123      	bne.n	800625a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	08da      	lsrs	r2, r3, #3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	3208      	adds	r2, #8
 800621a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800621e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	f003 0307 	and.w	r3, r3, #7
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	220f      	movs	r2, #15
 800622a:	fa02 f303 	lsl.w	r3, r2, r3
 800622e:	43db      	mvns	r3, r3
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	4013      	ands	r3, r2
 8006234:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	691a      	ldr	r2, [r3, #16]
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	f003 0307 	and.w	r3, r3, #7
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	fa02 f303 	lsl.w	r3, r2, r3
 8006246:	693a      	ldr	r2, [r7, #16]
 8006248:	4313      	orrs	r3, r2
 800624a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	08da      	lsrs	r2, r3, #3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	3208      	adds	r2, #8
 8006254:	6939      	ldr	r1, [r7, #16]
 8006256:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	005b      	lsls	r3, r3, #1
 8006264:	2203      	movs	r2, #3
 8006266:	fa02 f303 	lsl.w	r3, r2, r3
 800626a:	43db      	mvns	r3, r3
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	4013      	ands	r3, r2
 8006270:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f003 0203 	and.w	r2, r3, #3
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	fa02 f303 	lsl.w	r3, r2, r3
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	4313      	orrs	r3, r2
 8006286:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	693a      	ldr	r2, [r7, #16]
 800628c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006296:	2b00      	cmp	r3, #0
 8006298:	f000 80a6 	beq.w	80063e8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800629c:	4b5b      	ldr	r3, [pc, #364]	@ (800640c <HAL_GPIO_Init+0x2e4>)
 800629e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062a0:	4a5a      	ldr	r2, [pc, #360]	@ (800640c <HAL_GPIO_Init+0x2e4>)
 80062a2:	f043 0301 	orr.w	r3, r3, #1
 80062a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80062a8:	4b58      	ldr	r3, [pc, #352]	@ (800640c <HAL_GPIO_Init+0x2e4>)
 80062aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	60bb      	str	r3, [r7, #8]
 80062b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80062b4:	4a56      	ldr	r2, [pc, #344]	@ (8006410 <HAL_GPIO_Init+0x2e8>)
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	089b      	lsrs	r3, r3, #2
 80062ba:	3302      	adds	r3, #2
 80062bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	f003 0303 	and.w	r3, r3, #3
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	220f      	movs	r2, #15
 80062cc:	fa02 f303 	lsl.w	r3, r2, r3
 80062d0:	43db      	mvns	r3, r3
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	4013      	ands	r3, r2
 80062d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80062de:	d01f      	beq.n	8006320 <HAL_GPIO_Init+0x1f8>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a4c      	ldr	r2, [pc, #304]	@ (8006414 <HAL_GPIO_Init+0x2ec>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d019      	beq.n	800631c <HAL_GPIO_Init+0x1f4>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a4b      	ldr	r2, [pc, #300]	@ (8006418 <HAL_GPIO_Init+0x2f0>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d013      	beq.n	8006318 <HAL_GPIO_Init+0x1f0>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a4a      	ldr	r2, [pc, #296]	@ (800641c <HAL_GPIO_Init+0x2f4>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d00d      	beq.n	8006314 <HAL_GPIO_Init+0x1ec>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a49      	ldr	r2, [pc, #292]	@ (8006420 <HAL_GPIO_Init+0x2f8>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d007      	beq.n	8006310 <HAL_GPIO_Init+0x1e8>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a48      	ldr	r2, [pc, #288]	@ (8006424 <HAL_GPIO_Init+0x2fc>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d101      	bne.n	800630c <HAL_GPIO_Init+0x1e4>
 8006308:	2305      	movs	r3, #5
 800630a:	e00a      	b.n	8006322 <HAL_GPIO_Init+0x1fa>
 800630c:	2306      	movs	r3, #6
 800630e:	e008      	b.n	8006322 <HAL_GPIO_Init+0x1fa>
 8006310:	2304      	movs	r3, #4
 8006312:	e006      	b.n	8006322 <HAL_GPIO_Init+0x1fa>
 8006314:	2303      	movs	r3, #3
 8006316:	e004      	b.n	8006322 <HAL_GPIO_Init+0x1fa>
 8006318:	2302      	movs	r3, #2
 800631a:	e002      	b.n	8006322 <HAL_GPIO_Init+0x1fa>
 800631c:	2301      	movs	r3, #1
 800631e:	e000      	b.n	8006322 <HAL_GPIO_Init+0x1fa>
 8006320:	2300      	movs	r3, #0
 8006322:	697a      	ldr	r2, [r7, #20]
 8006324:	f002 0203 	and.w	r2, r2, #3
 8006328:	0092      	lsls	r2, r2, #2
 800632a:	4093      	lsls	r3, r2
 800632c:	693a      	ldr	r2, [r7, #16]
 800632e:	4313      	orrs	r3, r2
 8006330:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006332:	4937      	ldr	r1, [pc, #220]	@ (8006410 <HAL_GPIO_Init+0x2e8>)
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	089b      	lsrs	r3, r3, #2
 8006338:	3302      	adds	r3, #2
 800633a:	693a      	ldr	r2, [r7, #16]
 800633c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006340:	4b39      	ldr	r3, [pc, #228]	@ (8006428 <HAL_GPIO_Init+0x300>)
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	43db      	mvns	r3, r3
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	4013      	ands	r3, r2
 800634e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006358:	2b00      	cmp	r3, #0
 800635a:	d003      	beq.n	8006364 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800635c:	693a      	ldr	r2, [r7, #16]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	4313      	orrs	r3, r2
 8006362:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006364:	4a30      	ldr	r2, [pc, #192]	@ (8006428 <HAL_GPIO_Init+0x300>)
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800636a:	4b2f      	ldr	r3, [pc, #188]	@ (8006428 <HAL_GPIO_Init+0x300>)
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	43db      	mvns	r3, r3
 8006374:	693a      	ldr	r2, [r7, #16]
 8006376:	4013      	ands	r3, r2
 8006378:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006382:	2b00      	cmp	r3, #0
 8006384:	d003      	beq.n	800638e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006386:	693a      	ldr	r2, [r7, #16]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	4313      	orrs	r3, r2
 800638c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800638e:	4a26      	ldr	r2, [pc, #152]	@ (8006428 <HAL_GPIO_Init+0x300>)
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006394:	4b24      	ldr	r3, [pc, #144]	@ (8006428 <HAL_GPIO_Init+0x300>)
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	43db      	mvns	r3, r3
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	4013      	ands	r3, r2
 80063a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d003      	beq.n	80063b8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80063b0:	693a      	ldr	r2, [r7, #16]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	4313      	orrs	r3, r2
 80063b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80063b8:	4a1b      	ldr	r2, [pc, #108]	@ (8006428 <HAL_GPIO_Init+0x300>)
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80063be:	4b1a      	ldr	r3, [pc, #104]	@ (8006428 <HAL_GPIO_Init+0x300>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	43db      	mvns	r3, r3
 80063c8:	693a      	ldr	r2, [r7, #16]
 80063ca:	4013      	ands	r3, r2
 80063cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d003      	beq.n	80063e2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	4313      	orrs	r3, r2
 80063e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80063e2:	4a11      	ldr	r2, [pc, #68]	@ (8006428 <HAL_GPIO_Init+0x300>)
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	3301      	adds	r3, #1
 80063ec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	fa22 f303 	lsr.w	r3, r2, r3
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	f47f ae9d 	bne.w	8006138 <HAL_GPIO_Init+0x10>
  }
}
 80063fe:	bf00      	nop
 8006400:	bf00      	nop
 8006402:	371c      	adds	r7, #28
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr
 800640c:	40021000 	.word	0x40021000
 8006410:	40010000 	.word	0x40010000
 8006414:	48000400 	.word	0x48000400
 8006418:	48000800 	.word	0x48000800
 800641c:	48000c00 	.word	0x48000c00
 8006420:	48001000 	.word	0x48001000
 8006424:	48001400 	.word	0x48001400
 8006428:	40010400 	.word	0x40010400

0800642c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	460b      	mov	r3, r1
 8006436:	807b      	strh	r3, [r7, #2]
 8006438:	4613      	mov	r3, r2
 800643a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800643c:	787b      	ldrb	r3, [r7, #1]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d003      	beq.n	800644a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006442:	887a      	ldrh	r2, [r7, #2]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006448:	e002      	b.n	8006450 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800644a:	887a      	ldrh	r2, [r7, #2]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006450:	bf00      	nop
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr

0800645c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d141      	bne.n	80064ee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800646a:	4b4b      	ldr	r3, [pc, #300]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006472:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006476:	d131      	bne.n	80064dc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006478:	4b47      	ldr	r3, [pc, #284]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800647a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800647e:	4a46      	ldr	r2, [pc, #280]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006480:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006484:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006488:	4b43      	ldr	r3, [pc, #268]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006490:	4a41      	ldr	r2, [pc, #260]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006492:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006496:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006498:	4b40      	ldr	r3, [pc, #256]	@ (800659c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2232      	movs	r2, #50	@ 0x32
 800649e:	fb02 f303 	mul.w	r3, r2, r3
 80064a2:	4a3f      	ldr	r2, [pc, #252]	@ (80065a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80064a4:	fba2 2303 	umull	r2, r3, r2, r3
 80064a8:	0c9b      	lsrs	r3, r3, #18
 80064aa:	3301      	adds	r3, #1
 80064ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064ae:	e002      	b.n	80064b6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	3b01      	subs	r3, #1
 80064b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064b6:	4b38      	ldr	r3, [pc, #224]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064b8:	695b      	ldr	r3, [r3, #20]
 80064ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064c2:	d102      	bne.n	80064ca <HAL_PWREx_ControlVoltageScaling+0x6e>
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1f2      	bne.n	80064b0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80064ca:	4b33      	ldr	r3, [pc, #204]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064cc:	695b      	ldr	r3, [r3, #20]
 80064ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064d6:	d158      	bne.n	800658a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e057      	b.n	800658c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80064dc:	4b2e      	ldr	r3, [pc, #184]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064e2:	4a2d      	ldr	r2, [pc, #180]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80064ec:	e04d      	b.n	800658a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064f4:	d141      	bne.n	800657a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80064f6:	4b28      	ldr	r3, [pc, #160]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80064fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006502:	d131      	bne.n	8006568 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006504:	4b24      	ldr	r3, [pc, #144]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006506:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800650a:	4a23      	ldr	r2, [pc, #140]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800650c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006510:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006514:	4b20      	ldr	r3, [pc, #128]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800651c:	4a1e      	ldr	r2, [pc, #120]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800651e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006522:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006524:	4b1d      	ldr	r3, [pc, #116]	@ (800659c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2232      	movs	r2, #50	@ 0x32
 800652a:	fb02 f303 	mul.w	r3, r2, r3
 800652e:	4a1c      	ldr	r2, [pc, #112]	@ (80065a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006530:	fba2 2303 	umull	r2, r3, r2, r3
 8006534:	0c9b      	lsrs	r3, r3, #18
 8006536:	3301      	adds	r3, #1
 8006538:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800653a:	e002      	b.n	8006542 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	3b01      	subs	r3, #1
 8006540:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006542:	4b15      	ldr	r3, [pc, #84]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006544:	695b      	ldr	r3, [r3, #20]
 8006546:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800654a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800654e:	d102      	bne.n	8006556 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d1f2      	bne.n	800653c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006556:	4b10      	ldr	r3, [pc, #64]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800655e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006562:	d112      	bne.n	800658a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	e011      	b.n	800658c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006568:	4b0b      	ldr	r3, [pc, #44]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800656a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800656e:	4a0a      	ldr	r2, [pc, #40]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006570:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006574:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006578:	e007      	b.n	800658a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800657a:	4b07      	ldr	r3, [pc, #28]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006582:	4a05      	ldr	r2, [pc, #20]	@ (8006598 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006584:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006588:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800658a:	2300      	movs	r3, #0
}
 800658c:	4618      	mov	r0, r3
 800658e:	3714      	adds	r7, #20
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr
 8006598:	40007000 	.word	0x40007000
 800659c:	20000228 	.word	0x20000228
 80065a0:	431bde83 	.word	0x431bde83

080065a4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80065a4:	b480      	push	{r7}
 80065a6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80065a8:	4b05      	ldr	r3, [pc, #20]	@ (80065c0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	4a04      	ldr	r2, [pc, #16]	@ (80065c0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80065ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80065b2:	6093      	str	r3, [r2, #8]
}
 80065b4:	bf00      	nop
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	40007000 	.word	0x40007000

080065c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b088      	sub	sp, #32
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d101      	bne.n	80065d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e2fe      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d075      	beq.n	80066ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065e2:	4b97      	ldr	r3, [pc, #604]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f003 030c 	and.w	r3, r3, #12
 80065ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065ec:	4b94      	ldr	r3, [pc, #592]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	f003 0303 	and.w	r3, r3, #3
 80065f4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	2b0c      	cmp	r3, #12
 80065fa:	d102      	bne.n	8006602 <HAL_RCC_OscConfig+0x3e>
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	2b03      	cmp	r3, #3
 8006600:	d002      	beq.n	8006608 <HAL_RCC_OscConfig+0x44>
 8006602:	69bb      	ldr	r3, [r7, #24]
 8006604:	2b08      	cmp	r3, #8
 8006606:	d10b      	bne.n	8006620 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006608:	4b8d      	ldr	r3, [pc, #564]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d05b      	beq.n	80066cc <HAL_RCC_OscConfig+0x108>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d157      	bne.n	80066cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e2d9      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006628:	d106      	bne.n	8006638 <HAL_RCC_OscConfig+0x74>
 800662a:	4b85      	ldr	r3, [pc, #532]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a84      	ldr	r2, [pc, #528]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006630:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006634:	6013      	str	r3, [r2, #0]
 8006636:	e01d      	b.n	8006674 <HAL_RCC_OscConfig+0xb0>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006640:	d10c      	bne.n	800665c <HAL_RCC_OscConfig+0x98>
 8006642:	4b7f      	ldr	r3, [pc, #508]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a7e      	ldr	r2, [pc, #504]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006648:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800664c:	6013      	str	r3, [r2, #0]
 800664e:	4b7c      	ldr	r3, [pc, #496]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a7b      	ldr	r2, [pc, #492]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006658:	6013      	str	r3, [r2, #0]
 800665a:	e00b      	b.n	8006674 <HAL_RCC_OscConfig+0xb0>
 800665c:	4b78      	ldr	r3, [pc, #480]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a77      	ldr	r2, [pc, #476]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006662:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006666:	6013      	str	r3, [r2, #0]
 8006668:	4b75      	ldr	r3, [pc, #468]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a74      	ldr	r2, [pc, #464]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800666e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006672:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d013      	beq.n	80066a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800667c:	f7fd fe40 	bl	8004300 <HAL_GetTick>
 8006680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006682:	e008      	b.n	8006696 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006684:	f7fd fe3c 	bl	8004300 <HAL_GetTick>
 8006688:	4602      	mov	r2, r0
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	1ad3      	subs	r3, r2, r3
 800668e:	2b64      	cmp	r3, #100	@ 0x64
 8006690:	d901      	bls.n	8006696 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006692:	2303      	movs	r3, #3
 8006694:	e29e      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006696:	4b6a      	ldr	r3, [pc, #424]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d0f0      	beq.n	8006684 <HAL_RCC_OscConfig+0xc0>
 80066a2:	e014      	b.n	80066ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066a4:	f7fd fe2c 	bl	8004300 <HAL_GetTick>
 80066a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80066aa:	e008      	b.n	80066be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066ac:	f7fd fe28 	bl	8004300 <HAL_GetTick>
 80066b0:	4602      	mov	r2, r0
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	2b64      	cmp	r3, #100	@ 0x64
 80066b8:	d901      	bls.n	80066be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e28a      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80066be:	4b60      	ldr	r3, [pc, #384]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1f0      	bne.n	80066ac <HAL_RCC_OscConfig+0xe8>
 80066ca:	e000      	b.n	80066ce <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 0302 	and.w	r3, r3, #2
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d075      	beq.n	80067c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066da:	4b59      	ldr	r3, [pc, #356]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	f003 030c 	and.w	r3, r3, #12
 80066e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80066e4:	4b56      	ldr	r3, [pc, #344]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	f003 0303 	and.w	r3, r3, #3
 80066ec:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	2b0c      	cmp	r3, #12
 80066f2:	d102      	bne.n	80066fa <HAL_RCC_OscConfig+0x136>
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d002      	beq.n	8006700 <HAL_RCC_OscConfig+0x13c>
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	2b04      	cmp	r3, #4
 80066fe:	d11f      	bne.n	8006740 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006700:	4b4f      	ldr	r3, [pc, #316]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006708:	2b00      	cmp	r3, #0
 800670a:	d005      	beq.n	8006718 <HAL_RCC_OscConfig+0x154>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d101      	bne.n	8006718 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e25d      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006718:	4b49      	ldr	r3, [pc, #292]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	061b      	lsls	r3, r3, #24
 8006726:	4946      	ldr	r1, [pc, #280]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006728:	4313      	orrs	r3, r2
 800672a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800672c:	4b45      	ldr	r3, [pc, #276]	@ (8006844 <HAL_RCC_OscConfig+0x280>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4618      	mov	r0, r3
 8006732:	f7fd fd99 	bl	8004268 <HAL_InitTick>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d043      	beq.n	80067c4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e249      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d023      	beq.n	8006790 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006748:	4b3d      	ldr	r3, [pc, #244]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a3c      	ldr	r2, [pc, #240]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800674e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006752:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006754:	f7fd fdd4 	bl	8004300 <HAL_GetTick>
 8006758:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800675a:	e008      	b.n	800676e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800675c:	f7fd fdd0 	bl	8004300 <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	2b02      	cmp	r3, #2
 8006768:	d901      	bls.n	800676e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e232      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800676e:	4b34      	ldr	r3, [pc, #208]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006776:	2b00      	cmp	r3, #0
 8006778:	d0f0      	beq.n	800675c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800677a:	4b31      	ldr	r3, [pc, #196]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	061b      	lsls	r3, r3, #24
 8006788:	492d      	ldr	r1, [pc, #180]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800678a:	4313      	orrs	r3, r2
 800678c:	604b      	str	r3, [r1, #4]
 800678e:	e01a      	b.n	80067c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006790:	4b2b      	ldr	r3, [pc, #172]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a2a      	ldr	r2, [pc, #168]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006796:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800679a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800679c:	f7fd fdb0 	bl	8004300 <HAL_GetTick>
 80067a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80067a2:	e008      	b.n	80067b6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067a4:	f7fd fdac 	bl	8004300 <HAL_GetTick>
 80067a8:	4602      	mov	r2, r0
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	1ad3      	subs	r3, r2, r3
 80067ae:	2b02      	cmp	r3, #2
 80067b0:	d901      	bls.n	80067b6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80067b2:	2303      	movs	r3, #3
 80067b4:	e20e      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80067b6:	4b22      	ldr	r3, [pc, #136]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1f0      	bne.n	80067a4 <HAL_RCC_OscConfig+0x1e0>
 80067c2:	e000      	b.n	80067c6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80067c4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 0308 	and.w	r3, r3, #8
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d041      	beq.n	8006856 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d01c      	beq.n	8006814 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80067da:	4b19      	ldr	r3, [pc, #100]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 80067dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067e0:	4a17      	ldr	r2, [pc, #92]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 80067e2:	f043 0301 	orr.w	r3, r3, #1
 80067e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067ea:	f7fd fd89 	bl	8004300 <HAL_GetTick>
 80067ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80067f0:	e008      	b.n	8006804 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067f2:	f7fd fd85 	bl	8004300 <HAL_GetTick>
 80067f6:	4602      	mov	r2, r0
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	1ad3      	subs	r3, r2, r3
 80067fc:	2b02      	cmp	r3, #2
 80067fe:	d901      	bls.n	8006804 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006800:	2303      	movs	r3, #3
 8006802:	e1e7      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006804:	4b0e      	ldr	r3, [pc, #56]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006806:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800680a:	f003 0302 	and.w	r3, r3, #2
 800680e:	2b00      	cmp	r3, #0
 8006810:	d0ef      	beq.n	80067f2 <HAL_RCC_OscConfig+0x22e>
 8006812:	e020      	b.n	8006856 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006814:	4b0a      	ldr	r3, [pc, #40]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 8006816:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800681a:	4a09      	ldr	r2, [pc, #36]	@ (8006840 <HAL_RCC_OscConfig+0x27c>)
 800681c:	f023 0301 	bic.w	r3, r3, #1
 8006820:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006824:	f7fd fd6c 	bl	8004300 <HAL_GetTick>
 8006828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800682a:	e00d      	b.n	8006848 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800682c:	f7fd fd68 	bl	8004300 <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	2b02      	cmp	r3, #2
 8006838:	d906      	bls.n	8006848 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e1ca      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
 800683e:	bf00      	nop
 8006840:	40021000 	.word	0x40021000
 8006844:	2000022c 	.word	0x2000022c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006848:	4b8c      	ldr	r3, [pc, #560]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 800684a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800684e:	f003 0302 	and.w	r3, r3, #2
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1ea      	bne.n	800682c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f003 0304 	and.w	r3, r3, #4
 800685e:	2b00      	cmp	r3, #0
 8006860:	f000 80a6 	beq.w	80069b0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006864:	2300      	movs	r3, #0
 8006866:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006868:	4b84      	ldr	r3, [pc, #528]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 800686a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800686c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <HAL_RCC_OscConfig+0x2b4>
 8006874:	2301      	movs	r3, #1
 8006876:	e000      	b.n	800687a <HAL_RCC_OscConfig+0x2b6>
 8006878:	2300      	movs	r3, #0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00d      	beq.n	800689a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800687e:	4b7f      	ldr	r3, [pc, #508]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006882:	4a7e      	ldr	r2, [pc, #504]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006884:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006888:	6593      	str	r3, [r2, #88]	@ 0x58
 800688a:	4b7c      	ldr	r3, [pc, #496]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 800688c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800688e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006892:	60fb      	str	r3, [r7, #12]
 8006894:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006896:	2301      	movs	r3, #1
 8006898:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800689a:	4b79      	ldr	r3, [pc, #484]	@ (8006a80 <HAL_RCC_OscConfig+0x4bc>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d118      	bne.n	80068d8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80068a6:	4b76      	ldr	r3, [pc, #472]	@ (8006a80 <HAL_RCC_OscConfig+0x4bc>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a75      	ldr	r2, [pc, #468]	@ (8006a80 <HAL_RCC_OscConfig+0x4bc>)
 80068ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068b2:	f7fd fd25 	bl	8004300 <HAL_GetTick>
 80068b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068b8:	e008      	b.n	80068cc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068ba:	f7fd fd21 	bl	8004300 <HAL_GetTick>
 80068be:	4602      	mov	r2, r0
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	1ad3      	subs	r3, r2, r3
 80068c4:	2b02      	cmp	r3, #2
 80068c6:	d901      	bls.n	80068cc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80068c8:	2303      	movs	r3, #3
 80068ca:	e183      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068cc:	4b6c      	ldr	r3, [pc, #432]	@ (8006a80 <HAL_RCC_OscConfig+0x4bc>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d0f0      	beq.n	80068ba <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d108      	bne.n	80068f2 <HAL_RCC_OscConfig+0x32e>
 80068e0:	4b66      	ldr	r3, [pc, #408]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 80068e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068e6:	4a65      	ldr	r2, [pc, #404]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 80068e8:	f043 0301 	orr.w	r3, r3, #1
 80068ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068f0:	e024      	b.n	800693c <HAL_RCC_OscConfig+0x378>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	2b05      	cmp	r3, #5
 80068f8:	d110      	bne.n	800691c <HAL_RCC_OscConfig+0x358>
 80068fa:	4b60      	ldr	r3, [pc, #384]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 80068fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006900:	4a5e      	ldr	r2, [pc, #376]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006902:	f043 0304 	orr.w	r3, r3, #4
 8006906:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800690a:	4b5c      	ldr	r3, [pc, #368]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 800690c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006910:	4a5a      	ldr	r2, [pc, #360]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006912:	f043 0301 	orr.w	r3, r3, #1
 8006916:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800691a:	e00f      	b.n	800693c <HAL_RCC_OscConfig+0x378>
 800691c:	4b57      	ldr	r3, [pc, #348]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 800691e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006922:	4a56      	ldr	r2, [pc, #344]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006924:	f023 0301 	bic.w	r3, r3, #1
 8006928:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800692c:	4b53      	ldr	r3, [pc, #332]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 800692e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006932:	4a52      	ldr	r2, [pc, #328]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006934:	f023 0304 	bic.w	r3, r3, #4
 8006938:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d016      	beq.n	8006972 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006944:	f7fd fcdc 	bl	8004300 <HAL_GetTick>
 8006948:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800694a:	e00a      	b.n	8006962 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800694c:	f7fd fcd8 	bl	8004300 <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	f241 3288 	movw	r2, #5000	@ 0x1388
 800695a:	4293      	cmp	r3, r2
 800695c:	d901      	bls.n	8006962 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800695e:	2303      	movs	r3, #3
 8006960:	e138      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006962:	4b46      	ldr	r3, [pc, #280]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006968:	f003 0302 	and.w	r3, r3, #2
 800696c:	2b00      	cmp	r3, #0
 800696e:	d0ed      	beq.n	800694c <HAL_RCC_OscConfig+0x388>
 8006970:	e015      	b.n	800699e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006972:	f7fd fcc5 	bl	8004300 <HAL_GetTick>
 8006976:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006978:	e00a      	b.n	8006990 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800697a:	f7fd fcc1 	bl	8004300 <HAL_GetTick>
 800697e:	4602      	mov	r2, r0
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006988:	4293      	cmp	r3, r2
 800698a:	d901      	bls.n	8006990 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800698c:	2303      	movs	r3, #3
 800698e:	e121      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006990:	4b3a      	ldr	r3, [pc, #232]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006996:	f003 0302 	and.w	r3, r3, #2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1ed      	bne.n	800697a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800699e:	7ffb      	ldrb	r3, [r7, #31]
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d105      	bne.n	80069b0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069a4:	4b35      	ldr	r3, [pc, #212]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 80069a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069a8:	4a34      	ldr	r2, [pc, #208]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 80069aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069ae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 0320 	and.w	r3, r3, #32
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d03c      	beq.n	8006a36 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d01c      	beq.n	80069fe <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80069c4:	4b2d      	ldr	r3, [pc, #180]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 80069c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069ca:	4a2c      	ldr	r2, [pc, #176]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 80069cc:	f043 0301 	orr.w	r3, r3, #1
 80069d0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069d4:	f7fd fc94 	bl	8004300 <HAL_GetTick>
 80069d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80069da:	e008      	b.n	80069ee <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80069dc:	f7fd fc90 	bl	8004300 <HAL_GetTick>
 80069e0:	4602      	mov	r2, r0
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	2b02      	cmp	r3, #2
 80069e8:	d901      	bls.n	80069ee <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e0f2      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80069ee:	4b23      	ldr	r3, [pc, #140]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 80069f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069f4:	f003 0302 	and.w	r3, r3, #2
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d0ef      	beq.n	80069dc <HAL_RCC_OscConfig+0x418>
 80069fc:	e01b      	b.n	8006a36 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80069fe:	4b1f      	ldr	r3, [pc, #124]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006a00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006a04:	4a1d      	ldr	r2, [pc, #116]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006a06:	f023 0301 	bic.w	r3, r3, #1
 8006a0a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a0e:	f7fd fc77 	bl	8004300 <HAL_GetTick>
 8006a12:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006a14:	e008      	b.n	8006a28 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a16:	f7fd fc73 	bl	8004300 <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d901      	bls.n	8006a28 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e0d5      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006a28:	4b14      	ldr	r3, [pc, #80]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006a2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006a2e:	f003 0302 	and.w	r3, r3, #2
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1ef      	bne.n	8006a16 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	69db      	ldr	r3, [r3, #28]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 80c9 	beq.w	8006bd2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a40:	4b0e      	ldr	r3, [pc, #56]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	f003 030c 	and.w	r3, r3, #12
 8006a48:	2b0c      	cmp	r3, #12
 8006a4a:	f000 8083 	beq.w	8006b54 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	69db      	ldr	r3, [r3, #28]
 8006a52:	2b02      	cmp	r3, #2
 8006a54:	d15e      	bne.n	8006b14 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a56:	4b09      	ldr	r3, [pc, #36]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a08      	ldr	r2, [pc, #32]	@ (8006a7c <HAL_RCC_OscConfig+0x4b8>)
 8006a5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a62:	f7fd fc4d 	bl	8004300 <HAL_GetTick>
 8006a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a68:	e00c      	b.n	8006a84 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a6a:	f7fd fc49 	bl	8004300 <HAL_GetTick>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	2b02      	cmp	r3, #2
 8006a76:	d905      	bls.n	8006a84 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006a78:	2303      	movs	r3, #3
 8006a7a:	e0ab      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
 8006a7c:	40021000 	.word	0x40021000
 8006a80:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a84:	4b55      	ldr	r3, [pc, #340]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d1ec      	bne.n	8006a6a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a90:	4b52      	ldr	r3, [pc, #328]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006a92:	68da      	ldr	r2, [r3, #12]
 8006a94:	4b52      	ldr	r3, [pc, #328]	@ (8006be0 <HAL_RCC_OscConfig+0x61c>)
 8006a96:	4013      	ands	r3, r2
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	6a11      	ldr	r1, [r2, #32]
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006aa0:	3a01      	subs	r2, #1
 8006aa2:	0112      	lsls	r2, r2, #4
 8006aa4:	4311      	orrs	r1, r2
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006aaa:	0212      	lsls	r2, r2, #8
 8006aac:	4311      	orrs	r1, r2
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006ab2:	0852      	lsrs	r2, r2, #1
 8006ab4:	3a01      	subs	r2, #1
 8006ab6:	0552      	lsls	r2, r2, #21
 8006ab8:	4311      	orrs	r1, r2
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006abe:	0852      	lsrs	r2, r2, #1
 8006ac0:	3a01      	subs	r2, #1
 8006ac2:	0652      	lsls	r2, r2, #25
 8006ac4:	4311      	orrs	r1, r2
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006aca:	06d2      	lsls	r2, r2, #27
 8006acc:	430a      	orrs	r2, r1
 8006ace:	4943      	ldr	r1, [pc, #268]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ad4:	4b41      	ldr	r3, [pc, #260]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a40      	ldr	r2, [pc, #256]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006ada:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ade:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006ae0:	4b3e      	ldr	r3, [pc, #248]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	4a3d      	ldr	r2, [pc, #244]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006ae6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006aea:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aec:	f7fd fc08 	bl	8004300 <HAL_GetTick>
 8006af0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006af2:	e008      	b.n	8006b06 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006af4:	f7fd fc04 	bl	8004300 <HAL_GetTick>
 8006af8:	4602      	mov	r2, r0
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	1ad3      	subs	r3, r2, r3
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d901      	bls.n	8006b06 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006b02:	2303      	movs	r3, #3
 8006b04:	e066      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b06:	4b35      	ldr	r3, [pc, #212]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d0f0      	beq.n	8006af4 <HAL_RCC_OscConfig+0x530>
 8006b12:	e05e      	b.n	8006bd2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b14:	4b31      	ldr	r3, [pc, #196]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a30      	ldr	r2, [pc, #192]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006b1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b20:	f7fd fbee 	bl	8004300 <HAL_GetTick>
 8006b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b26:	e008      	b.n	8006b3a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b28:	f7fd fbea 	bl	8004300 <HAL_GetTick>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	1ad3      	subs	r3, r2, r3
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d901      	bls.n	8006b3a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006b36:	2303      	movs	r3, #3
 8006b38:	e04c      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b3a:	4b28      	ldr	r3, [pc, #160]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d1f0      	bne.n	8006b28 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006b46:	4b25      	ldr	r3, [pc, #148]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006b48:	68da      	ldr	r2, [r3, #12]
 8006b4a:	4924      	ldr	r1, [pc, #144]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006b4c:	4b25      	ldr	r3, [pc, #148]	@ (8006be4 <HAL_RCC_OscConfig+0x620>)
 8006b4e:	4013      	ands	r3, r2
 8006b50:	60cb      	str	r3, [r1, #12]
 8006b52:	e03e      	b.n	8006bd2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	69db      	ldr	r3, [r3, #28]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d101      	bne.n	8006b60 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e039      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006b60:	4b1e      	ldr	r3, [pc, #120]	@ (8006bdc <HAL_RCC_OscConfig+0x618>)
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f003 0203 	and.w	r2, r3, #3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a1b      	ldr	r3, [r3, #32]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d12c      	bne.n	8006bce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d123      	bne.n	8006bce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b90:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d11b      	bne.n	8006bce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d113      	bne.n	8006bce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bb0:	085b      	lsrs	r3, r3, #1
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d109      	bne.n	8006bce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bc4:	085b      	lsrs	r3, r3, #1
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d001      	beq.n	8006bd2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e000      	b.n	8006bd4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3720      	adds	r7, #32
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}
 8006bdc:	40021000 	.word	0x40021000
 8006be0:	019f800c 	.word	0x019f800c
 8006be4:	feeefffc 	.word	0xfeeefffc

08006be8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b086      	sub	sp, #24
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d101      	bne.n	8006c00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e11e      	b.n	8006e3e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c00:	4b91      	ldr	r3, [pc, #580]	@ (8006e48 <HAL_RCC_ClockConfig+0x260>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 030f 	and.w	r3, r3, #15
 8006c08:	683a      	ldr	r2, [r7, #0]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d910      	bls.n	8006c30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c0e:	4b8e      	ldr	r3, [pc, #568]	@ (8006e48 <HAL_RCC_ClockConfig+0x260>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f023 020f 	bic.w	r2, r3, #15
 8006c16:	498c      	ldr	r1, [pc, #560]	@ (8006e48 <HAL_RCC_ClockConfig+0x260>)
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c1e:	4b8a      	ldr	r3, [pc, #552]	@ (8006e48 <HAL_RCC_ClockConfig+0x260>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 030f 	and.w	r3, r3, #15
 8006c26:	683a      	ldr	r2, [r7, #0]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d001      	beq.n	8006c30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	e106      	b.n	8006e3e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f003 0301 	and.w	r3, r3, #1
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d073      	beq.n	8006d24 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	2b03      	cmp	r3, #3
 8006c42:	d129      	bne.n	8006c98 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c44:	4b81      	ldr	r3, [pc, #516]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d101      	bne.n	8006c54 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e0f4      	b.n	8006e3e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006c54:	f000 f99e 	bl	8006f94 <RCC_GetSysClockFreqFromPLLSource>
 8006c58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	4a7c      	ldr	r2, [pc, #496]	@ (8006e50 <HAL_RCC_ClockConfig+0x268>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d93f      	bls.n	8006ce2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006c62:	4b7a      	ldr	r3, [pc, #488]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d009      	beq.n	8006c82 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d033      	beq.n	8006ce2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d12f      	bne.n	8006ce2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006c82:	4b72      	ldr	r3, [pc, #456]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c8a:	4a70      	ldr	r2, [pc, #448]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006c8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c90:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006c92:	2380      	movs	r3, #128	@ 0x80
 8006c94:	617b      	str	r3, [r7, #20]
 8006c96:	e024      	b.n	8006ce2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	2b02      	cmp	r3, #2
 8006c9e:	d107      	bne.n	8006cb0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ca0:	4b6a      	ldr	r3, [pc, #424]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d109      	bne.n	8006cc0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e0c6      	b.n	8006e3e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006cb0:	4b66      	ldr	r3, [pc, #408]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d101      	bne.n	8006cc0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e0be      	b.n	8006e3e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006cc0:	f000 f8ce 	bl	8006e60 <HAL_RCC_GetSysClockFreq>
 8006cc4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	4a61      	ldr	r2, [pc, #388]	@ (8006e50 <HAL_RCC_ClockConfig+0x268>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d909      	bls.n	8006ce2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006cce:	4b5f      	ldr	r3, [pc, #380]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006cd6:	4a5d      	ldr	r2, [pc, #372]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006cd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cdc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006cde:	2380      	movs	r3, #128	@ 0x80
 8006ce0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006ce2:	4b5a      	ldr	r3, [pc, #360]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	f023 0203 	bic.w	r2, r3, #3
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	4957      	ldr	r1, [pc, #348]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cf4:	f7fd fb04 	bl	8004300 <HAL_GetTick>
 8006cf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cfa:	e00a      	b.n	8006d12 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cfc:	f7fd fb00 	bl	8004300 <HAL_GetTick>
 8006d00:	4602      	mov	r2, r0
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	1ad3      	subs	r3, r2, r3
 8006d06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d901      	bls.n	8006d12 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e095      	b.n	8006e3e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d12:	4b4e      	ldr	r3, [pc, #312]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f003 020c 	and.w	r2, r3, #12
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d1eb      	bne.n	8006cfc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 0302 	and.w	r3, r3, #2
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d023      	beq.n	8006d78 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0304 	and.w	r3, r3, #4
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d005      	beq.n	8006d48 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d3c:	4b43      	ldr	r3, [pc, #268]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	4a42      	ldr	r2, [pc, #264]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006d42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006d46:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f003 0308 	and.w	r3, r3, #8
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d007      	beq.n	8006d64 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006d54:	4b3d      	ldr	r3, [pc, #244]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006d5c:	4a3b      	ldr	r2, [pc, #236]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006d5e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006d62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d64:	4b39      	ldr	r3, [pc, #228]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	4936      	ldr	r1, [pc, #216]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006d72:	4313      	orrs	r3, r2
 8006d74:	608b      	str	r3, [r1, #8]
 8006d76:	e008      	b.n	8006d8a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	2b80      	cmp	r3, #128	@ 0x80
 8006d7c:	d105      	bne.n	8006d8a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006d7e:	4b33      	ldr	r3, [pc, #204]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	4a32      	ldr	r2, [pc, #200]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006d84:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d88:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d8a:	4b2f      	ldr	r3, [pc, #188]	@ (8006e48 <HAL_RCC_ClockConfig+0x260>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 030f 	and.w	r3, r3, #15
 8006d92:	683a      	ldr	r2, [r7, #0]
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d21d      	bcs.n	8006dd4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d98:	4b2b      	ldr	r3, [pc, #172]	@ (8006e48 <HAL_RCC_ClockConfig+0x260>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f023 020f 	bic.w	r2, r3, #15
 8006da0:	4929      	ldr	r1, [pc, #164]	@ (8006e48 <HAL_RCC_ClockConfig+0x260>)
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006da8:	f7fd faaa 	bl	8004300 <HAL_GetTick>
 8006dac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dae:	e00a      	b.n	8006dc6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006db0:	f7fd faa6 	bl	8004300 <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d901      	bls.n	8006dc6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e03b      	b.n	8006e3e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dc6:	4b20      	ldr	r3, [pc, #128]	@ (8006e48 <HAL_RCC_ClockConfig+0x260>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 030f 	and.w	r3, r3, #15
 8006dce:	683a      	ldr	r2, [r7, #0]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d1ed      	bne.n	8006db0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 0304 	and.w	r3, r3, #4
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d008      	beq.n	8006df2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006de0:	4b1a      	ldr	r3, [pc, #104]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	4917      	ldr	r1, [pc, #92]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006dee:	4313      	orrs	r3, r2
 8006df0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f003 0308 	and.w	r3, r3, #8
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d009      	beq.n	8006e12 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006dfe:	4b13      	ldr	r3, [pc, #76]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	00db      	lsls	r3, r3, #3
 8006e0c:	490f      	ldr	r1, [pc, #60]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006e12:	f000 f825 	bl	8006e60 <HAL_RCC_GetSysClockFreq>
 8006e16:	4602      	mov	r2, r0
 8006e18:	4b0c      	ldr	r3, [pc, #48]	@ (8006e4c <HAL_RCC_ClockConfig+0x264>)
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	091b      	lsrs	r3, r3, #4
 8006e1e:	f003 030f 	and.w	r3, r3, #15
 8006e22:	490c      	ldr	r1, [pc, #48]	@ (8006e54 <HAL_RCC_ClockConfig+0x26c>)
 8006e24:	5ccb      	ldrb	r3, [r1, r3]
 8006e26:	f003 031f 	and.w	r3, r3, #31
 8006e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8006e58 <HAL_RCC_ClockConfig+0x270>)
 8006e30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006e32:	4b0a      	ldr	r3, [pc, #40]	@ (8006e5c <HAL_RCC_ClockConfig+0x274>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7fd fa16 	bl	8004268 <HAL_InitTick>
 8006e3c:	4603      	mov	r3, r0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3718      	adds	r7, #24
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	40022000 	.word	0x40022000
 8006e4c:	40021000 	.word	0x40021000
 8006e50:	04c4b400 	.word	0x04c4b400
 8006e54:	08010138 	.word	0x08010138
 8006e58:	20000228 	.word	0x20000228
 8006e5c:	2000022c 	.word	0x2000022c

08006e60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b087      	sub	sp, #28
 8006e64:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006e66:	4b2c      	ldr	r3, [pc, #176]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f003 030c 	and.w	r3, r3, #12
 8006e6e:	2b04      	cmp	r3, #4
 8006e70:	d102      	bne.n	8006e78 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006e72:	4b2a      	ldr	r3, [pc, #168]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0xbc>)
 8006e74:	613b      	str	r3, [r7, #16]
 8006e76:	e047      	b.n	8006f08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006e78:	4b27      	ldr	r3, [pc, #156]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f003 030c 	and.w	r3, r3, #12
 8006e80:	2b08      	cmp	r3, #8
 8006e82:	d102      	bne.n	8006e8a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006e84:	4b26      	ldr	r3, [pc, #152]	@ (8006f20 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006e86:	613b      	str	r3, [r7, #16]
 8006e88:	e03e      	b.n	8006f08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006e8a:	4b23      	ldr	r3, [pc, #140]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	f003 030c 	and.w	r3, r3, #12
 8006e92:	2b0c      	cmp	r3, #12
 8006e94:	d136      	bne.n	8006f04 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006e96:	4b20      	ldr	r3, [pc, #128]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	f003 0303 	and.w	r3, r3, #3
 8006e9e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	091b      	lsrs	r3, r3, #4
 8006ea6:	f003 030f 	and.w	r3, r3, #15
 8006eaa:	3301      	adds	r3, #1
 8006eac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2b03      	cmp	r3, #3
 8006eb2:	d10c      	bne.n	8006ece <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006eb4:	4a1a      	ldr	r2, [pc, #104]	@ (8006f20 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ebc:	4a16      	ldr	r2, [pc, #88]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ebe:	68d2      	ldr	r2, [r2, #12]
 8006ec0:	0a12      	lsrs	r2, r2, #8
 8006ec2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006ec6:	fb02 f303 	mul.w	r3, r2, r3
 8006eca:	617b      	str	r3, [r7, #20]
      break;
 8006ecc:	e00c      	b.n	8006ee8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006ece:	4a13      	ldr	r2, [pc, #76]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0xbc>)
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ed6:	4a10      	ldr	r2, [pc, #64]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ed8:	68d2      	ldr	r2, [r2, #12]
 8006eda:	0a12      	lsrs	r2, r2, #8
 8006edc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006ee0:	fb02 f303 	mul.w	r3, r2, r3
 8006ee4:	617b      	str	r3, [r7, #20]
      break;
 8006ee6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	0e5b      	lsrs	r3, r3, #25
 8006eee:	f003 0303 	and.w	r3, r3, #3
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	005b      	lsls	r3, r3, #1
 8006ef6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f00:	613b      	str	r3, [r7, #16]
 8006f02:	e001      	b.n	8006f08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006f04:	2300      	movs	r3, #0
 8006f06:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006f08:	693b      	ldr	r3, [r7, #16]
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	371c      	adds	r7, #28
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	40021000 	.word	0x40021000
 8006f1c:	00f42400 	.word	0x00f42400
 8006f20:	016e3600 	.word	0x016e3600

08006f24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f24:	b480      	push	{r7}
 8006f26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f28:	4b03      	ldr	r3, [pc, #12]	@ (8006f38 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr
 8006f36:	bf00      	nop
 8006f38:	20000228 	.word	0x20000228

08006f3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006f40:	f7ff fff0 	bl	8006f24 <HAL_RCC_GetHCLKFreq>
 8006f44:	4602      	mov	r2, r0
 8006f46:	4b06      	ldr	r3, [pc, #24]	@ (8006f60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	0a1b      	lsrs	r3, r3, #8
 8006f4c:	f003 0307 	and.w	r3, r3, #7
 8006f50:	4904      	ldr	r1, [pc, #16]	@ (8006f64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006f52:	5ccb      	ldrb	r3, [r1, r3]
 8006f54:	f003 031f 	and.w	r3, r3, #31
 8006f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	40021000 	.word	0x40021000
 8006f64:	08010148 	.word	0x08010148

08006f68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006f6c:	f7ff ffda 	bl	8006f24 <HAL_RCC_GetHCLKFreq>
 8006f70:	4602      	mov	r2, r0
 8006f72:	4b06      	ldr	r3, [pc, #24]	@ (8006f8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	0adb      	lsrs	r3, r3, #11
 8006f78:	f003 0307 	and.w	r3, r3, #7
 8006f7c:	4904      	ldr	r1, [pc, #16]	@ (8006f90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006f7e:	5ccb      	ldrb	r3, [r1, r3]
 8006f80:	f003 031f 	and.w	r3, r3, #31
 8006f84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	40021000 	.word	0x40021000
 8006f90:	08010148 	.word	0x08010148

08006f94 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b087      	sub	sp, #28
 8006f98:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8007014 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	f003 0303 	and.w	r3, r3, #3
 8006fa2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8007014 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fa6:	68db      	ldr	r3, [r3, #12]
 8006fa8:	091b      	lsrs	r3, r3, #4
 8006faa:	f003 030f 	and.w	r3, r3, #15
 8006fae:	3301      	adds	r3, #1
 8006fb0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	2b03      	cmp	r3, #3
 8006fb6:	d10c      	bne.n	8006fd2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006fb8:	4a17      	ldr	r2, [pc, #92]	@ (8007018 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fc0:	4a14      	ldr	r2, [pc, #80]	@ (8007014 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fc2:	68d2      	ldr	r2, [r2, #12]
 8006fc4:	0a12      	lsrs	r2, r2, #8
 8006fc6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006fca:	fb02 f303 	mul.w	r3, r2, r3
 8006fce:	617b      	str	r3, [r7, #20]
    break;
 8006fd0:	e00c      	b.n	8006fec <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006fd2:	4a12      	ldr	r2, [pc, #72]	@ (800701c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fda:	4a0e      	ldr	r2, [pc, #56]	@ (8007014 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fdc:	68d2      	ldr	r2, [r2, #12]
 8006fde:	0a12      	lsrs	r2, r2, #8
 8006fe0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006fe4:	fb02 f303 	mul.w	r3, r2, r3
 8006fe8:	617b      	str	r3, [r7, #20]
    break;
 8006fea:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006fec:	4b09      	ldr	r3, [pc, #36]	@ (8007014 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	0e5b      	lsrs	r3, r3, #25
 8006ff2:	f003 0303 	and.w	r3, r3, #3
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	005b      	lsls	r3, r3, #1
 8006ffa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006ffc:	697a      	ldr	r2, [r7, #20]
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	fbb2 f3f3 	udiv	r3, r2, r3
 8007004:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007006:	687b      	ldr	r3, [r7, #4]
}
 8007008:	4618      	mov	r0, r3
 800700a:	371c      	adds	r7, #28
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr
 8007014:	40021000 	.word	0x40021000
 8007018:	016e3600 	.word	0x016e3600
 800701c:	00f42400 	.word	0x00f42400

08007020 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b086      	sub	sp, #24
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007028:	2300      	movs	r3, #0
 800702a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800702c:	2300      	movs	r3, #0
 800702e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007038:	2b00      	cmp	r3, #0
 800703a:	f000 8098 	beq.w	800716e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800703e:	2300      	movs	r3, #0
 8007040:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007042:	4b43      	ldr	r3, [pc, #268]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800704a:	2b00      	cmp	r3, #0
 800704c:	d10d      	bne.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800704e:	4b40      	ldr	r3, [pc, #256]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007052:	4a3f      	ldr	r2, [pc, #252]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007058:	6593      	str	r3, [r2, #88]	@ 0x58
 800705a:	4b3d      	ldr	r3, [pc, #244]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800705c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007062:	60bb      	str	r3, [r7, #8]
 8007064:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007066:	2301      	movs	r3, #1
 8007068:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800706a:	4b3a      	ldr	r3, [pc, #232]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a39      	ldr	r2, [pc, #228]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007070:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007074:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007076:	f7fd f943 	bl	8004300 <HAL_GetTick>
 800707a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800707c:	e009      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800707e:	f7fd f93f 	bl	8004300 <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	2b02      	cmp	r3, #2
 800708a:	d902      	bls.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	74fb      	strb	r3, [r7, #19]
        break;
 8007090:	e005      	b.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007092:	4b30      	ldr	r3, [pc, #192]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800709a:	2b00      	cmp	r3, #0
 800709c:	d0ef      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800709e:	7cfb      	ldrb	r3, [r7, #19]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d159      	bne.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80070a4:	4b2a      	ldr	r3, [pc, #168]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070ae:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d01e      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070ba:	697a      	ldr	r2, [r7, #20]
 80070bc:	429a      	cmp	r2, r3
 80070be:	d019      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80070c0:	4b23      	ldr	r3, [pc, #140]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070ca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80070cc:	4b20      	ldr	r3, [pc, #128]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d2:	4a1f      	ldr	r2, [pc, #124]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80070dc:	4b1c      	ldr	r3, [pc, #112]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070e2:	4a1b      	ldr	r2, [pc, #108]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80070ec:	4a18      	ldr	r2, [pc, #96]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	f003 0301 	and.w	r3, r3, #1
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d016      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070fe:	f7fd f8ff 	bl	8004300 <HAL_GetTick>
 8007102:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007104:	e00b      	b.n	800711e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007106:	f7fd f8fb 	bl	8004300 <HAL_GetTick>
 800710a:	4602      	mov	r2, r0
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007114:	4293      	cmp	r3, r2
 8007116:	d902      	bls.n	800711e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007118:	2303      	movs	r3, #3
 800711a:	74fb      	strb	r3, [r7, #19]
            break;
 800711c:	e006      	b.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800711e:	4b0c      	ldr	r3, [pc, #48]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007124:	f003 0302 	and.w	r3, r3, #2
 8007128:	2b00      	cmp	r3, #0
 800712a:	d0ec      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800712c:	7cfb      	ldrb	r3, [r7, #19]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10b      	bne.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007132:	4b07      	ldr	r3, [pc, #28]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007138:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007140:	4903      	ldr	r1, [pc, #12]	@ (8007150 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007142:	4313      	orrs	r3, r2
 8007144:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007148:	e008      	b.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800714a:	7cfb      	ldrb	r3, [r7, #19]
 800714c:	74bb      	strb	r3, [r7, #18]
 800714e:	e005      	b.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007150:	40021000 	.word	0x40021000
 8007154:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007158:	7cfb      	ldrb	r3, [r7, #19]
 800715a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800715c:	7c7b      	ldrb	r3, [r7, #17]
 800715e:	2b01      	cmp	r3, #1
 8007160:	d105      	bne.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007162:	4ba7      	ldr	r3, [pc, #668]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007166:	4aa6      	ldr	r2, [pc, #664]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007168:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800716c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	2b00      	cmp	r3, #0
 8007178:	d00a      	beq.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800717a:	4ba1      	ldr	r3, [pc, #644]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800717c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007180:	f023 0203 	bic.w	r2, r3, #3
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	499d      	ldr	r1, [pc, #628]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800718a:	4313      	orrs	r3, r2
 800718c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 0302 	and.w	r3, r3, #2
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00a      	beq.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800719c:	4b98      	ldr	r3, [pc, #608]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800719e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071a2:	f023 020c 	bic.w	r2, r3, #12
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	4995      	ldr	r1, [pc, #596]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f003 0304 	and.w	r3, r3, #4
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00a      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80071be:	4b90      	ldr	r3, [pc, #576]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	498c      	ldr	r1, [pc, #560]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071ce:	4313      	orrs	r3, r2
 80071d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 0308 	and.w	r3, r3, #8
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d00a      	beq.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80071e0:	4b87      	ldr	r3, [pc, #540]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	4984      	ldr	r1, [pc, #528]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071f0:	4313      	orrs	r3, r2
 80071f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 0310 	and.w	r3, r3, #16
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00a      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007202:	4b7f      	ldr	r3, [pc, #508]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007208:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	695b      	ldr	r3, [r3, #20]
 8007210:	497b      	ldr	r1, [pc, #492]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007212:	4313      	orrs	r3, r2
 8007214:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f003 0320 	and.w	r3, r3, #32
 8007220:	2b00      	cmp	r3, #0
 8007222:	d00a      	beq.n	800723a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007224:	4b76      	ldr	r3, [pc, #472]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800722a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	4973      	ldr	r1, [pc, #460]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007234:	4313      	orrs	r3, r2
 8007236:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007242:	2b00      	cmp	r3, #0
 8007244:	d00a      	beq.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007246:	4b6e      	ldr	r3, [pc, #440]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800724c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	69db      	ldr	r3, [r3, #28]
 8007254:	496a      	ldr	r1, [pc, #424]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007256:	4313      	orrs	r3, r2
 8007258:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007264:	2b00      	cmp	r3, #0
 8007266:	d00a      	beq.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007268:	4b65      	ldr	r3, [pc, #404]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800726a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800726e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6a1b      	ldr	r3, [r3, #32]
 8007276:	4962      	ldr	r1, [pc, #392]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007278:	4313      	orrs	r3, r2
 800727a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007286:	2b00      	cmp	r3, #0
 8007288:	d00a      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800728a:	4b5d      	ldr	r3, [pc, #372]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800728c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007290:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007298:	4959      	ldr	r1, [pc, #356]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800729a:	4313      	orrs	r3, r2
 800729c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d00a      	beq.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80072ac:	4b54      	ldr	r3, [pc, #336]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072b2:	f023 0203 	bic.w	r2, r3, #3
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ba:	4951      	ldr	r1, [pc, #324]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072bc:	4313      	orrs	r3, r2
 80072be:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d00a      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80072ce:	4b4c      	ldr	r3, [pc, #304]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072dc:	4948      	ldr	r1, [pc, #288]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072de:	4313      	orrs	r3, r2
 80072e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d015      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80072f0:	4b43      	ldr	r3, [pc, #268]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072fe:	4940      	ldr	r1, [pc, #256]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007300:	4313      	orrs	r3, r2
 8007302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800730a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800730e:	d105      	bne.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007310:	4b3b      	ldr	r3, [pc, #236]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	4a3a      	ldr	r2, [pc, #232]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007316:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800731a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007324:	2b00      	cmp	r3, #0
 8007326:	d015      	beq.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007328:	4b35      	ldr	r3, [pc, #212]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800732a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800732e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007336:	4932      	ldr	r1, [pc, #200]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007338:	4313      	orrs	r3, r2
 800733a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007342:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007346:	d105      	bne.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007348:	4b2d      	ldr	r3, [pc, #180]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	4a2c      	ldr	r2, [pc, #176]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800734e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007352:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800735c:	2b00      	cmp	r3, #0
 800735e:	d015      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007360:	4b27      	ldr	r3, [pc, #156]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007366:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800736e:	4924      	ldr	r1, [pc, #144]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007370:	4313      	orrs	r3, r2
 8007372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800737a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800737e:	d105      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007380:	4b1f      	ldr	r3, [pc, #124]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	4a1e      	ldr	r2, [pc, #120]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007386:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800738a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007394:	2b00      	cmp	r3, #0
 8007396:	d015      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007398:	4b19      	ldr	r3, [pc, #100]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800739a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800739e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073a6:	4916      	ldr	r1, [pc, #88]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073b6:	d105      	bne.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80073b8:	4b11      	ldr	r3, [pc, #68]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	4a10      	ldr	r2, [pc, #64]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073c2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d019      	beq.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80073d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073de:	4908      	ldr	r1, [pc, #32]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073ee:	d109      	bne.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80073f0:	4b03      	ldr	r3, [pc, #12]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	4a02      	ldr	r2, [pc, #8]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073fa:	60d3      	str	r3, [r2, #12]
 80073fc:	e002      	b.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80073fe:	bf00      	nop
 8007400:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800740c:	2b00      	cmp	r3, #0
 800740e:	d015      	beq.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007410:	4b29      	ldr	r3, [pc, #164]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007416:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800741e:	4926      	ldr	r1, [pc, #152]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007420:	4313      	orrs	r3, r2
 8007422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800742a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800742e:	d105      	bne.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007430:	4b21      	ldr	r3, [pc, #132]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	4a20      	ldr	r2, [pc, #128]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800743a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007444:	2b00      	cmp	r3, #0
 8007446:	d015      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007448:	4b1b      	ldr	r3, [pc, #108]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800744a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800744e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007456:	4918      	ldr	r1, [pc, #96]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007458:	4313      	orrs	r3, r2
 800745a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007466:	d105      	bne.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007468:	4b13      	ldr	r3, [pc, #76]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	4a12      	ldr	r2, [pc, #72]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800746e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007472:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d015      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007480:	4b0d      	ldr	r3, [pc, #52]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007482:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007486:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800748e:	490a      	ldr	r1, [pc, #40]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007490:	4313      	orrs	r3, r2
 8007492:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800749a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800749e:	d105      	bne.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074a0:	4b05      	ldr	r3, [pc, #20]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	4a04      	ldr	r2, [pc, #16]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80074a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074aa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80074ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3718      	adds	r7, #24
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
 80074b6:	bf00      	nop
 80074b8:	40021000 	.word	0x40021000

080074bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b082      	sub	sp, #8
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d101      	bne.n	80074ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e049      	b.n	8007562 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d106      	bne.n	80074e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f7fc fbd2 	bl	8003c8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2202      	movs	r2, #2
 80074ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	3304      	adds	r3, #4
 80074f8:	4619      	mov	r1, r3
 80074fa:	4610      	mov	r0, r2
 80074fc:	f000 fe98 	bl	8008230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2201      	movs	r2, #1
 8007504:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007560:	2300      	movs	r3, #0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3708      	adds	r7, #8
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
	...

0800756c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800756c:	b480      	push	{r7}
 800756e:	b085      	sub	sp, #20
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b01      	cmp	r3, #1
 800757e:	d001      	beq.n	8007584 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e054      	b.n	800762e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2202      	movs	r2, #2
 8007588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	68da      	ldr	r2, [r3, #12]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f042 0201 	orr.w	r2, r2, #1
 800759a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a26      	ldr	r2, [pc, #152]	@ (800763c <HAL_TIM_Base_Start_IT+0xd0>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d022      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ae:	d01d      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4a22      	ldr	r2, [pc, #136]	@ (8007640 <HAL_TIM_Base_Start_IT+0xd4>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d018      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a21      	ldr	r2, [pc, #132]	@ (8007644 <HAL_TIM_Base_Start_IT+0xd8>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d013      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a1f      	ldr	r2, [pc, #124]	@ (8007648 <HAL_TIM_Base_Start_IT+0xdc>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d00e      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a1e      	ldr	r2, [pc, #120]	@ (800764c <HAL_TIM_Base_Start_IT+0xe0>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d009      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a1c      	ldr	r2, [pc, #112]	@ (8007650 <HAL_TIM_Base_Start_IT+0xe4>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d004      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a1b      	ldr	r2, [pc, #108]	@ (8007654 <HAL_TIM_Base_Start_IT+0xe8>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d115      	bne.n	8007618 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	689a      	ldr	r2, [r3, #8]
 80075f2:	4b19      	ldr	r3, [pc, #100]	@ (8007658 <HAL_TIM_Base_Start_IT+0xec>)
 80075f4:	4013      	ands	r3, r2
 80075f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2b06      	cmp	r3, #6
 80075fc:	d015      	beq.n	800762a <HAL_TIM_Base_Start_IT+0xbe>
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007604:	d011      	beq.n	800762a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f042 0201 	orr.w	r2, r2, #1
 8007614:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007616:	e008      	b.n	800762a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f042 0201 	orr.w	r2, r2, #1
 8007626:	601a      	str	r2, [r3, #0]
 8007628:	e000      	b.n	800762c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800762a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800762c:	2300      	movs	r3, #0
}
 800762e:	4618      	mov	r0, r3
 8007630:	3714      	adds	r7, #20
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	40012c00 	.word	0x40012c00
 8007640:	40000400 	.word	0x40000400
 8007644:	40000800 	.word	0x40000800
 8007648:	40000c00 	.word	0x40000c00
 800764c:	40013400 	.word	0x40013400
 8007650:	40014000 	.word	0x40014000
 8007654:	40015000 	.word	0x40015000
 8007658:	00010007 	.word	0x00010007

0800765c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b082      	sub	sp, #8
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d101      	bne.n	800766e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	e049      	b.n	8007702 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007674:	b2db      	uxtb	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d106      	bne.n	8007688 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 f841 	bl	800770a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2202      	movs	r2, #2
 800768c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	3304      	adds	r3, #4
 8007698:	4619      	mov	r1, r3
 800769a:	4610      	mov	r0, r2
 800769c:	f000 fdc8 	bl	8008230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2201      	movs	r2, #1
 80076a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2201      	movs	r2, #1
 80076ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007700:	2300      	movs	r3, #0
}
 8007702:	4618      	mov	r0, r3
 8007704:	3708      	adds	r7, #8
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}

0800770a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800770a:	b480      	push	{r7}
 800770c:	b083      	sub	sp, #12
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007712:	bf00      	nop
 8007714:	370c      	adds	r7, #12
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr
	...

08007720 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b084      	sub	sp, #16
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d109      	bne.n	8007744 <HAL_TIM_PWM_Start+0x24>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b01      	cmp	r3, #1
 800773a:	bf14      	ite	ne
 800773c:	2301      	movne	r3, #1
 800773e:	2300      	moveq	r3, #0
 8007740:	b2db      	uxtb	r3, r3
 8007742:	e03c      	b.n	80077be <HAL_TIM_PWM_Start+0x9e>
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	2b04      	cmp	r3, #4
 8007748:	d109      	bne.n	800775e <HAL_TIM_PWM_Start+0x3e>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b01      	cmp	r3, #1
 8007754:	bf14      	ite	ne
 8007756:	2301      	movne	r3, #1
 8007758:	2300      	moveq	r3, #0
 800775a:	b2db      	uxtb	r3, r3
 800775c:	e02f      	b.n	80077be <HAL_TIM_PWM_Start+0x9e>
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	2b08      	cmp	r3, #8
 8007762:	d109      	bne.n	8007778 <HAL_TIM_PWM_Start+0x58>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800776a:	b2db      	uxtb	r3, r3
 800776c:	2b01      	cmp	r3, #1
 800776e:	bf14      	ite	ne
 8007770:	2301      	movne	r3, #1
 8007772:	2300      	moveq	r3, #0
 8007774:	b2db      	uxtb	r3, r3
 8007776:	e022      	b.n	80077be <HAL_TIM_PWM_Start+0x9e>
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	2b0c      	cmp	r3, #12
 800777c:	d109      	bne.n	8007792 <HAL_TIM_PWM_Start+0x72>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007784:	b2db      	uxtb	r3, r3
 8007786:	2b01      	cmp	r3, #1
 8007788:	bf14      	ite	ne
 800778a:	2301      	movne	r3, #1
 800778c:	2300      	moveq	r3, #0
 800778e:	b2db      	uxtb	r3, r3
 8007790:	e015      	b.n	80077be <HAL_TIM_PWM_Start+0x9e>
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	2b10      	cmp	r3, #16
 8007796:	d109      	bne.n	80077ac <HAL_TIM_PWM_Start+0x8c>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	bf14      	ite	ne
 80077a4:	2301      	movne	r3, #1
 80077a6:	2300      	moveq	r3, #0
 80077a8:	b2db      	uxtb	r3, r3
 80077aa:	e008      	b.n	80077be <HAL_TIM_PWM_Start+0x9e>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	bf14      	ite	ne
 80077b8:	2301      	movne	r3, #1
 80077ba:	2300      	moveq	r3, #0
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d001      	beq.n	80077c6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e0a6      	b.n	8007914 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d104      	bne.n	80077d6 <HAL_TIM_PWM_Start+0xb6>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2202      	movs	r2, #2
 80077d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80077d4:	e023      	b.n	800781e <HAL_TIM_PWM_Start+0xfe>
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	2b04      	cmp	r3, #4
 80077da:	d104      	bne.n	80077e6 <HAL_TIM_PWM_Start+0xc6>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2202      	movs	r2, #2
 80077e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80077e4:	e01b      	b.n	800781e <HAL_TIM_PWM_Start+0xfe>
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	2b08      	cmp	r3, #8
 80077ea:	d104      	bne.n	80077f6 <HAL_TIM_PWM_Start+0xd6>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2202      	movs	r2, #2
 80077f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077f4:	e013      	b.n	800781e <HAL_TIM_PWM_Start+0xfe>
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b0c      	cmp	r3, #12
 80077fa:	d104      	bne.n	8007806 <HAL_TIM_PWM_Start+0xe6>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2202      	movs	r2, #2
 8007800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007804:	e00b      	b.n	800781e <HAL_TIM_PWM_Start+0xfe>
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	2b10      	cmp	r3, #16
 800780a:	d104      	bne.n	8007816 <HAL_TIM_PWM_Start+0xf6>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2202      	movs	r2, #2
 8007810:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007814:	e003      	b.n	800781e <HAL_TIM_PWM_Start+0xfe>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2202      	movs	r2, #2
 800781a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2201      	movs	r2, #1
 8007824:	6839      	ldr	r1, [r7, #0]
 8007826:	4618      	mov	r0, r3
 8007828:	f001 fa52 	bl	8008cd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a3a      	ldr	r2, [pc, #232]	@ (800791c <HAL_TIM_PWM_Start+0x1fc>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d018      	beq.n	8007868 <HAL_TIM_PWM_Start+0x148>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a39      	ldr	r2, [pc, #228]	@ (8007920 <HAL_TIM_PWM_Start+0x200>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d013      	beq.n	8007868 <HAL_TIM_PWM_Start+0x148>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a37      	ldr	r2, [pc, #220]	@ (8007924 <HAL_TIM_PWM_Start+0x204>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d00e      	beq.n	8007868 <HAL_TIM_PWM_Start+0x148>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a36      	ldr	r2, [pc, #216]	@ (8007928 <HAL_TIM_PWM_Start+0x208>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d009      	beq.n	8007868 <HAL_TIM_PWM_Start+0x148>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a34      	ldr	r2, [pc, #208]	@ (800792c <HAL_TIM_PWM_Start+0x20c>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d004      	beq.n	8007868 <HAL_TIM_PWM_Start+0x148>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a33      	ldr	r2, [pc, #204]	@ (8007930 <HAL_TIM_PWM_Start+0x210>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d101      	bne.n	800786c <HAL_TIM_PWM_Start+0x14c>
 8007868:	2301      	movs	r3, #1
 800786a:	e000      	b.n	800786e <HAL_TIM_PWM_Start+0x14e>
 800786c:	2300      	movs	r3, #0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d007      	beq.n	8007882 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007880:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a25      	ldr	r2, [pc, #148]	@ (800791c <HAL_TIM_PWM_Start+0x1fc>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d022      	beq.n	80078d2 <HAL_TIM_PWM_Start+0x1b2>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007894:	d01d      	beq.n	80078d2 <HAL_TIM_PWM_Start+0x1b2>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a26      	ldr	r2, [pc, #152]	@ (8007934 <HAL_TIM_PWM_Start+0x214>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d018      	beq.n	80078d2 <HAL_TIM_PWM_Start+0x1b2>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a24      	ldr	r2, [pc, #144]	@ (8007938 <HAL_TIM_PWM_Start+0x218>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d013      	beq.n	80078d2 <HAL_TIM_PWM_Start+0x1b2>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a23      	ldr	r2, [pc, #140]	@ (800793c <HAL_TIM_PWM_Start+0x21c>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d00e      	beq.n	80078d2 <HAL_TIM_PWM_Start+0x1b2>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a19      	ldr	r2, [pc, #100]	@ (8007920 <HAL_TIM_PWM_Start+0x200>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d009      	beq.n	80078d2 <HAL_TIM_PWM_Start+0x1b2>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a18      	ldr	r2, [pc, #96]	@ (8007924 <HAL_TIM_PWM_Start+0x204>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d004      	beq.n	80078d2 <HAL_TIM_PWM_Start+0x1b2>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a18      	ldr	r2, [pc, #96]	@ (8007930 <HAL_TIM_PWM_Start+0x210>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d115      	bne.n	80078fe <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	689a      	ldr	r2, [r3, #8]
 80078d8:	4b19      	ldr	r3, [pc, #100]	@ (8007940 <HAL_TIM_PWM_Start+0x220>)
 80078da:	4013      	ands	r3, r2
 80078dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2b06      	cmp	r3, #6
 80078e2:	d015      	beq.n	8007910 <HAL_TIM_PWM_Start+0x1f0>
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078ea:	d011      	beq.n	8007910 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f042 0201 	orr.w	r2, r2, #1
 80078fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078fc:	e008      	b.n	8007910 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f042 0201 	orr.w	r2, r2, #1
 800790c:	601a      	str	r2, [r3, #0]
 800790e:	e000      	b.n	8007912 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007910:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	3710      	adds	r7, #16
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}
 800791c:	40012c00 	.word	0x40012c00
 8007920:	40013400 	.word	0x40013400
 8007924:	40014000 	.word	0x40014000
 8007928:	40014400 	.word	0x40014400
 800792c:	40014800 	.word	0x40014800
 8007930:	40015000 	.word	0x40015000
 8007934:	40000400 	.word	0x40000400
 8007938:	40000800 	.word	0x40000800
 800793c:	40000c00 	.word	0x40000c00
 8007940:	00010007 	.word	0x00010007

08007944 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b082      	sub	sp, #8
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2200      	movs	r2, #0
 8007954:	6839      	ldr	r1, [r7, #0]
 8007956:	4618      	mov	r0, r3
 8007958:	f001 f9ba 	bl	8008cd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a40      	ldr	r2, [pc, #256]	@ (8007a64 <HAL_TIM_PWM_Stop+0x120>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d018      	beq.n	8007998 <HAL_TIM_PWM_Stop+0x54>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a3f      	ldr	r2, [pc, #252]	@ (8007a68 <HAL_TIM_PWM_Stop+0x124>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d013      	beq.n	8007998 <HAL_TIM_PWM_Stop+0x54>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a3d      	ldr	r2, [pc, #244]	@ (8007a6c <HAL_TIM_PWM_Stop+0x128>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d00e      	beq.n	8007998 <HAL_TIM_PWM_Stop+0x54>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a3c      	ldr	r2, [pc, #240]	@ (8007a70 <HAL_TIM_PWM_Stop+0x12c>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d009      	beq.n	8007998 <HAL_TIM_PWM_Stop+0x54>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a3a      	ldr	r2, [pc, #232]	@ (8007a74 <HAL_TIM_PWM_Stop+0x130>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d004      	beq.n	8007998 <HAL_TIM_PWM_Stop+0x54>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a39      	ldr	r2, [pc, #228]	@ (8007a78 <HAL_TIM_PWM_Stop+0x134>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d101      	bne.n	800799c <HAL_TIM_PWM_Stop+0x58>
 8007998:	2301      	movs	r3, #1
 800799a:	e000      	b.n	800799e <HAL_TIM_PWM_Stop+0x5a>
 800799c:	2300      	movs	r3, #0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d017      	beq.n	80079d2 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	6a1a      	ldr	r2, [r3, #32]
 80079a8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80079ac:	4013      	ands	r3, r2
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d10f      	bne.n	80079d2 <HAL_TIM_PWM_Stop+0x8e>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	6a1a      	ldr	r2, [r3, #32]
 80079b8:	f244 4344 	movw	r3, #17476	@ 0x4444
 80079bc:	4013      	ands	r3, r2
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d107      	bne.n	80079d2 <HAL_TIM_PWM_Stop+0x8e>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80079d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	6a1a      	ldr	r2, [r3, #32]
 80079d8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80079dc:	4013      	ands	r3, r2
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d10f      	bne.n	8007a02 <HAL_TIM_PWM_Stop+0xbe>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	6a1a      	ldr	r2, [r3, #32]
 80079e8:	f244 4344 	movw	r3, #17476	@ 0x4444
 80079ec:	4013      	ands	r3, r2
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d107      	bne.n	8007a02 <HAL_TIM_PWM_Stop+0xbe>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f022 0201 	bic.w	r2, r2, #1
 8007a00:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d104      	bne.n	8007a12 <HAL_TIM_PWM_Stop+0xce>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a10:	e023      	b.n	8007a5a <HAL_TIM_PWM_Stop+0x116>
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	2b04      	cmp	r3, #4
 8007a16:	d104      	bne.n	8007a22 <HAL_TIM_PWM_Stop+0xde>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a20:	e01b      	b.n	8007a5a <HAL_TIM_PWM_Stop+0x116>
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	2b08      	cmp	r3, #8
 8007a26:	d104      	bne.n	8007a32 <HAL_TIM_PWM_Stop+0xee>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a30:	e013      	b.n	8007a5a <HAL_TIM_PWM_Stop+0x116>
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	2b0c      	cmp	r3, #12
 8007a36:	d104      	bne.n	8007a42 <HAL_TIM_PWM_Stop+0xfe>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a40:	e00b      	b.n	8007a5a <HAL_TIM_PWM_Stop+0x116>
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	2b10      	cmp	r3, #16
 8007a46:	d104      	bne.n	8007a52 <HAL_TIM_PWM_Stop+0x10e>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a50:	e003      	b.n	8007a5a <HAL_TIM_PWM_Stop+0x116>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2201      	movs	r2, #1
 8007a56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3708      	adds	r7, #8
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	40012c00 	.word	0x40012c00
 8007a68:	40013400 	.word	0x40013400
 8007a6c:	40014000 	.word	0x40014000
 8007a70:	40014400 	.word	0x40014400
 8007a74:	40014800 	.word	0x40014800
 8007a78:	40015000 	.word	0x40015000

08007a7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b084      	sub	sp, #16
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	f003 0302 	and.w	r3, r3, #2
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d020      	beq.n	8007ae0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f003 0302 	and.w	r3, r3, #2
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d01b      	beq.n	8007ae0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f06f 0202 	mvn.w	r2, #2
 8007ab0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	f003 0303 	and.w	r3, r3, #3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d003      	beq.n	8007ace <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fb94 	bl	80081f4 <HAL_TIM_IC_CaptureCallback>
 8007acc:	e005      	b.n	8007ada <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 fb86 	bl	80081e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f000 fb97 	bl	8008208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	f003 0304 	and.w	r3, r3, #4
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d020      	beq.n	8007b2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f003 0304 	and.w	r3, r3, #4
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d01b      	beq.n	8007b2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f06f 0204 	mvn.w	r2, #4
 8007afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2202      	movs	r2, #2
 8007b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	699b      	ldr	r3, [r3, #24]
 8007b0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d003      	beq.n	8007b1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f000 fb6e 	bl	80081f4 <HAL_TIM_IC_CaptureCallback>
 8007b18:	e005      	b.n	8007b26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 fb60 	bl	80081e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f000 fb71 	bl	8008208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	f003 0308 	and.w	r3, r3, #8
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d020      	beq.n	8007b78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f003 0308 	and.w	r3, r3, #8
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d01b      	beq.n	8007b78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f06f 0208 	mvn.w	r2, #8
 8007b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2204      	movs	r2, #4
 8007b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	69db      	ldr	r3, [r3, #28]
 8007b56:	f003 0303 	and.w	r3, r3, #3
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d003      	beq.n	8007b66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 fb48 	bl	80081f4 <HAL_TIM_IC_CaptureCallback>
 8007b64:	e005      	b.n	8007b72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 fb3a 	bl	80081e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f000 fb4b 	bl	8008208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	f003 0310 	and.w	r3, r3, #16
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d020      	beq.n	8007bc4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f003 0310 	and.w	r3, r3, #16
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d01b      	beq.n	8007bc4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f06f 0210 	mvn.w	r2, #16
 8007b94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2208      	movs	r2, #8
 8007b9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	69db      	ldr	r3, [r3, #28]
 8007ba2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d003      	beq.n	8007bb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 fb22 	bl	80081f4 <HAL_TIM_IC_CaptureCallback>
 8007bb0:	e005      	b.n	8007bbe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 fb14 	bl	80081e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 fb25 	bl	8008208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	f003 0301 	and.w	r3, r3, #1
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00c      	beq.n	8007be8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f003 0301 	and.w	r3, r3, #1
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d007      	beq.n	8007be8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f06f 0201 	mvn.w	r2, #1
 8007be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f7fa fd5c 	bl	80026a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d104      	bne.n	8007bfc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00c      	beq.n	8007c16 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d007      	beq.n	8007c16 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f001 fad7 	bl	80091c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d00c      	beq.n	8007c3a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d007      	beq.n	8007c3a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f001 facf 	bl	80091d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00c      	beq.n	8007c5e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d007      	beq.n	8007c5e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f000 fadf 	bl	800821c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	f003 0320 	and.w	r3, r3, #32
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d00c      	beq.n	8007c82 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f003 0320 	and.w	r3, r3, #32
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d007      	beq.n	8007c82 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f06f 0220 	mvn.w	r2, #32
 8007c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f001 fa97 	bl	80091b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d00c      	beq.n	8007ca6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d007      	beq.n	8007ca6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007c9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f001 faa3 	bl	80091ec <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d00c      	beq.n	8007cca <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d007      	beq.n	8007cca <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007cc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f001 fa9b 	bl	8009200 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d00c      	beq.n	8007cee <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d007      	beq.n	8007cee <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007ce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f001 fa93 	bl	8009214 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d00c      	beq.n	8007d12 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d007      	beq.n	8007d12 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007d0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f001 fa8b 	bl	8009228 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d12:	bf00      	nop
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
	...

08007d1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b086      	sub	sp, #24
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	60b9      	str	r1, [r7, #8]
 8007d26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d101      	bne.n	8007d3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007d36:	2302      	movs	r3, #2
 8007d38:	e0ff      	b.n	8007f3a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2b14      	cmp	r3, #20
 8007d46:	f200 80f0 	bhi.w	8007f2a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d50:	08007da5 	.word	0x08007da5
 8007d54:	08007f2b 	.word	0x08007f2b
 8007d58:	08007f2b 	.word	0x08007f2b
 8007d5c:	08007f2b 	.word	0x08007f2b
 8007d60:	08007de5 	.word	0x08007de5
 8007d64:	08007f2b 	.word	0x08007f2b
 8007d68:	08007f2b 	.word	0x08007f2b
 8007d6c:	08007f2b 	.word	0x08007f2b
 8007d70:	08007e27 	.word	0x08007e27
 8007d74:	08007f2b 	.word	0x08007f2b
 8007d78:	08007f2b 	.word	0x08007f2b
 8007d7c:	08007f2b 	.word	0x08007f2b
 8007d80:	08007e67 	.word	0x08007e67
 8007d84:	08007f2b 	.word	0x08007f2b
 8007d88:	08007f2b 	.word	0x08007f2b
 8007d8c:	08007f2b 	.word	0x08007f2b
 8007d90:	08007ea9 	.word	0x08007ea9
 8007d94:	08007f2b 	.word	0x08007f2b
 8007d98:	08007f2b 	.word	0x08007f2b
 8007d9c:	08007f2b 	.word	0x08007f2b
 8007da0:	08007ee9 	.word	0x08007ee9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	68b9      	ldr	r1, [r7, #8]
 8007daa:	4618      	mov	r0, r3
 8007dac:	f000 faf4 	bl	8008398 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	699a      	ldr	r2, [r3, #24]
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f042 0208 	orr.w	r2, r2, #8
 8007dbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	699a      	ldr	r2, [r3, #24]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f022 0204 	bic.w	r2, r2, #4
 8007dce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	6999      	ldr	r1, [r3, #24]
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	691a      	ldr	r2, [r3, #16]
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	430a      	orrs	r2, r1
 8007de0:	619a      	str	r2, [r3, #24]
      break;
 8007de2:	e0a5      	b.n	8007f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68b9      	ldr	r1, [r7, #8]
 8007dea:	4618      	mov	r0, r3
 8007dec:	f000 fb6e 	bl	80084cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	699a      	ldr	r2, [r3, #24]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007dfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	699a      	ldr	r2, [r3, #24]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	6999      	ldr	r1, [r3, #24]
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	691b      	ldr	r3, [r3, #16]
 8007e1a:	021a      	lsls	r2, r3, #8
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	430a      	orrs	r2, r1
 8007e22:	619a      	str	r2, [r3, #24]
      break;
 8007e24:	e084      	b.n	8007f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	68b9      	ldr	r1, [r7, #8]
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f000 fbe1 	bl	80085f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	69da      	ldr	r2, [r3, #28]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f042 0208 	orr.w	r2, r2, #8
 8007e40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	69da      	ldr	r2, [r3, #28]
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f022 0204 	bic.w	r2, r2, #4
 8007e50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	69d9      	ldr	r1, [r3, #28]
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	691a      	ldr	r2, [r3, #16]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	430a      	orrs	r2, r1
 8007e62:	61da      	str	r2, [r3, #28]
      break;
 8007e64:	e064      	b.n	8007f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	68b9      	ldr	r1, [r7, #8]
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f000 fc53 	bl	8008718 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	69da      	ldr	r2, [r3, #28]
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	69da      	ldr	r2, [r3, #28]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	69d9      	ldr	r1, [r3, #28]
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	691b      	ldr	r3, [r3, #16]
 8007e9c:	021a      	lsls	r2, r3, #8
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	430a      	orrs	r2, r1
 8007ea4:	61da      	str	r2, [r3, #28]
      break;
 8007ea6:	e043      	b.n	8007f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	68b9      	ldr	r1, [r7, #8]
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f000 fcc6 	bl	8008840 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f042 0208 	orr.w	r2, r2, #8
 8007ec2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f022 0204 	bic.w	r2, r2, #4
 8007ed2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	691a      	ldr	r2, [r3, #16]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	430a      	orrs	r2, r1
 8007ee4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007ee6:	e023      	b.n	8007f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68b9      	ldr	r1, [r7, #8]
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f000 fd10 	bl	8008914 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f02:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f12:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	021a      	lsls	r2, r3, #8
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	430a      	orrs	r2, r1
 8007f26:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007f28:	e002      	b.n	8007f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	75fb      	strb	r3, [r7, #23]
      break;
 8007f2e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f38:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3718      	adds	r7, #24
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop

08007f44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b084      	sub	sp, #16
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d101      	bne.n	8007f60 <HAL_TIM_ConfigClockSource+0x1c>
 8007f5c:	2302      	movs	r3, #2
 8007f5e:	e0ee      	b.n	800813e <HAL_TIM_ConfigClockSource+0x1fa>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2201      	movs	r2, #1
 8007f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2202      	movs	r2, #2
 8007f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8007f7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007f82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	68ba      	ldr	r2, [r7, #8]
 8007f92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a6b      	ldr	r2, [pc, #428]	@ (8008148 <HAL_TIM_ConfigClockSource+0x204>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	f000 80b9 	beq.w	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 8007fa0:	4a69      	ldr	r2, [pc, #420]	@ (8008148 <HAL_TIM_ConfigClockSource+0x204>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	f200 80be 	bhi.w	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8007fa8:	4a68      	ldr	r2, [pc, #416]	@ (800814c <HAL_TIM_ConfigClockSource+0x208>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	f000 80b1 	beq.w	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 8007fb0:	4a66      	ldr	r2, [pc, #408]	@ (800814c <HAL_TIM_ConfigClockSource+0x208>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	f200 80b6 	bhi.w	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8007fb8:	4a65      	ldr	r2, [pc, #404]	@ (8008150 <HAL_TIM_ConfigClockSource+0x20c>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	f000 80a9 	beq.w	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 8007fc0:	4a63      	ldr	r2, [pc, #396]	@ (8008150 <HAL_TIM_ConfigClockSource+0x20c>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	f200 80ae 	bhi.w	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8007fc8:	4a62      	ldr	r2, [pc, #392]	@ (8008154 <HAL_TIM_ConfigClockSource+0x210>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	f000 80a1 	beq.w	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 8007fd0:	4a60      	ldr	r2, [pc, #384]	@ (8008154 <HAL_TIM_ConfigClockSource+0x210>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	f200 80a6 	bhi.w	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8007fd8:	4a5f      	ldr	r2, [pc, #380]	@ (8008158 <HAL_TIM_ConfigClockSource+0x214>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	f000 8099 	beq.w	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 8007fe0:	4a5d      	ldr	r2, [pc, #372]	@ (8008158 <HAL_TIM_ConfigClockSource+0x214>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	f200 809e 	bhi.w	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8007fe8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007fec:	f000 8091 	beq.w	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 8007ff0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007ff4:	f200 8096 	bhi.w	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8007ff8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ffc:	f000 8089 	beq.w	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 8008000:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008004:	f200 808e 	bhi.w	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8008008:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800800c:	d03e      	beq.n	800808c <HAL_TIM_ConfigClockSource+0x148>
 800800e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008012:	f200 8087 	bhi.w	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8008016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800801a:	f000 8086 	beq.w	800812a <HAL_TIM_ConfigClockSource+0x1e6>
 800801e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008022:	d87f      	bhi.n	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8008024:	2b70      	cmp	r3, #112	@ 0x70
 8008026:	d01a      	beq.n	800805e <HAL_TIM_ConfigClockSource+0x11a>
 8008028:	2b70      	cmp	r3, #112	@ 0x70
 800802a:	d87b      	bhi.n	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 800802c:	2b60      	cmp	r3, #96	@ 0x60
 800802e:	d050      	beq.n	80080d2 <HAL_TIM_ConfigClockSource+0x18e>
 8008030:	2b60      	cmp	r3, #96	@ 0x60
 8008032:	d877      	bhi.n	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8008034:	2b50      	cmp	r3, #80	@ 0x50
 8008036:	d03c      	beq.n	80080b2 <HAL_TIM_ConfigClockSource+0x16e>
 8008038:	2b50      	cmp	r3, #80	@ 0x50
 800803a:	d873      	bhi.n	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 800803c:	2b40      	cmp	r3, #64	@ 0x40
 800803e:	d058      	beq.n	80080f2 <HAL_TIM_ConfigClockSource+0x1ae>
 8008040:	2b40      	cmp	r3, #64	@ 0x40
 8008042:	d86f      	bhi.n	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8008044:	2b30      	cmp	r3, #48	@ 0x30
 8008046:	d064      	beq.n	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 8008048:	2b30      	cmp	r3, #48	@ 0x30
 800804a:	d86b      	bhi.n	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 800804c:	2b20      	cmp	r3, #32
 800804e:	d060      	beq.n	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 8008050:	2b20      	cmp	r3, #32
 8008052:	d867      	bhi.n	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
 8008054:	2b00      	cmp	r3, #0
 8008056:	d05c      	beq.n	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 8008058:	2b10      	cmp	r3, #16
 800805a:	d05a      	beq.n	8008112 <HAL_TIM_ConfigClockSource+0x1ce>
 800805c:	e062      	b.n	8008124 <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800806e:	f000 fe0f 	bl	8008c90 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008080:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	68ba      	ldr	r2, [r7, #8]
 8008088:	609a      	str	r2, [r3, #8]
      break;
 800808a:	e04f      	b.n	800812c <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800809c:	f000 fdf8 	bl	8008c90 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	689a      	ldr	r2, [r3, #8]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80080ae:	609a      	str	r2, [r3, #8]
      break;
 80080b0:	e03c      	b.n	800812c <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080be:	461a      	mov	r2, r3
 80080c0:	f000 fd6a 	bl	8008b98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	2150      	movs	r1, #80	@ 0x50
 80080ca:	4618      	mov	r0, r3
 80080cc:	f000 fdc3 	bl	8008c56 <TIM_ITRx_SetConfig>
      break;
 80080d0:	e02c      	b.n	800812c <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80080de:	461a      	mov	r2, r3
 80080e0:	f000 fd89 	bl	8008bf6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2160      	movs	r1, #96	@ 0x60
 80080ea:	4618      	mov	r0, r3
 80080ec:	f000 fdb3 	bl	8008c56 <TIM_ITRx_SetConfig>
      break;
 80080f0:	e01c      	b.n	800812c <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080fe:	461a      	mov	r2, r3
 8008100:	f000 fd4a 	bl	8008b98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	2140      	movs	r1, #64	@ 0x40
 800810a:	4618      	mov	r0, r3
 800810c:	f000 fda3 	bl	8008c56 <TIM_ITRx_SetConfig>
      break;
 8008110:	e00c      	b.n	800812c <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681a      	ldr	r2, [r3, #0]
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4619      	mov	r1, r3
 800811c:	4610      	mov	r0, r2
 800811e:	f000 fd9a 	bl	8008c56 <TIM_ITRx_SetConfig>
      break;
 8008122:	e003      	b.n	800812c <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	73fb      	strb	r3, [r7, #15]
      break;
 8008128:	e000      	b.n	800812c <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 800812a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2201      	movs	r2, #1
 8008130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800813c:	7bfb      	ldrb	r3, [r7, #15]
}
 800813e:	4618      	mov	r0, r3
 8008140:	3710      	adds	r7, #16
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	00100070 	.word	0x00100070
 800814c:	00100050 	.word	0x00100050
 8008150:	00100040 	.word	0x00100040
 8008154:	00100030 	.word	0x00100030
 8008158:	00100020 	.word	0x00100020

0800815c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b082      	sub	sp, #8
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800816c:	2b01      	cmp	r3, #1
 800816e:	d101      	bne.n	8008174 <HAL_TIM_SlaveConfigSynchro+0x18>
 8008170:	2302      	movs	r3, #2
 8008172:	e031      	b.n	80081d8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2202      	movs	r2, #2
 8008180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008184:	6839      	ldr	r1, [r7, #0]
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 fc30 	bl	80089ec <TIM_SlaveTimer_SetConfig>
 800818c:	4603      	mov	r3, r0
 800818e:	2b00      	cmp	r3, #0
 8008190:	d009      	beq.n	80081a6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2201      	movs	r2, #1
 8008196:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2200      	movs	r2, #0
 800819e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	e018      	b.n	80081d8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	68da      	ldr	r2, [r3, #12]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081b4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	68da      	ldr	r2, [r3, #12]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80081c4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3708      	adds	r7, #8
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b083      	sub	sp, #12
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80081e8:	bf00      	nop
 80081ea:	370c      	adds	r7, #12
 80081ec:	46bd      	mov	sp, r7
 80081ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f2:	4770      	bx	lr

080081f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b083      	sub	sp, #12
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80081fc:	bf00      	nop
 80081fe:	370c      	adds	r7, #12
 8008200:	46bd      	mov	sp, r7
 8008202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008206:	4770      	bx	lr

08008208 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008210:	bf00      	nop
 8008212:	370c      	adds	r7, #12
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr

0800821c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800821c:	b480      	push	{r7}
 800821e:	b083      	sub	sp, #12
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008224:	bf00      	nop
 8008226:	370c      	adds	r7, #12
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4a4c      	ldr	r2, [pc, #304]	@ (8008374 <TIM_Base_SetConfig+0x144>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d017      	beq.n	8008278 <TIM_Base_SetConfig+0x48>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800824e:	d013      	beq.n	8008278 <TIM_Base_SetConfig+0x48>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	4a49      	ldr	r2, [pc, #292]	@ (8008378 <TIM_Base_SetConfig+0x148>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d00f      	beq.n	8008278 <TIM_Base_SetConfig+0x48>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	4a48      	ldr	r2, [pc, #288]	@ (800837c <TIM_Base_SetConfig+0x14c>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d00b      	beq.n	8008278 <TIM_Base_SetConfig+0x48>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	4a47      	ldr	r2, [pc, #284]	@ (8008380 <TIM_Base_SetConfig+0x150>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d007      	beq.n	8008278 <TIM_Base_SetConfig+0x48>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	4a46      	ldr	r2, [pc, #280]	@ (8008384 <TIM_Base_SetConfig+0x154>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d003      	beq.n	8008278 <TIM_Base_SetConfig+0x48>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4a45      	ldr	r2, [pc, #276]	@ (8008388 <TIM_Base_SetConfig+0x158>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d108      	bne.n	800828a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800827e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	4313      	orrs	r3, r2
 8008288:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	4a39      	ldr	r2, [pc, #228]	@ (8008374 <TIM_Base_SetConfig+0x144>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d023      	beq.n	80082da <TIM_Base_SetConfig+0xaa>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008298:	d01f      	beq.n	80082da <TIM_Base_SetConfig+0xaa>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4a36      	ldr	r2, [pc, #216]	@ (8008378 <TIM_Base_SetConfig+0x148>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d01b      	beq.n	80082da <TIM_Base_SetConfig+0xaa>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	4a35      	ldr	r2, [pc, #212]	@ (800837c <TIM_Base_SetConfig+0x14c>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d017      	beq.n	80082da <TIM_Base_SetConfig+0xaa>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	4a34      	ldr	r2, [pc, #208]	@ (8008380 <TIM_Base_SetConfig+0x150>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d013      	beq.n	80082da <TIM_Base_SetConfig+0xaa>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a33      	ldr	r2, [pc, #204]	@ (8008384 <TIM_Base_SetConfig+0x154>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d00f      	beq.n	80082da <TIM_Base_SetConfig+0xaa>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	4a33      	ldr	r2, [pc, #204]	@ (800838c <TIM_Base_SetConfig+0x15c>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d00b      	beq.n	80082da <TIM_Base_SetConfig+0xaa>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	4a32      	ldr	r2, [pc, #200]	@ (8008390 <TIM_Base_SetConfig+0x160>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d007      	beq.n	80082da <TIM_Base_SetConfig+0xaa>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	4a31      	ldr	r2, [pc, #196]	@ (8008394 <TIM_Base_SetConfig+0x164>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d003      	beq.n	80082da <TIM_Base_SetConfig+0xaa>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	4a2c      	ldr	r2, [pc, #176]	@ (8008388 <TIM_Base_SetConfig+0x158>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d108      	bne.n	80082ec <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	68db      	ldr	r3, [r3, #12]
 80082e6:	68fa      	ldr	r2, [r7, #12]
 80082e8:	4313      	orrs	r3, r2
 80082ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	695b      	ldr	r3, [r3, #20]
 80082f6:	4313      	orrs	r3, r2
 80082f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	68fa      	ldr	r2, [r7, #12]
 80082fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	689a      	ldr	r2, [r3, #8]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	4a18      	ldr	r2, [pc, #96]	@ (8008374 <TIM_Base_SetConfig+0x144>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d013      	beq.n	8008340 <TIM_Base_SetConfig+0x110>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	4a1a      	ldr	r2, [pc, #104]	@ (8008384 <TIM_Base_SetConfig+0x154>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d00f      	beq.n	8008340 <TIM_Base_SetConfig+0x110>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	4a1a      	ldr	r2, [pc, #104]	@ (800838c <TIM_Base_SetConfig+0x15c>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d00b      	beq.n	8008340 <TIM_Base_SetConfig+0x110>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	4a19      	ldr	r2, [pc, #100]	@ (8008390 <TIM_Base_SetConfig+0x160>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d007      	beq.n	8008340 <TIM_Base_SetConfig+0x110>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	4a18      	ldr	r2, [pc, #96]	@ (8008394 <TIM_Base_SetConfig+0x164>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d003      	beq.n	8008340 <TIM_Base_SetConfig+0x110>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	4a13      	ldr	r2, [pc, #76]	@ (8008388 <TIM_Base_SetConfig+0x158>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d103      	bne.n	8008348 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	691a      	ldr	r2, [r3, #16]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	f003 0301 	and.w	r3, r3, #1
 8008356:	2b01      	cmp	r3, #1
 8008358:	d105      	bne.n	8008366 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	691b      	ldr	r3, [r3, #16]
 800835e:	f023 0201 	bic.w	r2, r3, #1
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	611a      	str	r2, [r3, #16]
  }
}
 8008366:	bf00      	nop
 8008368:	3714      	adds	r7, #20
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	40012c00 	.word	0x40012c00
 8008378:	40000400 	.word	0x40000400
 800837c:	40000800 	.word	0x40000800
 8008380:	40000c00 	.word	0x40000c00
 8008384:	40013400 	.word	0x40013400
 8008388:	40015000 	.word	0x40015000
 800838c:	40014000 	.word	0x40014000
 8008390:	40014400 	.word	0x40014400
 8008394:	40014800 	.word	0x40014800

08008398 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008398:	b480      	push	{r7}
 800839a:	b087      	sub	sp, #28
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6a1b      	ldr	r3, [r3, #32]
 80083a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6a1b      	ldr	r3, [r3, #32]
 80083ac:	f023 0201 	bic.w	r2, r3, #1
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	699b      	ldr	r3, [r3, #24]
 80083be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f023 0303 	bic.w	r3, r3, #3
 80083d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	68fa      	ldr	r2, [r7, #12]
 80083da:	4313      	orrs	r3, r2
 80083dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	f023 0302 	bic.w	r3, r3, #2
 80083e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	697a      	ldr	r2, [r7, #20]
 80083ec:	4313      	orrs	r3, r2
 80083ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	4a30      	ldr	r2, [pc, #192]	@ (80084b4 <TIM_OC1_SetConfig+0x11c>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d013      	beq.n	8008420 <TIM_OC1_SetConfig+0x88>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	4a2f      	ldr	r2, [pc, #188]	@ (80084b8 <TIM_OC1_SetConfig+0x120>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d00f      	beq.n	8008420 <TIM_OC1_SetConfig+0x88>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	4a2e      	ldr	r2, [pc, #184]	@ (80084bc <TIM_OC1_SetConfig+0x124>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d00b      	beq.n	8008420 <TIM_OC1_SetConfig+0x88>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	4a2d      	ldr	r2, [pc, #180]	@ (80084c0 <TIM_OC1_SetConfig+0x128>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d007      	beq.n	8008420 <TIM_OC1_SetConfig+0x88>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4a2c      	ldr	r2, [pc, #176]	@ (80084c4 <TIM_OC1_SetConfig+0x12c>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d003      	beq.n	8008420 <TIM_OC1_SetConfig+0x88>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	4a2b      	ldr	r2, [pc, #172]	@ (80084c8 <TIM_OC1_SetConfig+0x130>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d10c      	bne.n	800843a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	f023 0308 	bic.w	r3, r3, #8
 8008426:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	68db      	ldr	r3, [r3, #12]
 800842c:	697a      	ldr	r2, [r7, #20]
 800842e:	4313      	orrs	r3, r2
 8008430:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	f023 0304 	bic.w	r3, r3, #4
 8008438:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	4a1d      	ldr	r2, [pc, #116]	@ (80084b4 <TIM_OC1_SetConfig+0x11c>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d013      	beq.n	800846a <TIM_OC1_SetConfig+0xd2>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	4a1c      	ldr	r2, [pc, #112]	@ (80084b8 <TIM_OC1_SetConfig+0x120>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d00f      	beq.n	800846a <TIM_OC1_SetConfig+0xd2>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a1b      	ldr	r2, [pc, #108]	@ (80084bc <TIM_OC1_SetConfig+0x124>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d00b      	beq.n	800846a <TIM_OC1_SetConfig+0xd2>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a1a      	ldr	r2, [pc, #104]	@ (80084c0 <TIM_OC1_SetConfig+0x128>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d007      	beq.n	800846a <TIM_OC1_SetConfig+0xd2>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a19      	ldr	r2, [pc, #100]	@ (80084c4 <TIM_OC1_SetConfig+0x12c>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d003      	beq.n	800846a <TIM_OC1_SetConfig+0xd2>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	4a18      	ldr	r2, [pc, #96]	@ (80084c8 <TIM_OC1_SetConfig+0x130>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d111      	bne.n	800848e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008470:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008478:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	693a      	ldr	r2, [r7, #16]
 8008480:	4313      	orrs	r3, r2
 8008482:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	699b      	ldr	r3, [r3, #24]
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	4313      	orrs	r3, r2
 800848c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	693a      	ldr	r2, [r7, #16]
 8008492:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	68fa      	ldr	r2, [r7, #12]
 8008498:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	685a      	ldr	r2, [r3, #4]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	697a      	ldr	r2, [r7, #20]
 80084a6:	621a      	str	r2, [r3, #32]
}
 80084a8:	bf00      	nop
 80084aa:	371c      	adds	r7, #28
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr
 80084b4:	40012c00 	.word	0x40012c00
 80084b8:	40013400 	.word	0x40013400
 80084bc:	40014000 	.word	0x40014000
 80084c0:	40014400 	.word	0x40014400
 80084c4:	40014800 	.word	0x40014800
 80084c8:	40015000 	.word	0x40015000

080084cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b087      	sub	sp, #28
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6a1b      	ldr	r3, [r3, #32]
 80084da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6a1b      	ldr	r3, [r3, #32]
 80084e0:	f023 0210 	bic.w	r2, r3, #16
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	699b      	ldr	r3, [r3, #24]
 80084f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80084fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008506:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	021b      	lsls	r3, r3, #8
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	4313      	orrs	r3, r2
 8008512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	f023 0320 	bic.w	r3, r3, #32
 800851a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	011b      	lsls	r3, r3, #4
 8008522:	697a      	ldr	r2, [r7, #20]
 8008524:	4313      	orrs	r3, r2
 8008526:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	4a2c      	ldr	r2, [pc, #176]	@ (80085dc <TIM_OC2_SetConfig+0x110>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d007      	beq.n	8008540 <TIM_OC2_SetConfig+0x74>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	4a2b      	ldr	r2, [pc, #172]	@ (80085e0 <TIM_OC2_SetConfig+0x114>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d003      	beq.n	8008540 <TIM_OC2_SetConfig+0x74>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	4a2a      	ldr	r2, [pc, #168]	@ (80085e4 <TIM_OC2_SetConfig+0x118>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d10d      	bne.n	800855c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008546:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	68db      	ldr	r3, [r3, #12]
 800854c:	011b      	lsls	r3, r3, #4
 800854e:	697a      	ldr	r2, [r7, #20]
 8008550:	4313      	orrs	r3, r2
 8008552:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800855a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a1f      	ldr	r2, [pc, #124]	@ (80085dc <TIM_OC2_SetConfig+0x110>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d013      	beq.n	800858c <TIM_OC2_SetConfig+0xc0>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a1e      	ldr	r2, [pc, #120]	@ (80085e0 <TIM_OC2_SetConfig+0x114>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d00f      	beq.n	800858c <TIM_OC2_SetConfig+0xc0>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4a1e      	ldr	r2, [pc, #120]	@ (80085e8 <TIM_OC2_SetConfig+0x11c>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d00b      	beq.n	800858c <TIM_OC2_SetConfig+0xc0>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	4a1d      	ldr	r2, [pc, #116]	@ (80085ec <TIM_OC2_SetConfig+0x120>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d007      	beq.n	800858c <TIM_OC2_SetConfig+0xc0>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4a1c      	ldr	r2, [pc, #112]	@ (80085f0 <TIM_OC2_SetConfig+0x124>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d003      	beq.n	800858c <TIM_OC2_SetConfig+0xc0>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	4a17      	ldr	r2, [pc, #92]	@ (80085e4 <TIM_OC2_SetConfig+0x118>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d113      	bne.n	80085b4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008592:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800859a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	695b      	ldr	r3, [r3, #20]
 80085a0:	009b      	lsls	r3, r3, #2
 80085a2:	693a      	ldr	r2, [r7, #16]
 80085a4:	4313      	orrs	r3, r2
 80085a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	699b      	ldr	r3, [r3, #24]
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	693a      	ldr	r2, [r7, #16]
 80085b0:	4313      	orrs	r3, r2
 80085b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	693a      	ldr	r2, [r7, #16]
 80085b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	68fa      	ldr	r2, [r7, #12]
 80085be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	685a      	ldr	r2, [r3, #4]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	697a      	ldr	r2, [r7, #20]
 80085cc:	621a      	str	r2, [r3, #32]
}
 80085ce:	bf00      	nop
 80085d0:	371c      	adds	r7, #28
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop
 80085dc:	40012c00 	.word	0x40012c00
 80085e0:	40013400 	.word	0x40013400
 80085e4:	40015000 	.word	0x40015000
 80085e8:	40014000 	.word	0x40014000
 80085ec:	40014400 	.word	0x40014400
 80085f0:	40014800 	.word	0x40014800

080085f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b087      	sub	sp, #28
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6a1b      	ldr	r3, [r3, #32]
 8008608:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	69db      	ldr	r3, [r3, #28]
 800861a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008626:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f023 0303 	bic.w	r3, r3, #3
 800862e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	4313      	orrs	r3, r2
 8008638:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008640:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	021b      	lsls	r3, r3, #8
 8008648:	697a      	ldr	r2, [r7, #20]
 800864a:	4313      	orrs	r3, r2
 800864c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	4a2b      	ldr	r2, [pc, #172]	@ (8008700 <TIM_OC3_SetConfig+0x10c>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d007      	beq.n	8008666 <TIM_OC3_SetConfig+0x72>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	4a2a      	ldr	r2, [pc, #168]	@ (8008704 <TIM_OC3_SetConfig+0x110>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d003      	beq.n	8008666 <TIM_OC3_SetConfig+0x72>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	4a29      	ldr	r2, [pc, #164]	@ (8008708 <TIM_OC3_SetConfig+0x114>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d10d      	bne.n	8008682 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800866c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	68db      	ldr	r3, [r3, #12]
 8008672:	021b      	lsls	r3, r3, #8
 8008674:	697a      	ldr	r2, [r7, #20]
 8008676:	4313      	orrs	r3, r2
 8008678:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008680:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a1e      	ldr	r2, [pc, #120]	@ (8008700 <TIM_OC3_SetConfig+0x10c>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d013      	beq.n	80086b2 <TIM_OC3_SetConfig+0xbe>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a1d      	ldr	r2, [pc, #116]	@ (8008704 <TIM_OC3_SetConfig+0x110>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d00f      	beq.n	80086b2 <TIM_OC3_SetConfig+0xbe>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	4a1d      	ldr	r2, [pc, #116]	@ (800870c <TIM_OC3_SetConfig+0x118>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d00b      	beq.n	80086b2 <TIM_OC3_SetConfig+0xbe>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	4a1c      	ldr	r2, [pc, #112]	@ (8008710 <TIM_OC3_SetConfig+0x11c>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d007      	beq.n	80086b2 <TIM_OC3_SetConfig+0xbe>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	4a1b      	ldr	r2, [pc, #108]	@ (8008714 <TIM_OC3_SetConfig+0x120>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d003      	beq.n	80086b2 <TIM_OC3_SetConfig+0xbe>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4a16      	ldr	r2, [pc, #88]	@ (8008708 <TIM_OC3_SetConfig+0x114>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d113      	bne.n	80086da <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80086b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80086c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	695b      	ldr	r3, [r3, #20]
 80086c6:	011b      	lsls	r3, r3, #4
 80086c8:	693a      	ldr	r2, [r7, #16]
 80086ca:	4313      	orrs	r3, r2
 80086cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	699b      	ldr	r3, [r3, #24]
 80086d2:	011b      	lsls	r3, r3, #4
 80086d4:	693a      	ldr	r2, [r7, #16]
 80086d6:	4313      	orrs	r3, r2
 80086d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	693a      	ldr	r2, [r7, #16]
 80086de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	68fa      	ldr	r2, [r7, #12]
 80086e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	685a      	ldr	r2, [r3, #4]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	697a      	ldr	r2, [r7, #20]
 80086f2:	621a      	str	r2, [r3, #32]
}
 80086f4:	bf00      	nop
 80086f6:	371c      	adds	r7, #28
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr
 8008700:	40012c00 	.word	0x40012c00
 8008704:	40013400 	.word	0x40013400
 8008708:	40015000 	.word	0x40015000
 800870c:	40014000 	.word	0x40014000
 8008710:	40014400 	.word	0x40014400
 8008714:	40014800 	.word	0x40014800

08008718 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008718:	b480      	push	{r7}
 800871a:	b087      	sub	sp, #28
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a1b      	ldr	r3, [r3, #32]
 8008726:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6a1b      	ldr	r3, [r3, #32]
 800872c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	69db      	ldr	r3, [r3, #28]
 800873e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008746:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800874a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	021b      	lsls	r3, r3, #8
 800875a:	68fa      	ldr	r2, [r7, #12]
 800875c:	4313      	orrs	r3, r2
 800875e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008766:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	689b      	ldr	r3, [r3, #8]
 800876c:	031b      	lsls	r3, r3, #12
 800876e:	697a      	ldr	r2, [r7, #20]
 8008770:	4313      	orrs	r3, r2
 8008772:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	4a2c      	ldr	r2, [pc, #176]	@ (8008828 <TIM_OC4_SetConfig+0x110>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d007      	beq.n	800878c <TIM_OC4_SetConfig+0x74>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	4a2b      	ldr	r2, [pc, #172]	@ (800882c <TIM_OC4_SetConfig+0x114>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d003      	beq.n	800878c <TIM_OC4_SetConfig+0x74>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	4a2a      	ldr	r2, [pc, #168]	@ (8008830 <TIM_OC4_SetConfig+0x118>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d10d      	bne.n	80087a8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008792:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	031b      	lsls	r3, r3, #12
 800879a:	697a      	ldr	r2, [r7, #20]
 800879c:	4313      	orrs	r3, r2
 800879e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80087a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a1f      	ldr	r2, [pc, #124]	@ (8008828 <TIM_OC4_SetConfig+0x110>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d013      	beq.n	80087d8 <TIM_OC4_SetConfig+0xc0>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	4a1e      	ldr	r2, [pc, #120]	@ (800882c <TIM_OC4_SetConfig+0x114>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d00f      	beq.n	80087d8 <TIM_OC4_SetConfig+0xc0>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	4a1e      	ldr	r2, [pc, #120]	@ (8008834 <TIM_OC4_SetConfig+0x11c>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d00b      	beq.n	80087d8 <TIM_OC4_SetConfig+0xc0>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	4a1d      	ldr	r2, [pc, #116]	@ (8008838 <TIM_OC4_SetConfig+0x120>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d007      	beq.n	80087d8 <TIM_OC4_SetConfig+0xc0>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a1c      	ldr	r2, [pc, #112]	@ (800883c <TIM_OC4_SetConfig+0x124>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d003      	beq.n	80087d8 <TIM_OC4_SetConfig+0xc0>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4a17      	ldr	r2, [pc, #92]	@ (8008830 <TIM_OC4_SetConfig+0x118>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d113      	bne.n	8008800 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80087de:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80087e6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	695b      	ldr	r3, [r3, #20]
 80087ec:	019b      	lsls	r3, r3, #6
 80087ee:	693a      	ldr	r2, [r7, #16]
 80087f0:	4313      	orrs	r3, r2
 80087f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	699b      	ldr	r3, [r3, #24]
 80087f8:	019b      	lsls	r3, r3, #6
 80087fa:	693a      	ldr	r2, [r7, #16]
 80087fc:	4313      	orrs	r3, r2
 80087fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	693a      	ldr	r2, [r7, #16]
 8008804:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	68fa      	ldr	r2, [r7, #12]
 800880a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	685a      	ldr	r2, [r3, #4]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	697a      	ldr	r2, [r7, #20]
 8008818:	621a      	str	r2, [r3, #32]
}
 800881a:	bf00      	nop
 800881c:	371c      	adds	r7, #28
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr
 8008826:	bf00      	nop
 8008828:	40012c00 	.word	0x40012c00
 800882c:	40013400 	.word	0x40013400
 8008830:	40015000 	.word	0x40015000
 8008834:	40014000 	.word	0x40014000
 8008838:	40014400 	.word	0x40014400
 800883c:	40014800 	.word	0x40014800

08008840 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008840:	b480      	push	{r7}
 8008842:	b087      	sub	sp, #28
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
 8008848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a1b      	ldr	r3, [r3, #32]
 800884e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a1b      	ldr	r3, [r3, #32]
 8008854:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800886e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	4313      	orrs	r3, r2
 800887c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008884:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	041b      	lsls	r3, r3, #16
 800888c:	693a      	ldr	r2, [r7, #16]
 800888e:	4313      	orrs	r3, r2
 8008890:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	4a19      	ldr	r2, [pc, #100]	@ (80088fc <TIM_OC5_SetConfig+0xbc>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d013      	beq.n	80088c2 <TIM_OC5_SetConfig+0x82>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	4a18      	ldr	r2, [pc, #96]	@ (8008900 <TIM_OC5_SetConfig+0xc0>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d00f      	beq.n	80088c2 <TIM_OC5_SetConfig+0x82>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	4a17      	ldr	r2, [pc, #92]	@ (8008904 <TIM_OC5_SetConfig+0xc4>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d00b      	beq.n	80088c2 <TIM_OC5_SetConfig+0x82>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4a16      	ldr	r2, [pc, #88]	@ (8008908 <TIM_OC5_SetConfig+0xc8>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d007      	beq.n	80088c2 <TIM_OC5_SetConfig+0x82>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	4a15      	ldr	r2, [pc, #84]	@ (800890c <TIM_OC5_SetConfig+0xcc>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d003      	beq.n	80088c2 <TIM_OC5_SetConfig+0x82>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	4a14      	ldr	r2, [pc, #80]	@ (8008910 <TIM_OC5_SetConfig+0xd0>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d109      	bne.n	80088d6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	695b      	ldr	r3, [r3, #20]
 80088ce:	021b      	lsls	r3, r3, #8
 80088d0:	697a      	ldr	r2, [r7, #20]
 80088d2:	4313      	orrs	r3, r2
 80088d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	697a      	ldr	r2, [r7, #20]
 80088da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	685a      	ldr	r2, [r3, #4]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	693a      	ldr	r2, [r7, #16]
 80088ee:	621a      	str	r2, [r3, #32]
}
 80088f0:	bf00      	nop
 80088f2:	371c      	adds	r7, #28
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr
 80088fc:	40012c00 	.word	0x40012c00
 8008900:	40013400 	.word	0x40013400
 8008904:	40014000 	.word	0x40014000
 8008908:	40014400 	.word	0x40014400
 800890c:	40014800 	.word	0x40014800
 8008910:	40015000 	.word	0x40015000

08008914 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008914:	b480      	push	{r7}
 8008916:	b087      	sub	sp, #28
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6a1b      	ldr	r3, [r3, #32]
 8008922:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6a1b      	ldr	r3, [r3, #32]
 8008928:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800893a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008942:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008946:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	021b      	lsls	r3, r3, #8
 800894e:	68fa      	ldr	r2, [r7, #12]
 8008950:	4313      	orrs	r3, r2
 8008952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800895a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	051b      	lsls	r3, r3, #20
 8008962:	693a      	ldr	r2, [r7, #16]
 8008964:	4313      	orrs	r3, r2
 8008966:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4a1a      	ldr	r2, [pc, #104]	@ (80089d4 <TIM_OC6_SetConfig+0xc0>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d013      	beq.n	8008998 <TIM_OC6_SetConfig+0x84>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	4a19      	ldr	r2, [pc, #100]	@ (80089d8 <TIM_OC6_SetConfig+0xc4>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d00f      	beq.n	8008998 <TIM_OC6_SetConfig+0x84>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	4a18      	ldr	r2, [pc, #96]	@ (80089dc <TIM_OC6_SetConfig+0xc8>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d00b      	beq.n	8008998 <TIM_OC6_SetConfig+0x84>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a17      	ldr	r2, [pc, #92]	@ (80089e0 <TIM_OC6_SetConfig+0xcc>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d007      	beq.n	8008998 <TIM_OC6_SetConfig+0x84>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	4a16      	ldr	r2, [pc, #88]	@ (80089e4 <TIM_OC6_SetConfig+0xd0>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d003      	beq.n	8008998 <TIM_OC6_SetConfig+0x84>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	4a15      	ldr	r2, [pc, #84]	@ (80089e8 <TIM_OC6_SetConfig+0xd4>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d109      	bne.n	80089ac <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800899e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	695b      	ldr	r3, [r3, #20]
 80089a4:	029b      	lsls	r3, r3, #10
 80089a6:	697a      	ldr	r2, [r7, #20]
 80089a8:	4313      	orrs	r3, r2
 80089aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	697a      	ldr	r2, [r7, #20]
 80089b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	685a      	ldr	r2, [r3, #4]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	693a      	ldr	r2, [r7, #16]
 80089c4:	621a      	str	r2, [r3, #32]
}
 80089c6:	bf00      	nop
 80089c8:	371c      	adds	r7, #28
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop
 80089d4:	40012c00 	.word	0x40012c00
 80089d8:	40013400 	.word	0x40013400
 80089dc:	40014000 	.word	0x40014000
 80089e0:	40014400 	.word	0x40014400
 80089e4:	40014800 	.word	0x40014800
 80089e8:	40015000 	.word	0x40015000

080089ec <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b086      	sub	sp, #24
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089f6:	2300      	movs	r3, #0
 80089f8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	689b      	ldr	r3, [r3, #8]
 8008a00:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008a08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a0c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	693a      	ldr	r2, [r7, #16]
 8008a14:	4313      	orrs	r3, r2
 8008a16:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a1e:	f023 0307 	bic.w	r3, r3, #7
 8008a22:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	693a      	ldr	r2, [r7, #16]
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	693a      	ldr	r2, [r7, #16]
 8008a34:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	4a52      	ldr	r2, [pc, #328]	@ (8008b84 <TIM_SlaveTimer_SetConfig+0x198>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	f000 809a 	beq.w	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008a42:	4a50      	ldr	r2, [pc, #320]	@ (8008b84 <TIM_SlaveTimer_SetConfig+0x198>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	f200 8093 	bhi.w	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008a4a:	4a4f      	ldr	r2, [pc, #316]	@ (8008b88 <TIM_SlaveTimer_SetConfig+0x19c>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	f000 8092 	beq.w	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008a52:	4a4d      	ldr	r2, [pc, #308]	@ (8008b88 <TIM_SlaveTimer_SetConfig+0x19c>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	f200 808b 	bhi.w	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008a5a:	4a4c      	ldr	r2, [pc, #304]	@ (8008b8c <TIM_SlaveTimer_SetConfig+0x1a0>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	f000 808a 	beq.w	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008a62:	4a4a      	ldr	r2, [pc, #296]	@ (8008b8c <TIM_SlaveTimer_SetConfig+0x1a0>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	f200 8083 	bhi.w	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008a6a:	4a49      	ldr	r2, [pc, #292]	@ (8008b90 <TIM_SlaveTimer_SetConfig+0x1a4>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	f000 8082 	beq.w	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008a72:	4a47      	ldr	r2, [pc, #284]	@ (8008b90 <TIM_SlaveTimer_SetConfig+0x1a4>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d87b      	bhi.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008a78:	4a46      	ldr	r2, [pc, #280]	@ (8008b94 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d07b      	beq.n	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008a7e:	4a45      	ldr	r2, [pc, #276]	@ (8008b94 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d875      	bhi.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008a84:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008a88:	d075      	beq.n	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008a8a:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008a8e:	d86f      	bhi.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008a90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a94:	d06f      	beq.n	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008a96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a9a:	d869      	bhi.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008a9c:	2b70      	cmp	r3, #112	@ 0x70
 8008a9e:	d01a      	beq.n	8008ad6 <TIM_SlaveTimer_SetConfig+0xea>
 8008aa0:	2b70      	cmp	r3, #112	@ 0x70
 8008aa2:	d865      	bhi.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008aa4:	2b60      	cmp	r3, #96	@ 0x60
 8008aa6:	d059      	beq.n	8008b5c <TIM_SlaveTimer_SetConfig+0x170>
 8008aa8:	2b60      	cmp	r3, #96	@ 0x60
 8008aaa:	d861      	bhi.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008aac:	2b50      	cmp	r3, #80	@ 0x50
 8008aae:	d04b      	beq.n	8008b48 <TIM_SlaveTimer_SetConfig+0x15c>
 8008ab0:	2b50      	cmp	r3, #80	@ 0x50
 8008ab2:	d85d      	bhi.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008ab4:	2b40      	cmp	r3, #64	@ 0x40
 8008ab6:	d019      	beq.n	8008aec <TIM_SlaveTimer_SetConfig+0x100>
 8008ab8:	2b40      	cmp	r3, #64	@ 0x40
 8008aba:	d859      	bhi.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008abc:	2b30      	cmp	r3, #48	@ 0x30
 8008abe:	d05a      	beq.n	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008ac0:	2b30      	cmp	r3, #48	@ 0x30
 8008ac2:	d855      	bhi.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008ac4:	2b20      	cmp	r3, #32
 8008ac6:	d056      	beq.n	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008ac8:	2b20      	cmp	r3, #32
 8008aca:	d851      	bhi.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d052      	beq.n	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008ad0:	2b10      	cmp	r3, #16
 8008ad2:	d050      	beq.n	8008b76 <TIM_SlaveTimer_SetConfig+0x18a>
 8008ad4:	e04c      	b.n	8008b70 <TIM_SlaveTimer_SetConfig+0x184>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8008ae6:	f000 f8d3 	bl	8008c90 <TIM_ETR_SetConfig>
      break;
 8008aea:	e045      	b.n	8008b78 <TIM_SlaveTimer_SetConfig+0x18c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2b05      	cmp	r3, #5
 8008af2:	d004      	beq.n	8008afe <TIM_SlaveTimer_SetConfig+0x112>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8008af8:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8008afc:	d101      	bne.n	8008b02 <TIM_SlaveTimer_SetConfig+0x116>
      {
        return HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	e03b      	b.n	8008b7a <TIM_SlaveTimer_SetConfig+0x18e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	6a1b      	ldr	r3, [r3, #32]
 8008b08:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	6a1a      	ldr	r2, [r3, #32]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f022 0201 	bic.w	r2, r2, #1
 8008b18:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	699b      	ldr	r3, [r3, #24]
 8008b20:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b28:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	011b      	lsls	r3, r3, #4
 8008b30:	68ba      	ldr	r2, [r7, #8]
 8008b32:	4313      	orrs	r3, r2
 8008b34:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68ba      	ldr	r2, [r7, #8]
 8008b3c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68fa      	ldr	r2, [r7, #12]
 8008b44:	621a      	str	r2, [r3, #32]
      break;
 8008b46:	e017      	b.n	8008b78 <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b54:	461a      	mov	r2, r3
 8008b56:	f000 f81f 	bl	8008b98 <TIM_TI1_ConfigInputStage>
      break;
 8008b5a:	e00d      	b.n	8008b78 <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b68:	461a      	mov	r2, r3
 8008b6a:	f000 f844 	bl	8008bf6 <TIM_TI2_ConfigInputStage>
      break;
 8008b6e:	e003      	b.n	8008b78 <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	75fb      	strb	r3, [r7, #23]
      break;
 8008b74:	e000      	b.n	8008b78 <TIM_SlaveTimer_SetConfig+0x18c>
      break;
 8008b76:	bf00      	nop
  }

  return status;
 8008b78:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3718      	adds	r7, #24
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}
 8008b82:	bf00      	nop
 8008b84:	00100070 	.word	0x00100070
 8008b88:	00100050 	.word	0x00100050
 8008b8c:	00100040 	.word	0x00100040
 8008b90:	00100030 	.word	0x00100030
 8008b94:	00100020 	.word	0x00100020

08008b98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b087      	sub	sp, #28
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	60b9      	str	r1, [r7, #8]
 8008ba2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	6a1b      	ldr	r3, [r3, #32]
 8008ba8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6a1b      	ldr	r3, [r3, #32]
 8008bae:	f023 0201 	bic.w	r2, r3, #1
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	699b      	ldr	r3, [r3, #24]
 8008bba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008bc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	011b      	lsls	r3, r3, #4
 8008bc8:	693a      	ldr	r2, [r7, #16]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	f023 030a 	bic.w	r3, r3, #10
 8008bd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008bd6:	697a      	ldr	r2, [r7, #20]
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	693a      	ldr	r2, [r7, #16]
 8008be2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	697a      	ldr	r2, [r7, #20]
 8008be8:	621a      	str	r2, [r3, #32]
}
 8008bea:	bf00      	nop
 8008bec:	371c      	adds	r7, #28
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf4:	4770      	bx	lr

08008bf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bf6:	b480      	push	{r7}
 8008bf8:	b087      	sub	sp, #28
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	60f8      	str	r0, [r7, #12]
 8008bfe:	60b9      	str	r1, [r7, #8]
 8008c00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	6a1b      	ldr	r3, [r3, #32]
 8008c06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6a1b      	ldr	r3, [r3, #32]
 8008c0c:	f023 0210 	bic.w	r2, r3, #16
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	699b      	ldr	r3, [r3, #24]
 8008c18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	031b      	lsls	r3, r3, #12
 8008c26:	693a      	ldr	r2, [r7, #16]
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c32:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	011b      	lsls	r3, r3, #4
 8008c38:	697a      	ldr	r2, [r7, #20]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	693a      	ldr	r2, [r7, #16]
 8008c42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	697a      	ldr	r2, [r7, #20]
 8008c48:	621a      	str	r2, [r3, #32]
}
 8008c4a:	bf00      	nop
 8008c4c:	371c      	adds	r7, #28
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c54:	4770      	bx	lr

08008c56 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c56:	b480      	push	{r7}
 8008c58:	b085      	sub	sp, #20
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
 8008c5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008c6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c72:	683a      	ldr	r2, [r7, #0]
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	f043 0307 	orr.w	r3, r3, #7
 8008c7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	68fa      	ldr	r2, [r7, #12]
 8008c82:	609a      	str	r2, [r3, #8]
}
 8008c84:	bf00      	nop
 8008c86:	3714      	adds	r7, #20
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr

08008c90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b087      	sub	sp, #28
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	607a      	str	r2, [r7, #4]
 8008c9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	689b      	ldr	r3, [r3, #8]
 8008ca2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008caa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	021a      	lsls	r2, r3, #8
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	431a      	orrs	r2, r3
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	697a      	ldr	r2, [r7, #20]
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	697a      	ldr	r2, [r7, #20]
 8008cc2:	609a      	str	r2, [r3, #8]
}
 8008cc4:	bf00      	nop
 8008cc6:	371c      	adds	r7, #28
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b087      	sub	sp, #28
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	60b9      	str	r1, [r7, #8]
 8008cda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	f003 031f 	and.w	r3, r3, #31
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ce8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	6a1a      	ldr	r2, [r3, #32]
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	43db      	mvns	r3, r3
 8008cf2:	401a      	ands	r2, r3
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	6a1a      	ldr	r2, [r3, #32]
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	f003 031f 	and.w	r3, r3, #31
 8008d02:	6879      	ldr	r1, [r7, #4]
 8008d04:	fa01 f303 	lsl.w	r3, r1, r3
 8008d08:	431a      	orrs	r2, r3
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	621a      	str	r2, [r3, #32]
}
 8008d0e:	bf00      	nop
 8008d10:	371c      	adds	r7, #28
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
	...

08008d1c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d109      	bne.n	8008d40 <HAL_TIMEx_PWMN_Start+0x24>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	bf14      	ite	ne
 8008d38:	2301      	movne	r3, #1
 8008d3a:	2300      	moveq	r3, #0
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	e022      	b.n	8008d86 <HAL_TIMEx_PWMN_Start+0x6a>
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	2b04      	cmp	r3, #4
 8008d44:	d109      	bne.n	8008d5a <HAL_TIMEx_PWMN_Start+0x3e>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	bf14      	ite	ne
 8008d52:	2301      	movne	r3, #1
 8008d54:	2300      	moveq	r3, #0
 8008d56:	b2db      	uxtb	r3, r3
 8008d58:	e015      	b.n	8008d86 <HAL_TIMEx_PWMN_Start+0x6a>
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	2b08      	cmp	r3, #8
 8008d5e:	d109      	bne.n	8008d74 <HAL_TIMEx_PWMN_Start+0x58>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008d66:	b2db      	uxtb	r3, r3
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	bf14      	ite	ne
 8008d6c:	2301      	movne	r3, #1
 8008d6e:	2300      	moveq	r3, #0
 8008d70:	b2db      	uxtb	r3, r3
 8008d72:	e008      	b.n	8008d86 <HAL_TIMEx_PWMN_Start+0x6a>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	bf14      	ite	ne
 8008d80:	2301      	movne	r3, #1
 8008d82:	2300      	moveq	r3, #0
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d001      	beq.n	8008d8e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	e073      	b.n	8008e76 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d104      	bne.n	8008d9e <HAL_TIMEx_PWMN_Start+0x82>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2202      	movs	r2, #2
 8008d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d9c:	e013      	b.n	8008dc6 <HAL_TIMEx_PWMN_Start+0xaa>
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	2b04      	cmp	r3, #4
 8008da2:	d104      	bne.n	8008dae <HAL_TIMEx_PWMN_Start+0x92>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2202      	movs	r2, #2
 8008da8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008dac:	e00b      	b.n	8008dc6 <HAL_TIMEx_PWMN_Start+0xaa>
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	2b08      	cmp	r3, #8
 8008db2:	d104      	bne.n	8008dbe <HAL_TIMEx_PWMN_Start+0xa2>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2202      	movs	r2, #2
 8008db8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008dbc:	e003      	b.n	8008dc6 <HAL_TIMEx_PWMN_Start+0xaa>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2202      	movs	r2, #2
 8008dc2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	2204      	movs	r2, #4
 8008dcc:	6839      	ldr	r1, [r7, #0]
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f000 fa34 	bl	800923c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008de2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a25      	ldr	r2, [pc, #148]	@ (8008e80 <HAL_TIMEx_PWMN_Start+0x164>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d022      	beq.n	8008e34 <HAL_TIMEx_PWMN_Start+0x118>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008df6:	d01d      	beq.n	8008e34 <HAL_TIMEx_PWMN_Start+0x118>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a21      	ldr	r2, [pc, #132]	@ (8008e84 <HAL_TIMEx_PWMN_Start+0x168>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d018      	beq.n	8008e34 <HAL_TIMEx_PWMN_Start+0x118>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a20      	ldr	r2, [pc, #128]	@ (8008e88 <HAL_TIMEx_PWMN_Start+0x16c>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d013      	beq.n	8008e34 <HAL_TIMEx_PWMN_Start+0x118>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a1e      	ldr	r2, [pc, #120]	@ (8008e8c <HAL_TIMEx_PWMN_Start+0x170>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d00e      	beq.n	8008e34 <HAL_TIMEx_PWMN_Start+0x118>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a1d      	ldr	r2, [pc, #116]	@ (8008e90 <HAL_TIMEx_PWMN_Start+0x174>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d009      	beq.n	8008e34 <HAL_TIMEx_PWMN_Start+0x118>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a1b      	ldr	r2, [pc, #108]	@ (8008e94 <HAL_TIMEx_PWMN_Start+0x178>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d004      	beq.n	8008e34 <HAL_TIMEx_PWMN_Start+0x118>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a1a      	ldr	r2, [pc, #104]	@ (8008e98 <HAL_TIMEx_PWMN_Start+0x17c>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d115      	bne.n	8008e60 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	689a      	ldr	r2, [r3, #8]
 8008e3a:	4b18      	ldr	r3, [pc, #96]	@ (8008e9c <HAL_TIMEx_PWMN_Start+0x180>)
 8008e3c:	4013      	ands	r3, r2
 8008e3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2b06      	cmp	r3, #6
 8008e44:	d015      	beq.n	8008e72 <HAL_TIMEx_PWMN_Start+0x156>
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e4c:	d011      	beq.n	8008e72 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f042 0201 	orr.w	r2, r2, #1
 8008e5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e5e:	e008      	b.n	8008e72 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f042 0201 	orr.w	r2, r2, #1
 8008e6e:	601a      	str	r2, [r3, #0]
 8008e70:	e000      	b.n	8008e74 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e72:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3710      	adds	r7, #16
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	bf00      	nop
 8008e80:	40012c00 	.word	0x40012c00
 8008e84:	40000400 	.word	0x40000400
 8008e88:	40000800 	.word	0x40000800
 8008e8c:	40000c00 	.word	0x40000c00
 8008e90:	40013400 	.word	0x40013400
 8008e94:	40014000 	.word	0x40014000
 8008e98:	40015000 	.word	0x40015000
 8008e9c:	00010007 	.word	0x00010007

08008ea0 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b082      	sub	sp, #8
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	6839      	ldr	r1, [r7, #0]
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f000 f9c2 	bl	800923c <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	6a1a      	ldr	r2, [r3, #32]
 8008ebe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008ec2:	4013      	ands	r3, r2
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d10f      	bne.n	8008ee8 <HAL_TIMEx_PWMN_Stop+0x48>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	6a1a      	ldr	r2, [r3, #32]
 8008ece:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008ed2:	4013      	ands	r3, r2
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d107      	bne.n	8008ee8 <HAL_TIMEx_PWMN_Stop+0x48>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008ee6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	6a1a      	ldr	r2, [r3, #32]
 8008eee:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008ef2:	4013      	ands	r3, r2
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d10f      	bne.n	8008f18 <HAL_TIMEx_PWMN_Stop+0x78>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	6a1a      	ldr	r2, [r3, #32]
 8008efe:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008f02:	4013      	ands	r3, r2
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d107      	bne.n	8008f18 <HAL_TIMEx_PWMN_Stop+0x78>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f022 0201 	bic.w	r2, r2, #1
 8008f16:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d104      	bne.n	8008f28 <HAL_TIMEx_PWMN_Stop+0x88>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2201      	movs	r2, #1
 8008f22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f26:	e013      	b.n	8008f50 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	2b04      	cmp	r3, #4
 8008f2c:	d104      	bne.n	8008f38 <HAL_TIMEx_PWMN_Stop+0x98>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2201      	movs	r2, #1
 8008f32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f36:	e00b      	b.n	8008f50 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	2b08      	cmp	r3, #8
 8008f3c:	d104      	bne.n	8008f48 <HAL_TIMEx_PWMN_Stop+0xa8>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2201      	movs	r2, #1
 8008f42:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008f46:	e003      	b.n	8008f50 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8008f50:	2300      	movs	r3, #0
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3708      	adds	r7, #8
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
	...

08008f5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b085      	sub	sp, #20
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
 8008f64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d101      	bne.n	8008f74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f70:	2302      	movs	r3, #2
 8008f72:	e074      	b.n	800905e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2201      	movs	r2, #1
 8008f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2202      	movs	r2, #2
 8008f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	689b      	ldr	r3, [r3, #8]
 8008f92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a34      	ldr	r2, [pc, #208]	@ (800906c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d009      	beq.n	8008fb2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a33      	ldr	r2, [pc, #204]	@ (8009070 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d004      	beq.n	8008fb2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a31      	ldr	r2, [pc, #196]	@ (8009074 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d108      	bne.n	8008fc4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008fb8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008fca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	68fa      	ldr	r2, [r7, #12]
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	68fa      	ldr	r2, [r7, #12]
 8008fe0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a21      	ldr	r2, [pc, #132]	@ (800906c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d022      	beq.n	8009032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ff4:	d01d      	beq.n	8009032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4a1f      	ldr	r2, [pc, #124]	@ (8009078 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d018      	beq.n	8009032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a1d      	ldr	r2, [pc, #116]	@ (800907c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d013      	beq.n	8009032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	4a1c      	ldr	r2, [pc, #112]	@ (8009080 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d00e      	beq.n	8009032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4a15      	ldr	r2, [pc, #84]	@ (8009070 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d009      	beq.n	8009032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a18      	ldr	r2, [pc, #96]	@ (8009084 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d004      	beq.n	8009032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a11      	ldr	r2, [pc, #68]	@ (8009074 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d10c      	bne.n	800904c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009038:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	689b      	ldr	r3, [r3, #8]
 800903e:	68ba      	ldr	r2, [r7, #8]
 8009040:	4313      	orrs	r3, r2
 8009042:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	68ba      	ldr	r2, [r7, #8]
 800904a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2201      	movs	r2, #1
 8009050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800905c:	2300      	movs	r3, #0
}
 800905e:	4618      	mov	r0, r3
 8009060:	3714      	adds	r7, #20
 8009062:	46bd      	mov	sp, r7
 8009064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009068:	4770      	bx	lr
 800906a:	bf00      	nop
 800906c:	40012c00 	.word	0x40012c00
 8009070:	40013400 	.word	0x40013400
 8009074:	40015000 	.word	0x40015000
 8009078:	40000400 	.word	0x40000400
 800907c:	40000800 	.word	0x40000800
 8009080:	40000c00 	.word	0x40000c00
 8009084:	40014000 	.word	0x40014000

08009088 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009088:	b480      	push	{r7}
 800908a:	b085      	sub	sp, #20
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009092:	2300      	movs	r3, #0
 8009094:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800909c:	2b01      	cmp	r3, #1
 800909e:	d101      	bne.n	80090a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80090a0:	2302      	movs	r3, #2
 80090a2:	e078      	b.n	8009196 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2201      	movs	r2, #1
 80090a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	68db      	ldr	r3, [r3, #12]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	4313      	orrs	r3, r2
 80090c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	4313      	orrs	r3, r2
 80090d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	4313      	orrs	r3, r2
 80090e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	691b      	ldr	r3, [r3, #16]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	695b      	ldr	r3, [r3, #20]
 80090fc:	4313      	orrs	r3, r2
 80090fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800910a:	4313      	orrs	r3, r2
 800910c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	699b      	ldr	r3, [r3, #24]
 8009118:	041b      	lsls	r3, r3, #16
 800911a:	4313      	orrs	r3, r2
 800911c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	69db      	ldr	r3, [r3, #28]
 8009128:	4313      	orrs	r3, r2
 800912a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a1c      	ldr	r2, [pc, #112]	@ (80091a4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d009      	beq.n	800914a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	4a1b      	ldr	r2, [pc, #108]	@ (80091a8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d004      	beq.n	800914a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a19      	ldr	r2, [pc, #100]	@ (80091ac <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d11c      	bne.n	8009184 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009154:	051b      	lsls	r3, r3, #20
 8009156:	4313      	orrs	r3, r2
 8009158:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	6a1b      	ldr	r3, [r3, #32]
 8009164:	4313      	orrs	r3, r2
 8009166:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009172:	4313      	orrs	r3, r2
 8009174:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009180:	4313      	orrs	r3, r2
 8009182:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	68fa      	ldr	r2, [r7, #12]
 800918a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2200      	movs	r2, #0
 8009190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009194:	2300      	movs	r3, #0
}
 8009196:	4618      	mov	r0, r3
 8009198:	3714      	adds	r7, #20
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr
 80091a2:	bf00      	nop
 80091a4:	40012c00 	.word	0x40012c00
 80091a8:	40013400 	.word	0x40013400
 80091ac:	40015000 	.word	0x40015000

080091b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80091b0:	b480      	push	{r7}
 80091b2:	b083      	sub	sp, #12
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80091b8:	bf00      	nop
 80091ba:	370c      	adds	r7, #12
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr

080091c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80091cc:	bf00      	nop
 80091ce:	370c      	adds	r7, #12
 80091d0:	46bd      	mov	sp, r7
 80091d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d6:	4770      	bx	lr

080091d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80091d8:	b480      	push	{r7}
 80091da:	b083      	sub	sp, #12
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80091e0:	bf00      	nop
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr

080091ec <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80091f4:	bf00      	nop
 80091f6:	370c      	adds	r7, #12
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009200:	b480      	push	{r7}
 8009202:	b083      	sub	sp, #12
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009208:	bf00      	nop
 800920a:	370c      	adds	r7, #12
 800920c:	46bd      	mov	sp, r7
 800920e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009212:	4770      	bx	lr

08009214 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009214:	b480      	push	{r7}
 8009216:	b083      	sub	sp, #12
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800921c:	bf00      	nop
 800921e:	370c      	adds	r7, #12
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr

08009228 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009230:	bf00      	nop
 8009232:	370c      	adds	r7, #12
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr

0800923c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800923c:	b480      	push	{r7}
 800923e:	b087      	sub	sp, #28
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	f003 030f 	and.w	r3, r3, #15
 800924e:	2204      	movs	r2, #4
 8009250:	fa02 f303 	lsl.w	r3, r2, r3
 8009254:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	6a1a      	ldr	r2, [r3, #32]
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	43db      	mvns	r3, r3
 800925e:	401a      	ands	r2, r3
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	6a1a      	ldr	r2, [r3, #32]
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	f003 030f 	and.w	r3, r3, #15
 800926e:	6879      	ldr	r1, [r7, #4]
 8009270:	fa01 f303 	lsl.w	r3, r1, r3
 8009274:	431a      	orrs	r2, r3
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	621a      	str	r2, [r3, #32]
}
 800927a:	bf00      	nop
 800927c:	371c      	adds	r7, #28
 800927e:	46bd      	mov	sp, r7
 8009280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009284:	4770      	bx	lr

08009286 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009286:	b580      	push	{r7, lr}
 8009288:	b082      	sub	sp, #8
 800928a:	af00      	add	r7, sp, #0
 800928c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d101      	bne.n	8009298 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009294:	2301      	movs	r3, #1
 8009296:	e042      	b.n	800931e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d106      	bne.n	80092b0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f7fa fe04 	bl	8003eb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2224      	movs	r2, #36	@ 0x24
 80092b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	681a      	ldr	r2, [r3, #0]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f022 0201 	bic.w	r2, r2, #1
 80092c6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d002      	beq.n	80092d6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 fc7b 	bl	8009bcc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 f97c 	bl	80095d4 <UART_SetConfig>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b01      	cmp	r3, #1
 80092e0:	d101      	bne.n	80092e6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80092e2:	2301      	movs	r3, #1
 80092e4:	e01b      	b.n	800931e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	685a      	ldr	r2, [r3, #4]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80092f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	689a      	ldr	r2, [r3, #8]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009304:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	681a      	ldr	r2, [r3, #0]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f042 0201 	orr.w	r2, r2, #1
 8009314:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f000 fcfa 	bl	8009d10 <UART_CheckIdleState>
 800931c:	4603      	mov	r3, r0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3708      	adds	r7, #8
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b08a      	sub	sp, #40	@ 0x28
 800932a:	af02      	add	r7, sp, #8
 800932c:	60f8      	str	r0, [r7, #12]
 800932e:	60b9      	str	r1, [r7, #8]
 8009330:	603b      	str	r3, [r7, #0]
 8009332:	4613      	mov	r3, r2
 8009334:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800933c:	2b20      	cmp	r3, #32
 800933e:	d17b      	bne.n	8009438 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d002      	beq.n	800934c <HAL_UART_Transmit+0x26>
 8009346:	88fb      	ldrh	r3, [r7, #6]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d101      	bne.n	8009350 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800934c:	2301      	movs	r3, #1
 800934e:	e074      	b.n	800943a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2200      	movs	r2, #0
 8009354:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2221      	movs	r2, #33	@ 0x21
 800935c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009360:	f7fa ffce 	bl	8004300 <HAL_GetTick>
 8009364:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	88fa      	ldrh	r2, [r7, #6]
 800936a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	88fa      	ldrh	r2, [r7, #6]
 8009372:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800937e:	d108      	bne.n	8009392 <HAL_UART_Transmit+0x6c>
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	691b      	ldr	r3, [r3, #16]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d104      	bne.n	8009392 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009388:	2300      	movs	r3, #0
 800938a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	61bb      	str	r3, [r7, #24]
 8009390:	e003      	b.n	800939a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009396:	2300      	movs	r3, #0
 8009398:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800939a:	e030      	b.n	80093fe <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	9300      	str	r3, [sp, #0]
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	2200      	movs	r2, #0
 80093a4:	2180      	movs	r1, #128	@ 0x80
 80093a6:	68f8      	ldr	r0, [r7, #12]
 80093a8:	f000 fd5c 	bl	8009e64 <UART_WaitOnFlagUntilTimeout>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d005      	beq.n	80093be <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2220      	movs	r2, #32
 80093b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80093ba:	2303      	movs	r3, #3
 80093bc:	e03d      	b.n	800943a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80093be:	69fb      	ldr	r3, [r7, #28]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d10b      	bne.n	80093dc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80093c4:	69bb      	ldr	r3, [r7, #24]
 80093c6:	881b      	ldrh	r3, [r3, #0]
 80093c8:	461a      	mov	r2, r3
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093d2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80093d4:	69bb      	ldr	r3, [r7, #24]
 80093d6:	3302      	adds	r3, #2
 80093d8:	61bb      	str	r3, [r7, #24]
 80093da:	e007      	b.n	80093ec <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80093dc:	69fb      	ldr	r3, [r7, #28]
 80093de:	781a      	ldrb	r2, [r3, #0]
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80093e6:	69fb      	ldr	r3, [r7, #28]
 80093e8:	3301      	adds	r3, #1
 80093ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80093f2:	b29b      	uxth	r3, r3
 80093f4:	3b01      	subs	r3, #1
 80093f6:	b29a      	uxth	r2, r3
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009404:	b29b      	uxth	r3, r3
 8009406:	2b00      	cmp	r3, #0
 8009408:	d1c8      	bne.n	800939c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	9300      	str	r3, [sp, #0]
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	2200      	movs	r2, #0
 8009412:	2140      	movs	r1, #64	@ 0x40
 8009414:	68f8      	ldr	r0, [r7, #12]
 8009416:	f000 fd25 	bl	8009e64 <UART_WaitOnFlagUntilTimeout>
 800941a:	4603      	mov	r3, r0
 800941c:	2b00      	cmp	r3, #0
 800941e:	d005      	beq.n	800942c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	2220      	movs	r2, #32
 8009424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009428:	2303      	movs	r3, #3
 800942a:	e006      	b.n	800943a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2220      	movs	r2, #32
 8009430:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009434:	2300      	movs	r3, #0
 8009436:	e000      	b.n	800943a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009438:	2302      	movs	r3, #2
  }
}
 800943a:	4618      	mov	r0, r3
 800943c:	3720      	adds	r7, #32
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}

08009442 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009442:	b580      	push	{r7, lr}
 8009444:	b08a      	sub	sp, #40	@ 0x28
 8009446:	af02      	add	r7, sp, #8
 8009448:	60f8      	str	r0, [r7, #12]
 800944a:	60b9      	str	r1, [r7, #8]
 800944c:	603b      	str	r3, [r7, #0]
 800944e:	4613      	mov	r3, r2
 8009450:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009458:	2b20      	cmp	r3, #32
 800945a:	f040 80b5 	bne.w	80095c8 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d002      	beq.n	800946a <HAL_UART_Receive+0x28>
 8009464:	88fb      	ldrh	r3, [r7, #6]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d101      	bne.n	800946e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800946a:	2301      	movs	r3, #1
 800946c:	e0ad      	b.n	80095ca <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2200      	movs	r2, #0
 8009472:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2222      	movs	r2, #34	@ 0x22
 800947a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2200      	movs	r2, #0
 8009482:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009484:	f7fa ff3c 	bl	8004300 <HAL_GetTick>
 8009488:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	88fa      	ldrh	r2, [r7, #6]
 800948e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	88fa      	ldrh	r2, [r7, #6]
 8009496:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094a2:	d10e      	bne.n	80094c2 <HAL_UART_Receive+0x80>
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	691b      	ldr	r3, [r3, #16]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d105      	bne.n	80094b8 <HAL_UART_Receive+0x76>
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80094b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80094b6:	e02d      	b.n	8009514 <HAL_UART_Receive+0xd2>
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	22ff      	movs	r2, #255	@ 0xff
 80094bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80094c0:	e028      	b.n	8009514 <HAL_UART_Receive+0xd2>
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d10d      	bne.n	80094e6 <HAL_UART_Receive+0xa4>
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	691b      	ldr	r3, [r3, #16]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d104      	bne.n	80094dc <HAL_UART_Receive+0x9a>
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	22ff      	movs	r2, #255	@ 0xff
 80094d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80094da:	e01b      	b.n	8009514 <HAL_UART_Receive+0xd2>
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	227f      	movs	r2, #127	@ 0x7f
 80094e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80094e4:	e016      	b.n	8009514 <HAL_UART_Receive+0xd2>
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	689b      	ldr	r3, [r3, #8]
 80094ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094ee:	d10d      	bne.n	800950c <HAL_UART_Receive+0xca>
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	691b      	ldr	r3, [r3, #16]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d104      	bne.n	8009502 <HAL_UART_Receive+0xc0>
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	227f      	movs	r2, #127	@ 0x7f
 80094fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009500:	e008      	b.n	8009514 <HAL_UART_Receive+0xd2>
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	223f      	movs	r2, #63	@ 0x3f
 8009506:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800950a:	e003      	b.n	8009514 <HAL_UART_Receive+0xd2>
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2200      	movs	r2, #0
 8009510:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800951a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	689b      	ldr	r3, [r3, #8]
 8009520:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009524:	d108      	bne.n	8009538 <HAL_UART_Receive+0xf6>
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	691b      	ldr	r3, [r3, #16]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d104      	bne.n	8009538 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800952e:	2300      	movs	r3, #0
 8009530:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	61bb      	str	r3, [r7, #24]
 8009536:	e003      	b.n	8009540 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800953c:	2300      	movs	r3, #0
 800953e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8009540:	e036      	b.n	80095b0 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	9300      	str	r3, [sp, #0]
 8009546:	697b      	ldr	r3, [r7, #20]
 8009548:	2200      	movs	r2, #0
 800954a:	2120      	movs	r1, #32
 800954c:	68f8      	ldr	r0, [r7, #12]
 800954e:	f000 fc89 	bl	8009e64 <UART_WaitOnFlagUntilTimeout>
 8009552:	4603      	mov	r3, r0
 8009554:	2b00      	cmp	r3, #0
 8009556:	d005      	beq.n	8009564 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2220      	movs	r2, #32
 800955c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8009560:	2303      	movs	r3, #3
 8009562:	e032      	b.n	80095ca <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d10c      	bne.n	8009584 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009570:	b29a      	uxth	r2, r3
 8009572:	8a7b      	ldrh	r3, [r7, #18]
 8009574:	4013      	ands	r3, r2
 8009576:	b29a      	uxth	r2, r3
 8009578:	69bb      	ldr	r3, [r7, #24]
 800957a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800957c:	69bb      	ldr	r3, [r7, #24]
 800957e:	3302      	adds	r3, #2
 8009580:	61bb      	str	r3, [r7, #24]
 8009582:	e00c      	b.n	800959e <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800958a:	b2da      	uxtb	r2, r3
 800958c:	8a7b      	ldrh	r3, [r7, #18]
 800958e:	b2db      	uxtb	r3, r3
 8009590:	4013      	ands	r3, r2
 8009592:	b2da      	uxtb	r2, r3
 8009594:	69fb      	ldr	r3, [r7, #28]
 8009596:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	3301      	adds	r3, #1
 800959c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	3b01      	subs	r3, #1
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095b6:	b29b      	uxth	r3, r3
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d1c2      	bne.n	8009542 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2220      	movs	r2, #32
 80095c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80095c4:	2300      	movs	r3, #0
 80095c6:	e000      	b.n	80095ca <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80095c8:	2302      	movs	r3, #2
  }
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3720      	adds	r7, #32
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
	...

080095d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80095d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80095d8:	b08c      	sub	sp, #48	@ 0x30
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80095de:	2300      	movs	r3, #0
 80095e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	689a      	ldr	r2, [r3, #8]
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	691b      	ldr	r3, [r3, #16]
 80095ec:	431a      	orrs	r2, r3
 80095ee:	697b      	ldr	r3, [r7, #20]
 80095f0:	695b      	ldr	r3, [r3, #20]
 80095f2:	431a      	orrs	r2, r3
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	69db      	ldr	r3, [r3, #28]
 80095f8:	4313      	orrs	r3, r2
 80095fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	681a      	ldr	r2, [r3, #0]
 8009602:	4baa      	ldr	r3, [pc, #680]	@ (80098ac <UART_SetConfig+0x2d8>)
 8009604:	4013      	ands	r3, r2
 8009606:	697a      	ldr	r2, [r7, #20]
 8009608:	6812      	ldr	r2, [r2, #0]
 800960a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800960c:	430b      	orrs	r3, r1
 800960e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	685b      	ldr	r3, [r3, #4]
 8009616:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	68da      	ldr	r2, [r3, #12]
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	430a      	orrs	r2, r1
 8009624:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	699b      	ldr	r3, [r3, #24]
 800962a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4a9f      	ldr	r2, [pc, #636]	@ (80098b0 <UART_SetConfig+0x2dc>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d004      	beq.n	8009640 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	6a1b      	ldr	r3, [r3, #32]
 800963a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800963c:	4313      	orrs	r3, r2
 800963e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800964a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	6812      	ldr	r2, [r2, #0]
 8009652:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009654:	430b      	orrs	r3, r1
 8009656:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009658:	697b      	ldr	r3, [r7, #20]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800965e:	f023 010f 	bic.w	r1, r3, #15
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	430a      	orrs	r2, r1
 800966c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a90      	ldr	r2, [pc, #576]	@ (80098b4 <UART_SetConfig+0x2e0>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d125      	bne.n	80096c4 <UART_SetConfig+0xf0>
 8009678:	4b8f      	ldr	r3, [pc, #572]	@ (80098b8 <UART_SetConfig+0x2e4>)
 800967a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800967e:	f003 0303 	and.w	r3, r3, #3
 8009682:	2b03      	cmp	r3, #3
 8009684:	d81a      	bhi.n	80096bc <UART_SetConfig+0xe8>
 8009686:	a201      	add	r2, pc, #4	@ (adr r2, 800968c <UART_SetConfig+0xb8>)
 8009688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800968c:	0800969d 	.word	0x0800969d
 8009690:	080096ad 	.word	0x080096ad
 8009694:	080096a5 	.word	0x080096a5
 8009698:	080096b5 	.word	0x080096b5
 800969c:	2301      	movs	r3, #1
 800969e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096a2:	e116      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80096a4:	2302      	movs	r3, #2
 80096a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096aa:	e112      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80096ac:	2304      	movs	r3, #4
 80096ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096b2:	e10e      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80096b4:	2308      	movs	r3, #8
 80096b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096ba:	e10a      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80096bc:	2310      	movs	r3, #16
 80096be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096c2:	e106      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4a7c      	ldr	r2, [pc, #496]	@ (80098bc <UART_SetConfig+0x2e8>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d138      	bne.n	8009740 <UART_SetConfig+0x16c>
 80096ce:	4b7a      	ldr	r3, [pc, #488]	@ (80098b8 <UART_SetConfig+0x2e4>)
 80096d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096d4:	f003 030c 	and.w	r3, r3, #12
 80096d8:	2b0c      	cmp	r3, #12
 80096da:	d82d      	bhi.n	8009738 <UART_SetConfig+0x164>
 80096dc:	a201      	add	r2, pc, #4	@ (adr r2, 80096e4 <UART_SetConfig+0x110>)
 80096de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096e2:	bf00      	nop
 80096e4:	08009719 	.word	0x08009719
 80096e8:	08009739 	.word	0x08009739
 80096ec:	08009739 	.word	0x08009739
 80096f0:	08009739 	.word	0x08009739
 80096f4:	08009729 	.word	0x08009729
 80096f8:	08009739 	.word	0x08009739
 80096fc:	08009739 	.word	0x08009739
 8009700:	08009739 	.word	0x08009739
 8009704:	08009721 	.word	0x08009721
 8009708:	08009739 	.word	0x08009739
 800970c:	08009739 	.word	0x08009739
 8009710:	08009739 	.word	0x08009739
 8009714:	08009731 	.word	0x08009731
 8009718:	2300      	movs	r3, #0
 800971a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800971e:	e0d8      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009720:	2302      	movs	r3, #2
 8009722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009726:	e0d4      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009728:	2304      	movs	r3, #4
 800972a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800972e:	e0d0      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009730:	2308      	movs	r3, #8
 8009732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009736:	e0cc      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009738:	2310      	movs	r3, #16
 800973a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800973e:	e0c8      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009740:	697b      	ldr	r3, [r7, #20]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a5e      	ldr	r2, [pc, #376]	@ (80098c0 <UART_SetConfig+0x2ec>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d125      	bne.n	8009796 <UART_SetConfig+0x1c2>
 800974a:	4b5b      	ldr	r3, [pc, #364]	@ (80098b8 <UART_SetConfig+0x2e4>)
 800974c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009750:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009754:	2b30      	cmp	r3, #48	@ 0x30
 8009756:	d016      	beq.n	8009786 <UART_SetConfig+0x1b2>
 8009758:	2b30      	cmp	r3, #48	@ 0x30
 800975a:	d818      	bhi.n	800978e <UART_SetConfig+0x1ba>
 800975c:	2b20      	cmp	r3, #32
 800975e:	d00a      	beq.n	8009776 <UART_SetConfig+0x1a2>
 8009760:	2b20      	cmp	r3, #32
 8009762:	d814      	bhi.n	800978e <UART_SetConfig+0x1ba>
 8009764:	2b00      	cmp	r3, #0
 8009766:	d002      	beq.n	800976e <UART_SetConfig+0x19a>
 8009768:	2b10      	cmp	r3, #16
 800976a:	d008      	beq.n	800977e <UART_SetConfig+0x1aa>
 800976c:	e00f      	b.n	800978e <UART_SetConfig+0x1ba>
 800976e:	2300      	movs	r3, #0
 8009770:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009774:	e0ad      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009776:	2302      	movs	r3, #2
 8009778:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800977c:	e0a9      	b.n	80098d2 <UART_SetConfig+0x2fe>
 800977e:	2304      	movs	r3, #4
 8009780:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009784:	e0a5      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009786:	2308      	movs	r3, #8
 8009788:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800978c:	e0a1      	b.n	80098d2 <UART_SetConfig+0x2fe>
 800978e:	2310      	movs	r3, #16
 8009790:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009794:	e09d      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a4a      	ldr	r2, [pc, #296]	@ (80098c4 <UART_SetConfig+0x2f0>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d125      	bne.n	80097ec <UART_SetConfig+0x218>
 80097a0:	4b45      	ldr	r3, [pc, #276]	@ (80098b8 <UART_SetConfig+0x2e4>)
 80097a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097a6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80097aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80097ac:	d016      	beq.n	80097dc <UART_SetConfig+0x208>
 80097ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80097b0:	d818      	bhi.n	80097e4 <UART_SetConfig+0x210>
 80097b2:	2b80      	cmp	r3, #128	@ 0x80
 80097b4:	d00a      	beq.n	80097cc <UART_SetConfig+0x1f8>
 80097b6:	2b80      	cmp	r3, #128	@ 0x80
 80097b8:	d814      	bhi.n	80097e4 <UART_SetConfig+0x210>
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d002      	beq.n	80097c4 <UART_SetConfig+0x1f0>
 80097be:	2b40      	cmp	r3, #64	@ 0x40
 80097c0:	d008      	beq.n	80097d4 <UART_SetConfig+0x200>
 80097c2:	e00f      	b.n	80097e4 <UART_SetConfig+0x210>
 80097c4:	2300      	movs	r3, #0
 80097c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097ca:	e082      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80097cc:	2302      	movs	r3, #2
 80097ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097d2:	e07e      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80097d4:	2304      	movs	r3, #4
 80097d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097da:	e07a      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80097dc:	2308      	movs	r3, #8
 80097de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097e2:	e076      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80097e4:	2310      	movs	r3, #16
 80097e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097ea:	e072      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4a35      	ldr	r2, [pc, #212]	@ (80098c8 <UART_SetConfig+0x2f4>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d12a      	bne.n	800984c <UART_SetConfig+0x278>
 80097f6:	4b30      	ldr	r3, [pc, #192]	@ (80098b8 <UART_SetConfig+0x2e4>)
 80097f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009800:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009804:	d01a      	beq.n	800983c <UART_SetConfig+0x268>
 8009806:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800980a:	d81b      	bhi.n	8009844 <UART_SetConfig+0x270>
 800980c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009810:	d00c      	beq.n	800982c <UART_SetConfig+0x258>
 8009812:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009816:	d815      	bhi.n	8009844 <UART_SetConfig+0x270>
 8009818:	2b00      	cmp	r3, #0
 800981a:	d003      	beq.n	8009824 <UART_SetConfig+0x250>
 800981c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009820:	d008      	beq.n	8009834 <UART_SetConfig+0x260>
 8009822:	e00f      	b.n	8009844 <UART_SetConfig+0x270>
 8009824:	2300      	movs	r3, #0
 8009826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800982a:	e052      	b.n	80098d2 <UART_SetConfig+0x2fe>
 800982c:	2302      	movs	r3, #2
 800982e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009832:	e04e      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009834:	2304      	movs	r3, #4
 8009836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800983a:	e04a      	b.n	80098d2 <UART_SetConfig+0x2fe>
 800983c:	2308      	movs	r3, #8
 800983e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009842:	e046      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009844:	2310      	movs	r3, #16
 8009846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800984a:	e042      	b.n	80098d2 <UART_SetConfig+0x2fe>
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4a17      	ldr	r2, [pc, #92]	@ (80098b0 <UART_SetConfig+0x2dc>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d13a      	bne.n	80098cc <UART_SetConfig+0x2f8>
 8009856:	4b18      	ldr	r3, [pc, #96]	@ (80098b8 <UART_SetConfig+0x2e4>)
 8009858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800985c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009860:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009864:	d01a      	beq.n	800989c <UART_SetConfig+0x2c8>
 8009866:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800986a:	d81b      	bhi.n	80098a4 <UART_SetConfig+0x2d0>
 800986c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009870:	d00c      	beq.n	800988c <UART_SetConfig+0x2b8>
 8009872:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009876:	d815      	bhi.n	80098a4 <UART_SetConfig+0x2d0>
 8009878:	2b00      	cmp	r3, #0
 800987a:	d003      	beq.n	8009884 <UART_SetConfig+0x2b0>
 800987c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009880:	d008      	beq.n	8009894 <UART_SetConfig+0x2c0>
 8009882:	e00f      	b.n	80098a4 <UART_SetConfig+0x2d0>
 8009884:	2300      	movs	r3, #0
 8009886:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800988a:	e022      	b.n	80098d2 <UART_SetConfig+0x2fe>
 800988c:	2302      	movs	r3, #2
 800988e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009892:	e01e      	b.n	80098d2 <UART_SetConfig+0x2fe>
 8009894:	2304      	movs	r3, #4
 8009896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800989a:	e01a      	b.n	80098d2 <UART_SetConfig+0x2fe>
 800989c:	2308      	movs	r3, #8
 800989e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098a2:	e016      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80098a4:	2310      	movs	r3, #16
 80098a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098aa:	e012      	b.n	80098d2 <UART_SetConfig+0x2fe>
 80098ac:	cfff69f3 	.word	0xcfff69f3
 80098b0:	40008000 	.word	0x40008000
 80098b4:	40013800 	.word	0x40013800
 80098b8:	40021000 	.word	0x40021000
 80098bc:	40004400 	.word	0x40004400
 80098c0:	40004800 	.word	0x40004800
 80098c4:	40004c00 	.word	0x40004c00
 80098c8:	40005000 	.word	0x40005000
 80098cc:	2310      	movs	r3, #16
 80098ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	4aae      	ldr	r2, [pc, #696]	@ (8009b90 <UART_SetConfig+0x5bc>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	f040 8097 	bne.w	8009a0c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80098de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80098e2:	2b08      	cmp	r3, #8
 80098e4:	d823      	bhi.n	800992e <UART_SetConfig+0x35a>
 80098e6:	a201      	add	r2, pc, #4	@ (adr r2, 80098ec <UART_SetConfig+0x318>)
 80098e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ec:	08009911 	.word	0x08009911
 80098f0:	0800992f 	.word	0x0800992f
 80098f4:	08009919 	.word	0x08009919
 80098f8:	0800992f 	.word	0x0800992f
 80098fc:	0800991f 	.word	0x0800991f
 8009900:	0800992f 	.word	0x0800992f
 8009904:	0800992f 	.word	0x0800992f
 8009908:	0800992f 	.word	0x0800992f
 800990c:	08009927 	.word	0x08009927
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009910:	f7fd fb14 	bl	8006f3c <HAL_RCC_GetPCLK1Freq>
 8009914:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009916:	e010      	b.n	800993a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009918:	4b9e      	ldr	r3, [pc, #632]	@ (8009b94 <UART_SetConfig+0x5c0>)
 800991a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800991c:	e00d      	b.n	800993a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800991e:	f7fd fa9f 	bl	8006e60 <HAL_RCC_GetSysClockFreq>
 8009922:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009924:	e009      	b.n	800993a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009926:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800992a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800992c:	e005      	b.n	800993a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800992e:	2300      	movs	r3, #0
 8009930:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009932:	2301      	movs	r3, #1
 8009934:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009938:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800993a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800993c:	2b00      	cmp	r3, #0
 800993e:	f000 8130 	beq.w	8009ba2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009946:	4a94      	ldr	r2, [pc, #592]	@ (8009b98 <UART_SetConfig+0x5c4>)
 8009948:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800994c:	461a      	mov	r2, r3
 800994e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009950:	fbb3 f3f2 	udiv	r3, r3, r2
 8009954:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	685a      	ldr	r2, [r3, #4]
 800995a:	4613      	mov	r3, r2
 800995c:	005b      	lsls	r3, r3, #1
 800995e:	4413      	add	r3, r2
 8009960:	69ba      	ldr	r2, [r7, #24]
 8009962:	429a      	cmp	r2, r3
 8009964:	d305      	bcc.n	8009972 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800996c:	69ba      	ldr	r2, [r7, #24]
 800996e:	429a      	cmp	r2, r3
 8009970:	d903      	bls.n	800997a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009972:	2301      	movs	r3, #1
 8009974:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009978:	e113      	b.n	8009ba2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800997a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997c:	2200      	movs	r2, #0
 800997e:	60bb      	str	r3, [r7, #8]
 8009980:	60fa      	str	r2, [r7, #12]
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009986:	4a84      	ldr	r2, [pc, #528]	@ (8009b98 <UART_SetConfig+0x5c4>)
 8009988:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800998c:	b29b      	uxth	r3, r3
 800998e:	2200      	movs	r2, #0
 8009990:	603b      	str	r3, [r7, #0]
 8009992:	607a      	str	r2, [r7, #4]
 8009994:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009998:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800999c:	f7f7 f99c 	bl	8000cd8 <__aeabi_uldivmod>
 80099a0:	4602      	mov	r2, r0
 80099a2:	460b      	mov	r3, r1
 80099a4:	4610      	mov	r0, r2
 80099a6:	4619      	mov	r1, r3
 80099a8:	f04f 0200 	mov.w	r2, #0
 80099ac:	f04f 0300 	mov.w	r3, #0
 80099b0:	020b      	lsls	r3, r1, #8
 80099b2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80099b6:	0202      	lsls	r2, r0, #8
 80099b8:	6979      	ldr	r1, [r7, #20]
 80099ba:	6849      	ldr	r1, [r1, #4]
 80099bc:	0849      	lsrs	r1, r1, #1
 80099be:	2000      	movs	r0, #0
 80099c0:	460c      	mov	r4, r1
 80099c2:	4605      	mov	r5, r0
 80099c4:	eb12 0804 	adds.w	r8, r2, r4
 80099c8:	eb43 0905 	adc.w	r9, r3, r5
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	685b      	ldr	r3, [r3, #4]
 80099d0:	2200      	movs	r2, #0
 80099d2:	469a      	mov	sl, r3
 80099d4:	4693      	mov	fp, r2
 80099d6:	4652      	mov	r2, sl
 80099d8:	465b      	mov	r3, fp
 80099da:	4640      	mov	r0, r8
 80099dc:	4649      	mov	r1, r9
 80099de:	f7f7 f97b 	bl	8000cd8 <__aeabi_uldivmod>
 80099e2:	4602      	mov	r2, r0
 80099e4:	460b      	mov	r3, r1
 80099e6:	4613      	mov	r3, r2
 80099e8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80099ea:	6a3b      	ldr	r3, [r7, #32]
 80099ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80099f0:	d308      	bcc.n	8009a04 <UART_SetConfig+0x430>
 80099f2:	6a3b      	ldr	r3, [r7, #32]
 80099f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80099f8:	d204      	bcs.n	8009a04 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	6a3a      	ldr	r2, [r7, #32]
 8009a00:	60da      	str	r2, [r3, #12]
 8009a02:	e0ce      	b.n	8009ba2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009a04:	2301      	movs	r3, #1
 8009a06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009a0a:	e0ca      	b.n	8009ba2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a0c:	697b      	ldr	r3, [r7, #20]
 8009a0e:	69db      	ldr	r3, [r3, #28]
 8009a10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a14:	d166      	bne.n	8009ae4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009a16:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009a1a:	2b08      	cmp	r3, #8
 8009a1c:	d827      	bhi.n	8009a6e <UART_SetConfig+0x49a>
 8009a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8009a24 <UART_SetConfig+0x450>)
 8009a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a24:	08009a49 	.word	0x08009a49
 8009a28:	08009a51 	.word	0x08009a51
 8009a2c:	08009a59 	.word	0x08009a59
 8009a30:	08009a6f 	.word	0x08009a6f
 8009a34:	08009a5f 	.word	0x08009a5f
 8009a38:	08009a6f 	.word	0x08009a6f
 8009a3c:	08009a6f 	.word	0x08009a6f
 8009a40:	08009a6f 	.word	0x08009a6f
 8009a44:	08009a67 	.word	0x08009a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a48:	f7fd fa78 	bl	8006f3c <HAL_RCC_GetPCLK1Freq>
 8009a4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a4e:	e014      	b.n	8009a7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a50:	f7fd fa8a 	bl	8006f68 <HAL_RCC_GetPCLK2Freq>
 8009a54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a56:	e010      	b.n	8009a7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a58:	4b4e      	ldr	r3, [pc, #312]	@ (8009b94 <UART_SetConfig+0x5c0>)
 8009a5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a5c:	e00d      	b.n	8009a7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a5e:	f7fd f9ff 	bl	8006e60 <HAL_RCC_GetSysClockFreq>
 8009a62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a64:	e009      	b.n	8009a7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a6c:	e005      	b.n	8009a7a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009a72:	2301      	movs	r3, #1
 8009a74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009a78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	f000 8090 	beq.w	8009ba2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a86:	4a44      	ldr	r2, [pc, #272]	@ (8009b98 <UART_SetConfig+0x5c4>)
 8009a88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a90:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a94:	005a      	lsls	r2, r3, #1
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	685b      	ldr	r3, [r3, #4]
 8009a9a:	085b      	lsrs	r3, r3, #1
 8009a9c:	441a      	add	r2, r3
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	685b      	ldr	r3, [r3, #4]
 8009aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009aa6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009aa8:	6a3b      	ldr	r3, [r7, #32]
 8009aaa:	2b0f      	cmp	r3, #15
 8009aac:	d916      	bls.n	8009adc <UART_SetConfig+0x508>
 8009aae:	6a3b      	ldr	r3, [r7, #32]
 8009ab0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ab4:	d212      	bcs.n	8009adc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009ab6:	6a3b      	ldr	r3, [r7, #32]
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	f023 030f 	bic.w	r3, r3, #15
 8009abe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009ac0:	6a3b      	ldr	r3, [r7, #32]
 8009ac2:	085b      	lsrs	r3, r3, #1
 8009ac4:	b29b      	uxth	r3, r3
 8009ac6:	f003 0307 	and.w	r3, r3, #7
 8009aca:	b29a      	uxth	r2, r3
 8009acc:	8bfb      	ldrh	r3, [r7, #30]
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	8bfa      	ldrh	r2, [r7, #30]
 8009ad8:	60da      	str	r2, [r3, #12]
 8009ada:	e062      	b.n	8009ba2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009adc:	2301      	movs	r3, #1
 8009ade:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ae2:	e05e      	b.n	8009ba2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009ae4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009ae8:	2b08      	cmp	r3, #8
 8009aea:	d828      	bhi.n	8009b3e <UART_SetConfig+0x56a>
 8009aec:	a201      	add	r2, pc, #4	@ (adr r2, 8009af4 <UART_SetConfig+0x520>)
 8009aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009af2:	bf00      	nop
 8009af4:	08009b19 	.word	0x08009b19
 8009af8:	08009b21 	.word	0x08009b21
 8009afc:	08009b29 	.word	0x08009b29
 8009b00:	08009b3f 	.word	0x08009b3f
 8009b04:	08009b2f 	.word	0x08009b2f
 8009b08:	08009b3f 	.word	0x08009b3f
 8009b0c:	08009b3f 	.word	0x08009b3f
 8009b10:	08009b3f 	.word	0x08009b3f
 8009b14:	08009b37 	.word	0x08009b37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b18:	f7fd fa10 	bl	8006f3c <HAL_RCC_GetPCLK1Freq>
 8009b1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b1e:	e014      	b.n	8009b4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b20:	f7fd fa22 	bl	8006f68 <HAL_RCC_GetPCLK2Freq>
 8009b24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b26:	e010      	b.n	8009b4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b28:	4b1a      	ldr	r3, [pc, #104]	@ (8009b94 <UART_SetConfig+0x5c0>)
 8009b2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009b2c:	e00d      	b.n	8009b4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b2e:	f7fd f997 	bl	8006e60 <HAL_RCC_GetSysClockFreq>
 8009b32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b34:	e009      	b.n	8009b4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009b3c:	e005      	b.n	8009b4a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009b42:	2301      	movs	r3, #1
 8009b44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009b48:	bf00      	nop
    }

    if (pclk != 0U)
 8009b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d028      	beq.n	8009ba2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b54:	4a10      	ldr	r2, [pc, #64]	@ (8009b98 <UART_SetConfig+0x5c4>)
 8009b56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	085b      	lsrs	r3, r3, #1
 8009b68:	441a      	add	r2, r3
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	685b      	ldr	r3, [r3, #4]
 8009b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b74:	6a3b      	ldr	r3, [r7, #32]
 8009b76:	2b0f      	cmp	r3, #15
 8009b78:	d910      	bls.n	8009b9c <UART_SetConfig+0x5c8>
 8009b7a:	6a3b      	ldr	r3, [r7, #32]
 8009b7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b80:	d20c      	bcs.n	8009b9c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009b82:	6a3b      	ldr	r3, [r7, #32]
 8009b84:	b29a      	uxth	r2, r3
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	60da      	str	r2, [r3, #12]
 8009b8c:	e009      	b.n	8009ba2 <UART_SetConfig+0x5ce>
 8009b8e:	bf00      	nop
 8009b90:	40008000 	.word	0x40008000
 8009b94:	00f42400 	.word	0x00f42400
 8009b98:	08010150 	.word	0x08010150
      }
      else
      {
        ret = HAL_ERROR;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	2201      	movs	r2, #1
 8009bae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009bbe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3730      	adds	r7, #48	@ 0x30
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009bcc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bd8:	f003 0308 	and.w	r3, r3, #8
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d00a      	beq.n	8009bf6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	430a      	orrs	r2, r1
 8009bf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bfa:	f003 0301 	and.w	r3, r3, #1
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d00a      	beq.n	8009c18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	430a      	orrs	r2, r1
 8009c16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c1c:	f003 0302 	and.w	r3, r3, #2
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d00a      	beq.n	8009c3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	430a      	orrs	r2, r1
 8009c38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c3e:	f003 0304 	and.w	r3, r3, #4
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d00a      	beq.n	8009c5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	685b      	ldr	r3, [r3, #4]
 8009c4c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	430a      	orrs	r2, r1
 8009c5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c60:	f003 0310 	and.w	r3, r3, #16
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d00a      	beq.n	8009c7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	689b      	ldr	r3, [r3, #8]
 8009c6e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	430a      	orrs	r2, r1
 8009c7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c82:	f003 0320 	and.w	r3, r3, #32
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00a      	beq.n	8009ca0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	689b      	ldr	r3, [r3, #8]
 8009c90:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	430a      	orrs	r2, r1
 8009c9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d01a      	beq.n	8009ce2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	685b      	ldr	r3, [r3, #4]
 8009cb2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	430a      	orrs	r2, r1
 8009cc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009cca:	d10a      	bne.n	8009ce2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	685b      	ldr	r3, [r3, #4]
 8009cd2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	430a      	orrs	r2, r1
 8009ce0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d00a      	beq.n	8009d04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	430a      	orrs	r2, r1
 8009d02:	605a      	str	r2, [r3, #4]
  }
}
 8009d04:	bf00      	nop
 8009d06:	370c      	adds	r7, #12
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0e:	4770      	bx	lr

08009d10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b098      	sub	sp, #96	@ 0x60
 8009d14:	af02      	add	r7, sp, #8
 8009d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009d20:	f7fa faee 	bl	8004300 <HAL_GetTick>
 8009d24:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f003 0308 	and.w	r3, r3, #8
 8009d30:	2b08      	cmp	r3, #8
 8009d32:	d12f      	bne.n	8009d94 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009d38:	9300      	str	r3, [sp, #0]
 8009d3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 f88e 	bl	8009e64 <UART_WaitOnFlagUntilTimeout>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d022      	beq.n	8009d94 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d56:	e853 3f00 	ldrex	r3, [r3]
 8009d5a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d62:	653b      	str	r3, [r7, #80]	@ 0x50
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	461a      	mov	r2, r3
 8009d6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d6e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d74:	e841 2300 	strex	r3, r2, [r1]
 8009d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d1e6      	bne.n	8009d4e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2220      	movs	r2, #32
 8009d84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d90:	2303      	movs	r3, #3
 8009d92:	e063      	b.n	8009e5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f003 0304 	and.w	r3, r3, #4
 8009d9e:	2b04      	cmp	r3, #4
 8009da0:	d149      	bne.n	8009e36 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009da2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009da6:	9300      	str	r3, [sp, #0]
 8009da8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009daa:	2200      	movs	r2, #0
 8009dac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 f857 	bl	8009e64 <UART_WaitOnFlagUntilTimeout>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d03c      	beq.n	8009e36 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dc4:	e853 3f00 	ldrex	r3, [r3]
 8009dc8:	623b      	str	r3, [r7, #32]
   return(result);
 8009dca:	6a3b      	ldr	r3, [r7, #32]
 8009dcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009dd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dda:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ddc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009de0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009de2:	e841 2300 	strex	r3, r2, [r1]
 8009de6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d1e6      	bne.n	8009dbc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	3308      	adds	r3, #8
 8009df4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	e853 3f00 	ldrex	r3, [r3]
 8009dfc:	60fb      	str	r3, [r7, #12]
   return(result);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	f023 0301 	bic.w	r3, r3, #1
 8009e04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	3308      	adds	r3, #8
 8009e0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e0e:	61fa      	str	r2, [r7, #28]
 8009e10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e12:	69b9      	ldr	r1, [r7, #24]
 8009e14:	69fa      	ldr	r2, [r7, #28]
 8009e16:	e841 2300 	strex	r3, r2, [r1]
 8009e1a:	617b      	str	r3, [r7, #20]
   return(result);
 8009e1c:	697b      	ldr	r3, [r7, #20]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d1e5      	bne.n	8009dee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2220      	movs	r2, #32
 8009e26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e32:	2303      	movs	r3, #3
 8009e34:	e012      	b.n	8009e5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2220      	movs	r2, #32
 8009e3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2220      	movs	r2, #32
 8009e42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2200      	movs	r2, #0
 8009e56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e5a:	2300      	movs	r3, #0
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3758      	adds	r7, #88	@ 0x58
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}

08009e64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b084      	sub	sp, #16
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	60f8      	str	r0, [r7, #12]
 8009e6c:	60b9      	str	r1, [r7, #8]
 8009e6e:	603b      	str	r3, [r7, #0]
 8009e70:	4613      	mov	r3, r2
 8009e72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e74:	e04f      	b.n	8009f16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e76:	69bb      	ldr	r3, [r7, #24]
 8009e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e7c:	d04b      	beq.n	8009f16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e7e:	f7fa fa3f 	bl	8004300 <HAL_GetTick>
 8009e82:	4602      	mov	r2, r0
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	1ad3      	subs	r3, r2, r3
 8009e88:	69ba      	ldr	r2, [r7, #24]
 8009e8a:	429a      	cmp	r2, r3
 8009e8c:	d302      	bcc.n	8009e94 <UART_WaitOnFlagUntilTimeout+0x30>
 8009e8e:	69bb      	ldr	r3, [r7, #24]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d101      	bne.n	8009e98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009e94:	2303      	movs	r3, #3
 8009e96:	e04e      	b.n	8009f36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f003 0304 	and.w	r3, r3, #4
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d037      	beq.n	8009f16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	2b80      	cmp	r3, #128	@ 0x80
 8009eaa:	d034      	beq.n	8009f16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	2b40      	cmp	r3, #64	@ 0x40
 8009eb0:	d031      	beq.n	8009f16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	69db      	ldr	r3, [r3, #28]
 8009eb8:	f003 0308 	and.w	r3, r3, #8
 8009ebc:	2b08      	cmp	r3, #8
 8009ebe:	d110      	bne.n	8009ee2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	2208      	movs	r2, #8
 8009ec6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ec8:	68f8      	ldr	r0, [r7, #12]
 8009eca:	f000 f838 	bl	8009f3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	2208      	movs	r2, #8
 8009ed2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e029      	b.n	8009f36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	69db      	ldr	r3, [r3, #28]
 8009ee8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009eec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ef0:	d111      	bne.n	8009f16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009efa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009efc:	68f8      	ldr	r0, [r7, #12]
 8009efe:	f000 f81e 	bl	8009f3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2220      	movs	r2, #32
 8009f06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009f12:	2303      	movs	r3, #3
 8009f14:	e00f      	b.n	8009f36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	69da      	ldr	r2, [r3, #28]
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	4013      	ands	r3, r2
 8009f20:	68ba      	ldr	r2, [r7, #8]
 8009f22:	429a      	cmp	r2, r3
 8009f24:	bf0c      	ite	eq
 8009f26:	2301      	moveq	r3, #1
 8009f28:	2300      	movne	r3, #0
 8009f2a:	b2db      	uxtb	r3, r3
 8009f2c:	461a      	mov	r2, r3
 8009f2e:	79fb      	ldrb	r3, [r7, #7]
 8009f30:	429a      	cmp	r2, r3
 8009f32:	d0a0      	beq.n	8009e76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3710      	adds	r7, #16
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}

08009f3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f3e:	b480      	push	{r7}
 8009f40:	b095      	sub	sp, #84	@ 0x54
 8009f42:	af00      	add	r7, sp, #0
 8009f44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f4e:	e853 3f00 	ldrex	r3, [r3]
 8009f52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	461a      	mov	r2, r3
 8009f62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f64:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f6c:	e841 2300 	strex	r3, r2, [r1]
 8009f70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d1e6      	bne.n	8009f46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	3308      	adds	r3, #8
 8009f7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f80:	6a3b      	ldr	r3, [r7, #32]
 8009f82:	e853 3f00 	ldrex	r3, [r3]
 8009f86:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f88:	69fb      	ldr	r3, [r7, #28]
 8009f8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f8e:	f023 0301 	bic.w	r3, r3, #1
 8009f92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	3308      	adds	r3, #8
 8009f9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009fa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fa4:	e841 2300 	strex	r3, r2, [r1]
 8009fa8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d1e3      	bne.n	8009f78 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fb4:	2b01      	cmp	r3, #1
 8009fb6:	d118      	bne.n	8009fea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	e853 3f00 	ldrex	r3, [r3]
 8009fc4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	f023 0310 	bic.w	r3, r3, #16
 8009fcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	461a      	mov	r2, r3
 8009fd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009fd6:	61bb      	str	r3, [r7, #24]
 8009fd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fda:	6979      	ldr	r1, [r7, #20]
 8009fdc:	69ba      	ldr	r2, [r7, #24]
 8009fde:	e841 2300 	strex	r3, r2, [r1]
 8009fe2:	613b      	str	r3, [r7, #16]
   return(result);
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d1e6      	bne.n	8009fb8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2220      	movs	r2, #32
 8009fee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009ffe:	bf00      	nop
 800a000:	3754      	adds	r7, #84	@ 0x54
 800a002:	46bd      	mov	sp, r7
 800a004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a008:	4770      	bx	lr

0800a00a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a00a:	b480      	push	{r7}
 800a00c:	b085      	sub	sp, #20
 800a00e:	af00      	add	r7, sp, #0
 800a010:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a018:	2b01      	cmp	r3, #1
 800a01a:	d101      	bne.n	800a020 <HAL_UARTEx_DisableFifoMode+0x16>
 800a01c:	2302      	movs	r3, #2
 800a01e:	e027      	b.n	800a070 <HAL_UARTEx_DisableFifoMode+0x66>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2201      	movs	r2, #1
 800a024:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2224      	movs	r2, #36	@ 0x24
 800a02c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	681a      	ldr	r2, [r3, #0]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f022 0201 	bic.w	r2, r2, #1
 800a046:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a04e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2200      	movs	r2, #0
 800a054:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2220      	movs	r2, #32
 800a062:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2200      	movs	r2, #0
 800a06a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a06e:	2300      	movs	r3, #0
}
 800a070:	4618      	mov	r0, r3
 800a072:	3714      	adds	r7, #20
 800a074:	46bd      	mov	sp, r7
 800a076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07a:	4770      	bx	lr

0800a07c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b084      	sub	sp, #16
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a08c:	2b01      	cmp	r3, #1
 800a08e:	d101      	bne.n	800a094 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a090:	2302      	movs	r3, #2
 800a092:	e02d      	b.n	800a0f0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2201      	movs	r2, #1
 800a098:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2224      	movs	r2, #36	@ 0x24
 800a0a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	681a      	ldr	r2, [r3, #0]
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f022 0201 	bic.w	r2, r2, #1
 800a0ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	689b      	ldr	r3, [r3, #8]
 800a0c2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	683a      	ldr	r2, [r7, #0]
 800a0cc:	430a      	orrs	r2, r1
 800a0ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f000 f84f 	bl	800a174 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	68fa      	ldr	r2, [r7, #12]
 800a0dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2220      	movs	r2, #32
 800a0e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0ee:	2300      	movs	r3, #0
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3710      	adds	r7, #16
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}

0800a0f8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b084      	sub	sp, #16
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a108:	2b01      	cmp	r3, #1
 800a10a:	d101      	bne.n	800a110 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a10c:	2302      	movs	r3, #2
 800a10e:	e02d      	b.n	800a16c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2201      	movs	r2, #1
 800a114:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2224      	movs	r2, #36	@ 0x24
 800a11c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	681a      	ldr	r2, [r3, #0]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f022 0201 	bic.w	r2, r2, #1
 800a136:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	683a      	ldr	r2, [r7, #0]
 800a148:	430a      	orrs	r2, r1
 800a14a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 f811 	bl	800a174 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	68fa      	ldr	r2, [r7, #12]
 800a158:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2220      	movs	r2, #32
 800a15e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2200      	movs	r2, #0
 800a166:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a16a:	2300      	movs	r3, #0
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	3710      	adds	r7, #16
 800a170:	46bd      	mov	sp, r7
 800a172:	bd80      	pop	{r7, pc}

0800a174 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a174:	b480      	push	{r7}
 800a176:	b085      	sub	sp, #20
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a180:	2b00      	cmp	r3, #0
 800a182:	d108      	bne.n	800a196 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2201      	movs	r2, #1
 800a188:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2201      	movs	r2, #1
 800a190:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a194:	e031      	b.n	800a1fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a196:	2308      	movs	r3, #8
 800a198:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a19a:	2308      	movs	r3, #8
 800a19c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	0e5b      	lsrs	r3, r3, #25
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	f003 0307 	and.w	r3, r3, #7
 800a1ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	0f5b      	lsrs	r3, r3, #29
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	f003 0307 	and.w	r3, r3, #7
 800a1bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1be:	7bbb      	ldrb	r3, [r7, #14]
 800a1c0:	7b3a      	ldrb	r2, [r7, #12]
 800a1c2:	4911      	ldr	r1, [pc, #68]	@ (800a208 <UARTEx_SetNbDataToProcess+0x94>)
 800a1c4:	5c8a      	ldrb	r2, [r1, r2]
 800a1c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a1ca:	7b3a      	ldrb	r2, [r7, #12]
 800a1cc:	490f      	ldr	r1, [pc, #60]	@ (800a20c <UARTEx_SetNbDataToProcess+0x98>)
 800a1ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1d0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1d4:	b29a      	uxth	r2, r3
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1dc:	7bfb      	ldrb	r3, [r7, #15]
 800a1de:	7b7a      	ldrb	r2, [r7, #13]
 800a1e0:	4909      	ldr	r1, [pc, #36]	@ (800a208 <UARTEx_SetNbDataToProcess+0x94>)
 800a1e2:	5c8a      	ldrb	r2, [r1, r2]
 800a1e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1e8:	7b7a      	ldrb	r2, [r7, #13]
 800a1ea:	4908      	ldr	r1, [pc, #32]	@ (800a20c <UARTEx_SetNbDataToProcess+0x98>)
 800a1ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1ee:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1f2:	b29a      	uxth	r2, r3
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1fa:	bf00      	nop
 800a1fc:	3714      	adds	r7, #20
 800a1fe:	46bd      	mov	sp, r7
 800a200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a204:	4770      	bx	lr
 800a206:	bf00      	nop
 800a208:	08010168 	.word	0x08010168
 800a20c:	08010170 	.word	0x08010170

0800a210 <__cvt>:
 800a210:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a214:	ec57 6b10 	vmov	r6, r7, d0
 800a218:	2f00      	cmp	r7, #0
 800a21a:	460c      	mov	r4, r1
 800a21c:	4619      	mov	r1, r3
 800a21e:	463b      	mov	r3, r7
 800a220:	bfbb      	ittet	lt
 800a222:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a226:	461f      	movlt	r7, r3
 800a228:	2300      	movge	r3, #0
 800a22a:	232d      	movlt	r3, #45	@ 0x2d
 800a22c:	700b      	strb	r3, [r1, #0]
 800a22e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a230:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a234:	4691      	mov	r9, r2
 800a236:	f023 0820 	bic.w	r8, r3, #32
 800a23a:	bfbc      	itt	lt
 800a23c:	4632      	movlt	r2, r6
 800a23e:	4616      	movlt	r6, r2
 800a240:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a244:	d005      	beq.n	800a252 <__cvt+0x42>
 800a246:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a24a:	d100      	bne.n	800a24e <__cvt+0x3e>
 800a24c:	3401      	adds	r4, #1
 800a24e:	2102      	movs	r1, #2
 800a250:	e000      	b.n	800a254 <__cvt+0x44>
 800a252:	2103      	movs	r1, #3
 800a254:	ab03      	add	r3, sp, #12
 800a256:	9301      	str	r3, [sp, #4]
 800a258:	ab02      	add	r3, sp, #8
 800a25a:	9300      	str	r3, [sp, #0]
 800a25c:	ec47 6b10 	vmov	d0, r6, r7
 800a260:	4653      	mov	r3, sl
 800a262:	4622      	mov	r2, r4
 800a264:	f001 f870 	bl	800b348 <_dtoa_r>
 800a268:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a26c:	4605      	mov	r5, r0
 800a26e:	d119      	bne.n	800a2a4 <__cvt+0x94>
 800a270:	f019 0f01 	tst.w	r9, #1
 800a274:	d00e      	beq.n	800a294 <__cvt+0x84>
 800a276:	eb00 0904 	add.w	r9, r0, r4
 800a27a:	2200      	movs	r2, #0
 800a27c:	2300      	movs	r3, #0
 800a27e:	4630      	mov	r0, r6
 800a280:	4639      	mov	r1, r7
 800a282:	f7f6 fc49 	bl	8000b18 <__aeabi_dcmpeq>
 800a286:	b108      	cbz	r0, 800a28c <__cvt+0x7c>
 800a288:	f8cd 900c 	str.w	r9, [sp, #12]
 800a28c:	2230      	movs	r2, #48	@ 0x30
 800a28e:	9b03      	ldr	r3, [sp, #12]
 800a290:	454b      	cmp	r3, r9
 800a292:	d31e      	bcc.n	800a2d2 <__cvt+0xc2>
 800a294:	9b03      	ldr	r3, [sp, #12]
 800a296:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a298:	1b5b      	subs	r3, r3, r5
 800a29a:	4628      	mov	r0, r5
 800a29c:	6013      	str	r3, [r2, #0]
 800a29e:	b004      	add	sp, #16
 800a2a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a2a8:	eb00 0904 	add.w	r9, r0, r4
 800a2ac:	d1e5      	bne.n	800a27a <__cvt+0x6a>
 800a2ae:	7803      	ldrb	r3, [r0, #0]
 800a2b0:	2b30      	cmp	r3, #48	@ 0x30
 800a2b2:	d10a      	bne.n	800a2ca <__cvt+0xba>
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	4639      	mov	r1, r7
 800a2bc:	f7f6 fc2c 	bl	8000b18 <__aeabi_dcmpeq>
 800a2c0:	b918      	cbnz	r0, 800a2ca <__cvt+0xba>
 800a2c2:	f1c4 0401 	rsb	r4, r4, #1
 800a2c6:	f8ca 4000 	str.w	r4, [sl]
 800a2ca:	f8da 3000 	ldr.w	r3, [sl]
 800a2ce:	4499      	add	r9, r3
 800a2d0:	e7d3      	b.n	800a27a <__cvt+0x6a>
 800a2d2:	1c59      	adds	r1, r3, #1
 800a2d4:	9103      	str	r1, [sp, #12]
 800a2d6:	701a      	strb	r2, [r3, #0]
 800a2d8:	e7d9      	b.n	800a28e <__cvt+0x7e>

0800a2da <__exponent>:
 800a2da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2dc:	2900      	cmp	r1, #0
 800a2de:	bfba      	itte	lt
 800a2e0:	4249      	neglt	r1, r1
 800a2e2:	232d      	movlt	r3, #45	@ 0x2d
 800a2e4:	232b      	movge	r3, #43	@ 0x2b
 800a2e6:	2909      	cmp	r1, #9
 800a2e8:	7002      	strb	r2, [r0, #0]
 800a2ea:	7043      	strb	r3, [r0, #1]
 800a2ec:	dd29      	ble.n	800a342 <__exponent+0x68>
 800a2ee:	f10d 0307 	add.w	r3, sp, #7
 800a2f2:	461d      	mov	r5, r3
 800a2f4:	270a      	movs	r7, #10
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	fbb1 f6f7 	udiv	r6, r1, r7
 800a2fc:	fb07 1416 	mls	r4, r7, r6, r1
 800a300:	3430      	adds	r4, #48	@ 0x30
 800a302:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a306:	460c      	mov	r4, r1
 800a308:	2c63      	cmp	r4, #99	@ 0x63
 800a30a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a30e:	4631      	mov	r1, r6
 800a310:	dcf1      	bgt.n	800a2f6 <__exponent+0x1c>
 800a312:	3130      	adds	r1, #48	@ 0x30
 800a314:	1e94      	subs	r4, r2, #2
 800a316:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a31a:	1c41      	adds	r1, r0, #1
 800a31c:	4623      	mov	r3, r4
 800a31e:	42ab      	cmp	r3, r5
 800a320:	d30a      	bcc.n	800a338 <__exponent+0x5e>
 800a322:	f10d 0309 	add.w	r3, sp, #9
 800a326:	1a9b      	subs	r3, r3, r2
 800a328:	42ac      	cmp	r4, r5
 800a32a:	bf88      	it	hi
 800a32c:	2300      	movhi	r3, #0
 800a32e:	3302      	adds	r3, #2
 800a330:	4403      	add	r3, r0
 800a332:	1a18      	subs	r0, r3, r0
 800a334:	b003      	add	sp, #12
 800a336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a338:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a33c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a340:	e7ed      	b.n	800a31e <__exponent+0x44>
 800a342:	2330      	movs	r3, #48	@ 0x30
 800a344:	3130      	adds	r1, #48	@ 0x30
 800a346:	7083      	strb	r3, [r0, #2]
 800a348:	70c1      	strb	r1, [r0, #3]
 800a34a:	1d03      	adds	r3, r0, #4
 800a34c:	e7f1      	b.n	800a332 <__exponent+0x58>
	...

0800a350 <_printf_float>:
 800a350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a354:	b08d      	sub	sp, #52	@ 0x34
 800a356:	460c      	mov	r4, r1
 800a358:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a35c:	4616      	mov	r6, r2
 800a35e:	461f      	mov	r7, r3
 800a360:	4605      	mov	r5, r0
 800a362:	f000 fee9 	bl	800b138 <_localeconv_r>
 800a366:	6803      	ldr	r3, [r0, #0]
 800a368:	9304      	str	r3, [sp, #16]
 800a36a:	4618      	mov	r0, r3
 800a36c:	f7f5 ffa8 	bl	80002c0 <strlen>
 800a370:	2300      	movs	r3, #0
 800a372:	930a      	str	r3, [sp, #40]	@ 0x28
 800a374:	f8d8 3000 	ldr.w	r3, [r8]
 800a378:	9005      	str	r0, [sp, #20]
 800a37a:	3307      	adds	r3, #7
 800a37c:	f023 0307 	bic.w	r3, r3, #7
 800a380:	f103 0208 	add.w	r2, r3, #8
 800a384:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a388:	f8d4 b000 	ldr.w	fp, [r4]
 800a38c:	f8c8 2000 	str.w	r2, [r8]
 800a390:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a394:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a398:	9307      	str	r3, [sp, #28]
 800a39a:	f8cd 8018 	str.w	r8, [sp, #24]
 800a39e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a3a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3a6:	4b9c      	ldr	r3, [pc, #624]	@ (800a618 <_printf_float+0x2c8>)
 800a3a8:	f04f 32ff 	mov.w	r2, #4294967295
 800a3ac:	f7f6 fbe6 	bl	8000b7c <__aeabi_dcmpun>
 800a3b0:	bb70      	cbnz	r0, 800a410 <_printf_float+0xc0>
 800a3b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3b6:	4b98      	ldr	r3, [pc, #608]	@ (800a618 <_printf_float+0x2c8>)
 800a3b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a3bc:	f7f6 fbc0 	bl	8000b40 <__aeabi_dcmple>
 800a3c0:	bb30      	cbnz	r0, 800a410 <_printf_float+0xc0>
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	4640      	mov	r0, r8
 800a3c8:	4649      	mov	r1, r9
 800a3ca:	f7f6 fbaf 	bl	8000b2c <__aeabi_dcmplt>
 800a3ce:	b110      	cbz	r0, 800a3d6 <_printf_float+0x86>
 800a3d0:	232d      	movs	r3, #45	@ 0x2d
 800a3d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3d6:	4a91      	ldr	r2, [pc, #580]	@ (800a61c <_printf_float+0x2cc>)
 800a3d8:	4b91      	ldr	r3, [pc, #580]	@ (800a620 <_printf_float+0x2d0>)
 800a3da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a3de:	bf8c      	ite	hi
 800a3e0:	4690      	movhi	r8, r2
 800a3e2:	4698      	movls	r8, r3
 800a3e4:	2303      	movs	r3, #3
 800a3e6:	6123      	str	r3, [r4, #16]
 800a3e8:	f02b 0304 	bic.w	r3, fp, #4
 800a3ec:	6023      	str	r3, [r4, #0]
 800a3ee:	f04f 0900 	mov.w	r9, #0
 800a3f2:	9700      	str	r7, [sp, #0]
 800a3f4:	4633      	mov	r3, r6
 800a3f6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a3f8:	4621      	mov	r1, r4
 800a3fa:	4628      	mov	r0, r5
 800a3fc:	f000 f9d2 	bl	800a7a4 <_printf_common>
 800a400:	3001      	adds	r0, #1
 800a402:	f040 808d 	bne.w	800a520 <_printf_float+0x1d0>
 800a406:	f04f 30ff 	mov.w	r0, #4294967295
 800a40a:	b00d      	add	sp, #52	@ 0x34
 800a40c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a410:	4642      	mov	r2, r8
 800a412:	464b      	mov	r3, r9
 800a414:	4640      	mov	r0, r8
 800a416:	4649      	mov	r1, r9
 800a418:	f7f6 fbb0 	bl	8000b7c <__aeabi_dcmpun>
 800a41c:	b140      	cbz	r0, 800a430 <_printf_float+0xe0>
 800a41e:	464b      	mov	r3, r9
 800a420:	2b00      	cmp	r3, #0
 800a422:	bfbc      	itt	lt
 800a424:	232d      	movlt	r3, #45	@ 0x2d
 800a426:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a42a:	4a7e      	ldr	r2, [pc, #504]	@ (800a624 <_printf_float+0x2d4>)
 800a42c:	4b7e      	ldr	r3, [pc, #504]	@ (800a628 <_printf_float+0x2d8>)
 800a42e:	e7d4      	b.n	800a3da <_printf_float+0x8a>
 800a430:	6863      	ldr	r3, [r4, #4]
 800a432:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a436:	9206      	str	r2, [sp, #24]
 800a438:	1c5a      	adds	r2, r3, #1
 800a43a:	d13b      	bne.n	800a4b4 <_printf_float+0x164>
 800a43c:	2306      	movs	r3, #6
 800a43e:	6063      	str	r3, [r4, #4]
 800a440:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a444:	2300      	movs	r3, #0
 800a446:	6022      	str	r2, [r4, #0]
 800a448:	9303      	str	r3, [sp, #12]
 800a44a:	ab0a      	add	r3, sp, #40	@ 0x28
 800a44c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a450:	ab09      	add	r3, sp, #36	@ 0x24
 800a452:	9300      	str	r3, [sp, #0]
 800a454:	6861      	ldr	r1, [r4, #4]
 800a456:	ec49 8b10 	vmov	d0, r8, r9
 800a45a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a45e:	4628      	mov	r0, r5
 800a460:	f7ff fed6 	bl	800a210 <__cvt>
 800a464:	9b06      	ldr	r3, [sp, #24]
 800a466:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a468:	2b47      	cmp	r3, #71	@ 0x47
 800a46a:	4680      	mov	r8, r0
 800a46c:	d129      	bne.n	800a4c2 <_printf_float+0x172>
 800a46e:	1cc8      	adds	r0, r1, #3
 800a470:	db02      	blt.n	800a478 <_printf_float+0x128>
 800a472:	6863      	ldr	r3, [r4, #4]
 800a474:	4299      	cmp	r1, r3
 800a476:	dd41      	ble.n	800a4fc <_printf_float+0x1ac>
 800a478:	f1aa 0a02 	sub.w	sl, sl, #2
 800a47c:	fa5f fa8a 	uxtb.w	sl, sl
 800a480:	3901      	subs	r1, #1
 800a482:	4652      	mov	r2, sl
 800a484:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a488:	9109      	str	r1, [sp, #36]	@ 0x24
 800a48a:	f7ff ff26 	bl	800a2da <__exponent>
 800a48e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a490:	1813      	adds	r3, r2, r0
 800a492:	2a01      	cmp	r2, #1
 800a494:	4681      	mov	r9, r0
 800a496:	6123      	str	r3, [r4, #16]
 800a498:	dc02      	bgt.n	800a4a0 <_printf_float+0x150>
 800a49a:	6822      	ldr	r2, [r4, #0]
 800a49c:	07d2      	lsls	r2, r2, #31
 800a49e:	d501      	bpl.n	800a4a4 <_printf_float+0x154>
 800a4a0:	3301      	adds	r3, #1
 800a4a2:	6123      	str	r3, [r4, #16]
 800a4a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d0a2      	beq.n	800a3f2 <_printf_float+0xa2>
 800a4ac:	232d      	movs	r3, #45	@ 0x2d
 800a4ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4b2:	e79e      	b.n	800a3f2 <_printf_float+0xa2>
 800a4b4:	9a06      	ldr	r2, [sp, #24]
 800a4b6:	2a47      	cmp	r2, #71	@ 0x47
 800a4b8:	d1c2      	bne.n	800a440 <_printf_float+0xf0>
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d1c0      	bne.n	800a440 <_printf_float+0xf0>
 800a4be:	2301      	movs	r3, #1
 800a4c0:	e7bd      	b.n	800a43e <_printf_float+0xee>
 800a4c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a4c6:	d9db      	bls.n	800a480 <_printf_float+0x130>
 800a4c8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a4cc:	d118      	bne.n	800a500 <_printf_float+0x1b0>
 800a4ce:	2900      	cmp	r1, #0
 800a4d0:	6863      	ldr	r3, [r4, #4]
 800a4d2:	dd0b      	ble.n	800a4ec <_printf_float+0x19c>
 800a4d4:	6121      	str	r1, [r4, #16]
 800a4d6:	b913      	cbnz	r3, 800a4de <_printf_float+0x18e>
 800a4d8:	6822      	ldr	r2, [r4, #0]
 800a4da:	07d0      	lsls	r0, r2, #31
 800a4dc:	d502      	bpl.n	800a4e4 <_printf_float+0x194>
 800a4de:	3301      	adds	r3, #1
 800a4e0:	440b      	add	r3, r1
 800a4e2:	6123      	str	r3, [r4, #16]
 800a4e4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a4e6:	f04f 0900 	mov.w	r9, #0
 800a4ea:	e7db      	b.n	800a4a4 <_printf_float+0x154>
 800a4ec:	b913      	cbnz	r3, 800a4f4 <_printf_float+0x1a4>
 800a4ee:	6822      	ldr	r2, [r4, #0]
 800a4f0:	07d2      	lsls	r2, r2, #31
 800a4f2:	d501      	bpl.n	800a4f8 <_printf_float+0x1a8>
 800a4f4:	3302      	adds	r3, #2
 800a4f6:	e7f4      	b.n	800a4e2 <_printf_float+0x192>
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	e7f2      	b.n	800a4e2 <_printf_float+0x192>
 800a4fc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a500:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a502:	4299      	cmp	r1, r3
 800a504:	db05      	blt.n	800a512 <_printf_float+0x1c2>
 800a506:	6823      	ldr	r3, [r4, #0]
 800a508:	6121      	str	r1, [r4, #16]
 800a50a:	07d8      	lsls	r0, r3, #31
 800a50c:	d5ea      	bpl.n	800a4e4 <_printf_float+0x194>
 800a50e:	1c4b      	adds	r3, r1, #1
 800a510:	e7e7      	b.n	800a4e2 <_printf_float+0x192>
 800a512:	2900      	cmp	r1, #0
 800a514:	bfd4      	ite	le
 800a516:	f1c1 0202 	rsble	r2, r1, #2
 800a51a:	2201      	movgt	r2, #1
 800a51c:	4413      	add	r3, r2
 800a51e:	e7e0      	b.n	800a4e2 <_printf_float+0x192>
 800a520:	6823      	ldr	r3, [r4, #0]
 800a522:	055a      	lsls	r2, r3, #21
 800a524:	d407      	bmi.n	800a536 <_printf_float+0x1e6>
 800a526:	6923      	ldr	r3, [r4, #16]
 800a528:	4642      	mov	r2, r8
 800a52a:	4631      	mov	r1, r6
 800a52c:	4628      	mov	r0, r5
 800a52e:	47b8      	blx	r7
 800a530:	3001      	adds	r0, #1
 800a532:	d12b      	bne.n	800a58c <_printf_float+0x23c>
 800a534:	e767      	b.n	800a406 <_printf_float+0xb6>
 800a536:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a53a:	f240 80dd 	bls.w	800a6f8 <_printf_float+0x3a8>
 800a53e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a542:	2200      	movs	r2, #0
 800a544:	2300      	movs	r3, #0
 800a546:	f7f6 fae7 	bl	8000b18 <__aeabi_dcmpeq>
 800a54a:	2800      	cmp	r0, #0
 800a54c:	d033      	beq.n	800a5b6 <_printf_float+0x266>
 800a54e:	4a37      	ldr	r2, [pc, #220]	@ (800a62c <_printf_float+0x2dc>)
 800a550:	2301      	movs	r3, #1
 800a552:	4631      	mov	r1, r6
 800a554:	4628      	mov	r0, r5
 800a556:	47b8      	blx	r7
 800a558:	3001      	adds	r0, #1
 800a55a:	f43f af54 	beq.w	800a406 <_printf_float+0xb6>
 800a55e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a562:	4543      	cmp	r3, r8
 800a564:	db02      	blt.n	800a56c <_printf_float+0x21c>
 800a566:	6823      	ldr	r3, [r4, #0]
 800a568:	07d8      	lsls	r0, r3, #31
 800a56a:	d50f      	bpl.n	800a58c <_printf_float+0x23c>
 800a56c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a570:	4631      	mov	r1, r6
 800a572:	4628      	mov	r0, r5
 800a574:	47b8      	blx	r7
 800a576:	3001      	adds	r0, #1
 800a578:	f43f af45 	beq.w	800a406 <_printf_float+0xb6>
 800a57c:	f04f 0900 	mov.w	r9, #0
 800a580:	f108 38ff 	add.w	r8, r8, #4294967295
 800a584:	f104 0a1a 	add.w	sl, r4, #26
 800a588:	45c8      	cmp	r8, r9
 800a58a:	dc09      	bgt.n	800a5a0 <_printf_float+0x250>
 800a58c:	6823      	ldr	r3, [r4, #0]
 800a58e:	079b      	lsls	r3, r3, #30
 800a590:	f100 8103 	bmi.w	800a79a <_printf_float+0x44a>
 800a594:	68e0      	ldr	r0, [r4, #12]
 800a596:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a598:	4298      	cmp	r0, r3
 800a59a:	bfb8      	it	lt
 800a59c:	4618      	movlt	r0, r3
 800a59e:	e734      	b.n	800a40a <_printf_float+0xba>
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	4652      	mov	r2, sl
 800a5a4:	4631      	mov	r1, r6
 800a5a6:	4628      	mov	r0, r5
 800a5a8:	47b8      	blx	r7
 800a5aa:	3001      	adds	r0, #1
 800a5ac:	f43f af2b 	beq.w	800a406 <_printf_float+0xb6>
 800a5b0:	f109 0901 	add.w	r9, r9, #1
 800a5b4:	e7e8      	b.n	800a588 <_printf_float+0x238>
 800a5b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	dc39      	bgt.n	800a630 <_printf_float+0x2e0>
 800a5bc:	4a1b      	ldr	r2, [pc, #108]	@ (800a62c <_printf_float+0x2dc>)
 800a5be:	2301      	movs	r3, #1
 800a5c0:	4631      	mov	r1, r6
 800a5c2:	4628      	mov	r0, r5
 800a5c4:	47b8      	blx	r7
 800a5c6:	3001      	adds	r0, #1
 800a5c8:	f43f af1d 	beq.w	800a406 <_printf_float+0xb6>
 800a5cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a5d0:	ea59 0303 	orrs.w	r3, r9, r3
 800a5d4:	d102      	bne.n	800a5dc <_printf_float+0x28c>
 800a5d6:	6823      	ldr	r3, [r4, #0]
 800a5d8:	07d9      	lsls	r1, r3, #31
 800a5da:	d5d7      	bpl.n	800a58c <_printf_float+0x23c>
 800a5dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5e0:	4631      	mov	r1, r6
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	47b8      	blx	r7
 800a5e6:	3001      	adds	r0, #1
 800a5e8:	f43f af0d 	beq.w	800a406 <_printf_float+0xb6>
 800a5ec:	f04f 0a00 	mov.w	sl, #0
 800a5f0:	f104 0b1a 	add.w	fp, r4, #26
 800a5f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5f6:	425b      	negs	r3, r3
 800a5f8:	4553      	cmp	r3, sl
 800a5fa:	dc01      	bgt.n	800a600 <_printf_float+0x2b0>
 800a5fc:	464b      	mov	r3, r9
 800a5fe:	e793      	b.n	800a528 <_printf_float+0x1d8>
 800a600:	2301      	movs	r3, #1
 800a602:	465a      	mov	r2, fp
 800a604:	4631      	mov	r1, r6
 800a606:	4628      	mov	r0, r5
 800a608:	47b8      	blx	r7
 800a60a:	3001      	adds	r0, #1
 800a60c:	f43f aefb 	beq.w	800a406 <_printf_float+0xb6>
 800a610:	f10a 0a01 	add.w	sl, sl, #1
 800a614:	e7ee      	b.n	800a5f4 <_printf_float+0x2a4>
 800a616:	bf00      	nop
 800a618:	7fefffff 	.word	0x7fefffff
 800a61c:	0801017c 	.word	0x0801017c
 800a620:	08010178 	.word	0x08010178
 800a624:	08010184 	.word	0x08010184
 800a628:	08010180 	.word	0x08010180
 800a62c:	08010188 	.word	0x08010188
 800a630:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a632:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a636:	4553      	cmp	r3, sl
 800a638:	bfa8      	it	ge
 800a63a:	4653      	movge	r3, sl
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	4699      	mov	r9, r3
 800a640:	dc36      	bgt.n	800a6b0 <_printf_float+0x360>
 800a642:	f04f 0b00 	mov.w	fp, #0
 800a646:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a64a:	f104 021a 	add.w	r2, r4, #26
 800a64e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a650:	9306      	str	r3, [sp, #24]
 800a652:	eba3 0309 	sub.w	r3, r3, r9
 800a656:	455b      	cmp	r3, fp
 800a658:	dc31      	bgt.n	800a6be <_printf_float+0x36e>
 800a65a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a65c:	459a      	cmp	sl, r3
 800a65e:	dc3a      	bgt.n	800a6d6 <_printf_float+0x386>
 800a660:	6823      	ldr	r3, [r4, #0]
 800a662:	07da      	lsls	r2, r3, #31
 800a664:	d437      	bmi.n	800a6d6 <_printf_float+0x386>
 800a666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a668:	ebaa 0903 	sub.w	r9, sl, r3
 800a66c:	9b06      	ldr	r3, [sp, #24]
 800a66e:	ebaa 0303 	sub.w	r3, sl, r3
 800a672:	4599      	cmp	r9, r3
 800a674:	bfa8      	it	ge
 800a676:	4699      	movge	r9, r3
 800a678:	f1b9 0f00 	cmp.w	r9, #0
 800a67c:	dc33      	bgt.n	800a6e6 <_printf_float+0x396>
 800a67e:	f04f 0800 	mov.w	r8, #0
 800a682:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a686:	f104 0b1a 	add.w	fp, r4, #26
 800a68a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a68c:	ebaa 0303 	sub.w	r3, sl, r3
 800a690:	eba3 0309 	sub.w	r3, r3, r9
 800a694:	4543      	cmp	r3, r8
 800a696:	f77f af79 	ble.w	800a58c <_printf_float+0x23c>
 800a69a:	2301      	movs	r3, #1
 800a69c:	465a      	mov	r2, fp
 800a69e:	4631      	mov	r1, r6
 800a6a0:	4628      	mov	r0, r5
 800a6a2:	47b8      	blx	r7
 800a6a4:	3001      	adds	r0, #1
 800a6a6:	f43f aeae 	beq.w	800a406 <_printf_float+0xb6>
 800a6aa:	f108 0801 	add.w	r8, r8, #1
 800a6ae:	e7ec      	b.n	800a68a <_printf_float+0x33a>
 800a6b0:	4642      	mov	r2, r8
 800a6b2:	4631      	mov	r1, r6
 800a6b4:	4628      	mov	r0, r5
 800a6b6:	47b8      	blx	r7
 800a6b8:	3001      	adds	r0, #1
 800a6ba:	d1c2      	bne.n	800a642 <_printf_float+0x2f2>
 800a6bc:	e6a3      	b.n	800a406 <_printf_float+0xb6>
 800a6be:	2301      	movs	r3, #1
 800a6c0:	4631      	mov	r1, r6
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	9206      	str	r2, [sp, #24]
 800a6c6:	47b8      	blx	r7
 800a6c8:	3001      	adds	r0, #1
 800a6ca:	f43f ae9c 	beq.w	800a406 <_printf_float+0xb6>
 800a6ce:	9a06      	ldr	r2, [sp, #24]
 800a6d0:	f10b 0b01 	add.w	fp, fp, #1
 800a6d4:	e7bb      	b.n	800a64e <_printf_float+0x2fe>
 800a6d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6da:	4631      	mov	r1, r6
 800a6dc:	4628      	mov	r0, r5
 800a6de:	47b8      	blx	r7
 800a6e0:	3001      	adds	r0, #1
 800a6e2:	d1c0      	bne.n	800a666 <_printf_float+0x316>
 800a6e4:	e68f      	b.n	800a406 <_printf_float+0xb6>
 800a6e6:	9a06      	ldr	r2, [sp, #24]
 800a6e8:	464b      	mov	r3, r9
 800a6ea:	4442      	add	r2, r8
 800a6ec:	4631      	mov	r1, r6
 800a6ee:	4628      	mov	r0, r5
 800a6f0:	47b8      	blx	r7
 800a6f2:	3001      	adds	r0, #1
 800a6f4:	d1c3      	bne.n	800a67e <_printf_float+0x32e>
 800a6f6:	e686      	b.n	800a406 <_printf_float+0xb6>
 800a6f8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a6fc:	f1ba 0f01 	cmp.w	sl, #1
 800a700:	dc01      	bgt.n	800a706 <_printf_float+0x3b6>
 800a702:	07db      	lsls	r3, r3, #31
 800a704:	d536      	bpl.n	800a774 <_printf_float+0x424>
 800a706:	2301      	movs	r3, #1
 800a708:	4642      	mov	r2, r8
 800a70a:	4631      	mov	r1, r6
 800a70c:	4628      	mov	r0, r5
 800a70e:	47b8      	blx	r7
 800a710:	3001      	adds	r0, #1
 800a712:	f43f ae78 	beq.w	800a406 <_printf_float+0xb6>
 800a716:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a71a:	4631      	mov	r1, r6
 800a71c:	4628      	mov	r0, r5
 800a71e:	47b8      	blx	r7
 800a720:	3001      	adds	r0, #1
 800a722:	f43f ae70 	beq.w	800a406 <_printf_float+0xb6>
 800a726:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a72a:	2200      	movs	r2, #0
 800a72c:	2300      	movs	r3, #0
 800a72e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a732:	f7f6 f9f1 	bl	8000b18 <__aeabi_dcmpeq>
 800a736:	b9c0      	cbnz	r0, 800a76a <_printf_float+0x41a>
 800a738:	4653      	mov	r3, sl
 800a73a:	f108 0201 	add.w	r2, r8, #1
 800a73e:	4631      	mov	r1, r6
 800a740:	4628      	mov	r0, r5
 800a742:	47b8      	blx	r7
 800a744:	3001      	adds	r0, #1
 800a746:	d10c      	bne.n	800a762 <_printf_float+0x412>
 800a748:	e65d      	b.n	800a406 <_printf_float+0xb6>
 800a74a:	2301      	movs	r3, #1
 800a74c:	465a      	mov	r2, fp
 800a74e:	4631      	mov	r1, r6
 800a750:	4628      	mov	r0, r5
 800a752:	47b8      	blx	r7
 800a754:	3001      	adds	r0, #1
 800a756:	f43f ae56 	beq.w	800a406 <_printf_float+0xb6>
 800a75a:	f108 0801 	add.w	r8, r8, #1
 800a75e:	45d0      	cmp	r8, sl
 800a760:	dbf3      	blt.n	800a74a <_printf_float+0x3fa>
 800a762:	464b      	mov	r3, r9
 800a764:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a768:	e6df      	b.n	800a52a <_printf_float+0x1da>
 800a76a:	f04f 0800 	mov.w	r8, #0
 800a76e:	f104 0b1a 	add.w	fp, r4, #26
 800a772:	e7f4      	b.n	800a75e <_printf_float+0x40e>
 800a774:	2301      	movs	r3, #1
 800a776:	4642      	mov	r2, r8
 800a778:	e7e1      	b.n	800a73e <_printf_float+0x3ee>
 800a77a:	2301      	movs	r3, #1
 800a77c:	464a      	mov	r2, r9
 800a77e:	4631      	mov	r1, r6
 800a780:	4628      	mov	r0, r5
 800a782:	47b8      	blx	r7
 800a784:	3001      	adds	r0, #1
 800a786:	f43f ae3e 	beq.w	800a406 <_printf_float+0xb6>
 800a78a:	f108 0801 	add.w	r8, r8, #1
 800a78e:	68e3      	ldr	r3, [r4, #12]
 800a790:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a792:	1a5b      	subs	r3, r3, r1
 800a794:	4543      	cmp	r3, r8
 800a796:	dcf0      	bgt.n	800a77a <_printf_float+0x42a>
 800a798:	e6fc      	b.n	800a594 <_printf_float+0x244>
 800a79a:	f04f 0800 	mov.w	r8, #0
 800a79e:	f104 0919 	add.w	r9, r4, #25
 800a7a2:	e7f4      	b.n	800a78e <_printf_float+0x43e>

0800a7a4 <_printf_common>:
 800a7a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7a8:	4616      	mov	r6, r2
 800a7aa:	4698      	mov	r8, r3
 800a7ac:	688a      	ldr	r2, [r1, #8]
 800a7ae:	690b      	ldr	r3, [r1, #16]
 800a7b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	bfb8      	it	lt
 800a7b8:	4613      	movlt	r3, r2
 800a7ba:	6033      	str	r3, [r6, #0]
 800a7bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a7c0:	4607      	mov	r7, r0
 800a7c2:	460c      	mov	r4, r1
 800a7c4:	b10a      	cbz	r2, 800a7ca <_printf_common+0x26>
 800a7c6:	3301      	adds	r3, #1
 800a7c8:	6033      	str	r3, [r6, #0]
 800a7ca:	6823      	ldr	r3, [r4, #0]
 800a7cc:	0699      	lsls	r1, r3, #26
 800a7ce:	bf42      	ittt	mi
 800a7d0:	6833      	ldrmi	r3, [r6, #0]
 800a7d2:	3302      	addmi	r3, #2
 800a7d4:	6033      	strmi	r3, [r6, #0]
 800a7d6:	6825      	ldr	r5, [r4, #0]
 800a7d8:	f015 0506 	ands.w	r5, r5, #6
 800a7dc:	d106      	bne.n	800a7ec <_printf_common+0x48>
 800a7de:	f104 0a19 	add.w	sl, r4, #25
 800a7e2:	68e3      	ldr	r3, [r4, #12]
 800a7e4:	6832      	ldr	r2, [r6, #0]
 800a7e6:	1a9b      	subs	r3, r3, r2
 800a7e8:	42ab      	cmp	r3, r5
 800a7ea:	dc26      	bgt.n	800a83a <_printf_common+0x96>
 800a7ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a7f0:	6822      	ldr	r2, [r4, #0]
 800a7f2:	3b00      	subs	r3, #0
 800a7f4:	bf18      	it	ne
 800a7f6:	2301      	movne	r3, #1
 800a7f8:	0692      	lsls	r2, r2, #26
 800a7fa:	d42b      	bmi.n	800a854 <_printf_common+0xb0>
 800a7fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a800:	4641      	mov	r1, r8
 800a802:	4638      	mov	r0, r7
 800a804:	47c8      	blx	r9
 800a806:	3001      	adds	r0, #1
 800a808:	d01e      	beq.n	800a848 <_printf_common+0xa4>
 800a80a:	6823      	ldr	r3, [r4, #0]
 800a80c:	6922      	ldr	r2, [r4, #16]
 800a80e:	f003 0306 	and.w	r3, r3, #6
 800a812:	2b04      	cmp	r3, #4
 800a814:	bf02      	ittt	eq
 800a816:	68e5      	ldreq	r5, [r4, #12]
 800a818:	6833      	ldreq	r3, [r6, #0]
 800a81a:	1aed      	subeq	r5, r5, r3
 800a81c:	68a3      	ldr	r3, [r4, #8]
 800a81e:	bf0c      	ite	eq
 800a820:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a824:	2500      	movne	r5, #0
 800a826:	4293      	cmp	r3, r2
 800a828:	bfc4      	itt	gt
 800a82a:	1a9b      	subgt	r3, r3, r2
 800a82c:	18ed      	addgt	r5, r5, r3
 800a82e:	2600      	movs	r6, #0
 800a830:	341a      	adds	r4, #26
 800a832:	42b5      	cmp	r5, r6
 800a834:	d11a      	bne.n	800a86c <_printf_common+0xc8>
 800a836:	2000      	movs	r0, #0
 800a838:	e008      	b.n	800a84c <_printf_common+0xa8>
 800a83a:	2301      	movs	r3, #1
 800a83c:	4652      	mov	r2, sl
 800a83e:	4641      	mov	r1, r8
 800a840:	4638      	mov	r0, r7
 800a842:	47c8      	blx	r9
 800a844:	3001      	adds	r0, #1
 800a846:	d103      	bne.n	800a850 <_printf_common+0xac>
 800a848:	f04f 30ff 	mov.w	r0, #4294967295
 800a84c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a850:	3501      	adds	r5, #1
 800a852:	e7c6      	b.n	800a7e2 <_printf_common+0x3e>
 800a854:	18e1      	adds	r1, r4, r3
 800a856:	1c5a      	adds	r2, r3, #1
 800a858:	2030      	movs	r0, #48	@ 0x30
 800a85a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a85e:	4422      	add	r2, r4
 800a860:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a864:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a868:	3302      	adds	r3, #2
 800a86a:	e7c7      	b.n	800a7fc <_printf_common+0x58>
 800a86c:	2301      	movs	r3, #1
 800a86e:	4622      	mov	r2, r4
 800a870:	4641      	mov	r1, r8
 800a872:	4638      	mov	r0, r7
 800a874:	47c8      	blx	r9
 800a876:	3001      	adds	r0, #1
 800a878:	d0e6      	beq.n	800a848 <_printf_common+0xa4>
 800a87a:	3601      	adds	r6, #1
 800a87c:	e7d9      	b.n	800a832 <_printf_common+0x8e>
	...

0800a880 <_printf_i>:
 800a880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a884:	7e0f      	ldrb	r7, [r1, #24]
 800a886:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a888:	2f78      	cmp	r7, #120	@ 0x78
 800a88a:	4691      	mov	r9, r2
 800a88c:	4680      	mov	r8, r0
 800a88e:	460c      	mov	r4, r1
 800a890:	469a      	mov	sl, r3
 800a892:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a896:	d807      	bhi.n	800a8a8 <_printf_i+0x28>
 800a898:	2f62      	cmp	r7, #98	@ 0x62
 800a89a:	d80a      	bhi.n	800a8b2 <_printf_i+0x32>
 800a89c:	2f00      	cmp	r7, #0
 800a89e:	f000 80d1 	beq.w	800aa44 <_printf_i+0x1c4>
 800a8a2:	2f58      	cmp	r7, #88	@ 0x58
 800a8a4:	f000 80b8 	beq.w	800aa18 <_printf_i+0x198>
 800a8a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a8ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a8b0:	e03a      	b.n	800a928 <_printf_i+0xa8>
 800a8b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a8b6:	2b15      	cmp	r3, #21
 800a8b8:	d8f6      	bhi.n	800a8a8 <_printf_i+0x28>
 800a8ba:	a101      	add	r1, pc, #4	@ (adr r1, 800a8c0 <_printf_i+0x40>)
 800a8bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8c0:	0800a919 	.word	0x0800a919
 800a8c4:	0800a92d 	.word	0x0800a92d
 800a8c8:	0800a8a9 	.word	0x0800a8a9
 800a8cc:	0800a8a9 	.word	0x0800a8a9
 800a8d0:	0800a8a9 	.word	0x0800a8a9
 800a8d4:	0800a8a9 	.word	0x0800a8a9
 800a8d8:	0800a92d 	.word	0x0800a92d
 800a8dc:	0800a8a9 	.word	0x0800a8a9
 800a8e0:	0800a8a9 	.word	0x0800a8a9
 800a8e4:	0800a8a9 	.word	0x0800a8a9
 800a8e8:	0800a8a9 	.word	0x0800a8a9
 800a8ec:	0800aa2b 	.word	0x0800aa2b
 800a8f0:	0800a957 	.word	0x0800a957
 800a8f4:	0800a9e5 	.word	0x0800a9e5
 800a8f8:	0800a8a9 	.word	0x0800a8a9
 800a8fc:	0800a8a9 	.word	0x0800a8a9
 800a900:	0800aa4d 	.word	0x0800aa4d
 800a904:	0800a8a9 	.word	0x0800a8a9
 800a908:	0800a957 	.word	0x0800a957
 800a90c:	0800a8a9 	.word	0x0800a8a9
 800a910:	0800a8a9 	.word	0x0800a8a9
 800a914:	0800a9ed 	.word	0x0800a9ed
 800a918:	6833      	ldr	r3, [r6, #0]
 800a91a:	1d1a      	adds	r2, r3, #4
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	6032      	str	r2, [r6, #0]
 800a920:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a924:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a928:	2301      	movs	r3, #1
 800a92a:	e09c      	b.n	800aa66 <_printf_i+0x1e6>
 800a92c:	6833      	ldr	r3, [r6, #0]
 800a92e:	6820      	ldr	r0, [r4, #0]
 800a930:	1d19      	adds	r1, r3, #4
 800a932:	6031      	str	r1, [r6, #0]
 800a934:	0606      	lsls	r6, r0, #24
 800a936:	d501      	bpl.n	800a93c <_printf_i+0xbc>
 800a938:	681d      	ldr	r5, [r3, #0]
 800a93a:	e003      	b.n	800a944 <_printf_i+0xc4>
 800a93c:	0645      	lsls	r5, r0, #25
 800a93e:	d5fb      	bpl.n	800a938 <_printf_i+0xb8>
 800a940:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a944:	2d00      	cmp	r5, #0
 800a946:	da03      	bge.n	800a950 <_printf_i+0xd0>
 800a948:	232d      	movs	r3, #45	@ 0x2d
 800a94a:	426d      	negs	r5, r5
 800a94c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a950:	4858      	ldr	r0, [pc, #352]	@ (800aab4 <_printf_i+0x234>)
 800a952:	230a      	movs	r3, #10
 800a954:	e011      	b.n	800a97a <_printf_i+0xfa>
 800a956:	6821      	ldr	r1, [r4, #0]
 800a958:	6833      	ldr	r3, [r6, #0]
 800a95a:	0608      	lsls	r0, r1, #24
 800a95c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a960:	d402      	bmi.n	800a968 <_printf_i+0xe8>
 800a962:	0649      	lsls	r1, r1, #25
 800a964:	bf48      	it	mi
 800a966:	b2ad      	uxthmi	r5, r5
 800a968:	2f6f      	cmp	r7, #111	@ 0x6f
 800a96a:	4852      	ldr	r0, [pc, #328]	@ (800aab4 <_printf_i+0x234>)
 800a96c:	6033      	str	r3, [r6, #0]
 800a96e:	bf14      	ite	ne
 800a970:	230a      	movne	r3, #10
 800a972:	2308      	moveq	r3, #8
 800a974:	2100      	movs	r1, #0
 800a976:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a97a:	6866      	ldr	r6, [r4, #4]
 800a97c:	60a6      	str	r6, [r4, #8]
 800a97e:	2e00      	cmp	r6, #0
 800a980:	db05      	blt.n	800a98e <_printf_i+0x10e>
 800a982:	6821      	ldr	r1, [r4, #0]
 800a984:	432e      	orrs	r6, r5
 800a986:	f021 0104 	bic.w	r1, r1, #4
 800a98a:	6021      	str	r1, [r4, #0]
 800a98c:	d04b      	beq.n	800aa26 <_printf_i+0x1a6>
 800a98e:	4616      	mov	r6, r2
 800a990:	fbb5 f1f3 	udiv	r1, r5, r3
 800a994:	fb03 5711 	mls	r7, r3, r1, r5
 800a998:	5dc7      	ldrb	r7, [r0, r7]
 800a99a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a99e:	462f      	mov	r7, r5
 800a9a0:	42bb      	cmp	r3, r7
 800a9a2:	460d      	mov	r5, r1
 800a9a4:	d9f4      	bls.n	800a990 <_printf_i+0x110>
 800a9a6:	2b08      	cmp	r3, #8
 800a9a8:	d10b      	bne.n	800a9c2 <_printf_i+0x142>
 800a9aa:	6823      	ldr	r3, [r4, #0]
 800a9ac:	07df      	lsls	r7, r3, #31
 800a9ae:	d508      	bpl.n	800a9c2 <_printf_i+0x142>
 800a9b0:	6923      	ldr	r3, [r4, #16]
 800a9b2:	6861      	ldr	r1, [r4, #4]
 800a9b4:	4299      	cmp	r1, r3
 800a9b6:	bfde      	ittt	le
 800a9b8:	2330      	movle	r3, #48	@ 0x30
 800a9ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a9be:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a9c2:	1b92      	subs	r2, r2, r6
 800a9c4:	6122      	str	r2, [r4, #16]
 800a9c6:	f8cd a000 	str.w	sl, [sp]
 800a9ca:	464b      	mov	r3, r9
 800a9cc:	aa03      	add	r2, sp, #12
 800a9ce:	4621      	mov	r1, r4
 800a9d0:	4640      	mov	r0, r8
 800a9d2:	f7ff fee7 	bl	800a7a4 <_printf_common>
 800a9d6:	3001      	adds	r0, #1
 800a9d8:	d14a      	bne.n	800aa70 <_printf_i+0x1f0>
 800a9da:	f04f 30ff 	mov.w	r0, #4294967295
 800a9de:	b004      	add	sp, #16
 800a9e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9e4:	6823      	ldr	r3, [r4, #0]
 800a9e6:	f043 0320 	orr.w	r3, r3, #32
 800a9ea:	6023      	str	r3, [r4, #0]
 800a9ec:	4832      	ldr	r0, [pc, #200]	@ (800aab8 <_printf_i+0x238>)
 800a9ee:	2778      	movs	r7, #120	@ 0x78
 800a9f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a9f4:	6823      	ldr	r3, [r4, #0]
 800a9f6:	6831      	ldr	r1, [r6, #0]
 800a9f8:	061f      	lsls	r7, r3, #24
 800a9fa:	f851 5b04 	ldr.w	r5, [r1], #4
 800a9fe:	d402      	bmi.n	800aa06 <_printf_i+0x186>
 800aa00:	065f      	lsls	r7, r3, #25
 800aa02:	bf48      	it	mi
 800aa04:	b2ad      	uxthmi	r5, r5
 800aa06:	6031      	str	r1, [r6, #0]
 800aa08:	07d9      	lsls	r1, r3, #31
 800aa0a:	bf44      	itt	mi
 800aa0c:	f043 0320 	orrmi.w	r3, r3, #32
 800aa10:	6023      	strmi	r3, [r4, #0]
 800aa12:	b11d      	cbz	r5, 800aa1c <_printf_i+0x19c>
 800aa14:	2310      	movs	r3, #16
 800aa16:	e7ad      	b.n	800a974 <_printf_i+0xf4>
 800aa18:	4826      	ldr	r0, [pc, #152]	@ (800aab4 <_printf_i+0x234>)
 800aa1a:	e7e9      	b.n	800a9f0 <_printf_i+0x170>
 800aa1c:	6823      	ldr	r3, [r4, #0]
 800aa1e:	f023 0320 	bic.w	r3, r3, #32
 800aa22:	6023      	str	r3, [r4, #0]
 800aa24:	e7f6      	b.n	800aa14 <_printf_i+0x194>
 800aa26:	4616      	mov	r6, r2
 800aa28:	e7bd      	b.n	800a9a6 <_printf_i+0x126>
 800aa2a:	6833      	ldr	r3, [r6, #0]
 800aa2c:	6825      	ldr	r5, [r4, #0]
 800aa2e:	6961      	ldr	r1, [r4, #20]
 800aa30:	1d18      	adds	r0, r3, #4
 800aa32:	6030      	str	r0, [r6, #0]
 800aa34:	062e      	lsls	r6, r5, #24
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	d501      	bpl.n	800aa3e <_printf_i+0x1be>
 800aa3a:	6019      	str	r1, [r3, #0]
 800aa3c:	e002      	b.n	800aa44 <_printf_i+0x1c4>
 800aa3e:	0668      	lsls	r0, r5, #25
 800aa40:	d5fb      	bpl.n	800aa3a <_printf_i+0x1ba>
 800aa42:	8019      	strh	r1, [r3, #0]
 800aa44:	2300      	movs	r3, #0
 800aa46:	6123      	str	r3, [r4, #16]
 800aa48:	4616      	mov	r6, r2
 800aa4a:	e7bc      	b.n	800a9c6 <_printf_i+0x146>
 800aa4c:	6833      	ldr	r3, [r6, #0]
 800aa4e:	1d1a      	adds	r2, r3, #4
 800aa50:	6032      	str	r2, [r6, #0]
 800aa52:	681e      	ldr	r6, [r3, #0]
 800aa54:	6862      	ldr	r2, [r4, #4]
 800aa56:	2100      	movs	r1, #0
 800aa58:	4630      	mov	r0, r6
 800aa5a:	f7f5 fbe1 	bl	8000220 <memchr>
 800aa5e:	b108      	cbz	r0, 800aa64 <_printf_i+0x1e4>
 800aa60:	1b80      	subs	r0, r0, r6
 800aa62:	6060      	str	r0, [r4, #4]
 800aa64:	6863      	ldr	r3, [r4, #4]
 800aa66:	6123      	str	r3, [r4, #16]
 800aa68:	2300      	movs	r3, #0
 800aa6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa6e:	e7aa      	b.n	800a9c6 <_printf_i+0x146>
 800aa70:	6923      	ldr	r3, [r4, #16]
 800aa72:	4632      	mov	r2, r6
 800aa74:	4649      	mov	r1, r9
 800aa76:	4640      	mov	r0, r8
 800aa78:	47d0      	blx	sl
 800aa7a:	3001      	adds	r0, #1
 800aa7c:	d0ad      	beq.n	800a9da <_printf_i+0x15a>
 800aa7e:	6823      	ldr	r3, [r4, #0]
 800aa80:	079b      	lsls	r3, r3, #30
 800aa82:	d413      	bmi.n	800aaac <_printf_i+0x22c>
 800aa84:	68e0      	ldr	r0, [r4, #12]
 800aa86:	9b03      	ldr	r3, [sp, #12]
 800aa88:	4298      	cmp	r0, r3
 800aa8a:	bfb8      	it	lt
 800aa8c:	4618      	movlt	r0, r3
 800aa8e:	e7a6      	b.n	800a9de <_printf_i+0x15e>
 800aa90:	2301      	movs	r3, #1
 800aa92:	4632      	mov	r2, r6
 800aa94:	4649      	mov	r1, r9
 800aa96:	4640      	mov	r0, r8
 800aa98:	47d0      	blx	sl
 800aa9a:	3001      	adds	r0, #1
 800aa9c:	d09d      	beq.n	800a9da <_printf_i+0x15a>
 800aa9e:	3501      	adds	r5, #1
 800aaa0:	68e3      	ldr	r3, [r4, #12]
 800aaa2:	9903      	ldr	r1, [sp, #12]
 800aaa4:	1a5b      	subs	r3, r3, r1
 800aaa6:	42ab      	cmp	r3, r5
 800aaa8:	dcf2      	bgt.n	800aa90 <_printf_i+0x210>
 800aaaa:	e7eb      	b.n	800aa84 <_printf_i+0x204>
 800aaac:	2500      	movs	r5, #0
 800aaae:	f104 0619 	add.w	r6, r4, #25
 800aab2:	e7f5      	b.n	800aaa0 <_printf_i+0x220>
 800aab4:	0801018a 	.word	0x0801018a
 800aab8:	0801019b 	.word	0x0801019b

0800aabc <_scanf_float>:
 800aabc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aac0:	b087      	sub	sp, #28
 800aac2:	4691      	mov	r9, r2
 800aac4:	9303      	str	r3, [sp, #12]
 800aac6:	688b      	ldr	r3, [r1, #8]
 800aac8:	1e5a      	subs	r2, r3, #1
 800aaca:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800aace:	bf81      	itttt	hi
 800aad0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800aad4:	eb03 0b05 	addhi.w	fp, r3, r5
 800aad8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800aadc:	608b      	strhi	r3, [r1, #8]
 800aade:	680b      	ldr	r3, [r1, #0]
 800aae0:	460a      	mov	r2, r1
 800aae2:	f04f 0500 	mov.w	r5, #0
 800aae6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800aaea:	f842 3b1c 	str.w	r3, [r2], #28
 800aaee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800aaf2:	4680      	mov	r8, r0
 800aaf4:	460c      	mov	r4, r1
 800aaf6:	bf98      	it	ls
 800aaf8:	f04f 0b00 	movls.w	fp, #0
 800aafc:	9201      	str	r2, [sp, #4]
 800aafe:	4616      	mov	r6, r2
 800ab00:	46aa      	mov	sl, r5
 800ab02:	462f      	mov	r7, r5
 800ab04:	9502      	str	r5, [sp, #8]
 800ab06:	68a2      	ldr	r2, [r4, #8]
 800ab08:	b15a      	cbz	r2, 800ab22 <_scanf_float+0x66>
 800ab0a:	f8d9 3000 	ldr.w	r3, [r9]
 800ab0e:	781b      	ldrb	r3, [r3, #0]
 800ab10:	2b4e      	cmp	r3, #78	@ 0x4e
 800ab12:	d863      	bhi.n	800abdc <_scanf_float+0x120>
 800ab14:	2b40      	cmp	r3, #64	@ 0x40
 800ab16:	d83b      	bhi.n	800ab90 <_scanf_float+0xd4>
 800ab18:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ab1c:	b2c8      	uxtb	r0, r1
 800ab1e:	280e      	cmp	r0, #14
 800ab20:	d939      	bls.n	800ab96 <_scanf_float+0xda>
 800ab22:	b11f      	cbz	r7, 800ab2c <_scanf_float+0x70>
 800ab24:	6823      	ldr	r3, [r4, #0]
 800ab26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab2a:	6023      	str	r3, [r4, #0]
 800ab2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab30:	f1ba 0f01 	cmp.w	sl, #1
 800ab34:	f200 8114 	bhi.w	800ad60 <_scanf_float+0x2a4>
 800ab38:	9b01      	ldr	r3, [sp, #4]
 800ab3a:	429e      	cmp	r6, r3
 800ab3c:	f200 8105 	bhi.w	800ad4a <_scanf_float+0x28e>
 800ab40:	2001      	movs	r0, #1
 800ab42:	b007      	add	sp, #28
 800ab44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab48:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ab4c:	2a0d      	cmp	r2, #13
 800ab4e:	d8e8      	bhi.n	800ab22 <_scanf_float+0x66>
 800ab50:	a101      	add	r1, pc, #4	@ (adr r1, 800ab58 <_scanf_float+0x9c>)
 800ab52:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ab56:	bf00      	nop
 800ab58:	0800aca1 	.word	0x0800aca1
 800ab5c:	0800ab23 	.word	0x0800ab23
 800ab60:	0800ab23 	.word	0x0800ab23
 800ab64:	0800ab23 	.word	0x0800ab23
 800ab68:	0800acfd 	.word	0x0800acfd
 800ab6c:	0800acd7 	.word	0x0800acd7
 800ab70:	0800ab23 	.word	0x0800ab23
 800ab74:	0800ab23 	.word	0x0800ab23
 800ab78:	0800acaf 	.word	0x0800acaf
 800ab7c:	0800ab23 	.word	0x0800ab23
 800ab80:	0800ab23 	.word	0x0800ab23
 800ab84:	0800ab23 	.word	0x0800ab23
 800ab88:	0800ab23 	.word	0x0800ab23
 800ab8c:	0800ac6b 	.word	0x0800ac6b
 800ab90:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ab94:	e7da      	b.n	800ab4c <_scanf_float+0x90>
 800ab96:	290e      	cmp	r1, #14
 800ab98:	d8c3      	bhi.n	800ab22 <_scanf_float+0x66>
 800ab9a:	a001      	add	r0, pc, #4	@ (adr r0, 800aba0 <_scanf_float+0xe4>)
 800ab9c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aba0:	0800ac5b 	.word	0x0800ac5b
 800aba4:	0800ab23 	.word	0x0800ab23
 800aba8:	0800ac5b 	.word	0x0800ac5b
 800abac:	0800aceb 	.word	0x0800aceb
 800abb0:	0800ab23 	.word	0x0800ab23
 800abb4:	0800abfd 	.word	0x0800abfd
 800abb8:	0800ac41 	.word	0x0800ac41
 800abbc:	0800ac41 	.word	0x0800ac41
 800abc0:	0800ac41 	.word	0x0800ac41
 800abc4:	0800ac41 	.word	0x0800ac41
 800abc8:	0800ac41 	.word	0x0800ac41
 800abcc:	0800ac41 	.word	0x0800ac41
 800abd0:	0800ac41 	.word	0x0800ac41
 800abd4:	0800ac41 	.word	0x0800ac41
 800abd8:	0800ac41 	.word	0x0800ac41
 800abdc:	2b6e      	cmp	r3, #110	@ 0x6e
 800abde:	d809      	bhi.n	800abf4 <_scanf_float+0x138>
 800abe0:	2b60      	cmp	r3, #96	@ 0x60
 800abe2:	d8b1      	bhi.n	800ab48 <_scanf_float+0x8c>
 800abe4:	2b54      	cmp	r3, #84	@ 0x54
 800abe6:	d07b      	beq.n	800ace0 <_scanf_float+0x224>
 800abe8:	2b59      	cmp	r3, #89	@ 0x59
 800abea:	d19a      	bne.n	800ab22 <_scanf_float+0x66>
 800abec:	2d07      	cmp	r5, #7
 800abee:	d198      	bne.n	800ab22 <_scanf_float+0x66>
 800abf0:	2508      	movs	r5, #8
 800abf2:	e02f      	b.n	800ac54 <_scanf_float+0x198>
 800abf4:	2b74      	cmp	r3, #116	@ 0x74
 800abf6:	d073      	beq.n	800ace0 <_scanf_float+0x224>
 800abf8:	2b79      	cmp	r3, #121	@ 0x79
 800abfa:	e7f6      	b.n	800abea <_scanf_float+0x12e>
 800abfc:	6821      	ldr	r1, [r4, #0]
 800abfe:	05c8      	lsls	r0, r1, #23
 800ac00:	d51e      	bpl.n	800ac40 <_scanf_float+0x184>
 800ac02:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ac06:	6021      	str	r1, [r4, #0]
 800ac08:	3701      	adds	r7, #1
 800ac0a:	f1bb 0f00 	cmp.w	fp, #0
 800ac0e:	d003      	beq.n	800ac18 <_scanf_float+0x15c>
 800ac10:	3201      	adds	r2, #1
 800ac12:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ac16:	60a2      	str	r2, [r4, #8]
 800ac18:	68a3      	ldr	r3, [r4, #8]
 800ac1a:	3b01      	subs	r3, #1
 800ac1c:	60a3      	str	r3, [r4, #8]
 800ac1e:	6923      	ldr	r3, [r4, #16]
 800ac20:	3301      	adds	r3, #1
 800ac22:	6123      	str	r3, [r4, #16]
 800ac24:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ac28:	3b01      	subs	r3, #1
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	f8c9 3004 	str.w	r3, [r9, #4]
 800ac30:	f340 8082 	ble.w	800ad38 <_scanf_float+0x27c>
 800ac34:	f8d9 3000 	ldr.w	r3, [r9]
 800ac38:	3301      	adds	r3, #1
 800ac3a:	f8c9 3000 	str.w	r3, [r9]
 800ac3e:	e762      	b.n	800ab06 <_scanf_float+0x4a>
 800ac40:	eb1a 0105 	adds.w	r1, sl, r5
 800ac44:	f47f af6d 	bne.w	800ab22 <_scanf_float+0x66>
 800ac48:	6822      	ldr	r2, [r4, #0]
 800ac4a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ac4e:	6022      	str	r2, [r4, #0]
 800ac50:	460d      	mov	r5, r1
 800ac52:	468a      	mov	sl, r1
 800ac54:	f806 3b01 	strb.w	r3, [r6], #1
 800ac58:	e7de      	b.n	800ac18 <_scanf_float+0x15c>
 800ac5a:	6822      	ldr	r2, [r4, #0]
 800ac5c:	0610      	lsls	r0, r2, #24
 800ac5e:	f57f af60 	bpl.w	800ab22 <_scanf_float+0x66>
 800ac62:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ac66:	6022      	str	r2, [r4, #0]
 800ac68:	e7f4      	b.n	800ac54 <_scanf_float+0x198>
 800ac6a:	f1ba 0f00 	cmp.w	sl, #0
 800ac6e:	d10c      	bne.n	800ac8a <_scanf_float+0x1ce>
 800ac70:	b977      	cbnz	r7, 800ac90 <_scanf_float+0x1d4>
 800ac72:	6822      	ldr	r2, [r4, #0]
 800ac74:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ac78:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ac7c:	d108      	bne.n	800ac90 <_scanf_float+0x1d4>
 800ac7e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ac82:	6022      	str	r2, [r4, #0]
 800ac84:	f04f 0a01 	mov.w	sl, #1
 800ac88:	e7e4      	b.n	800ac54 <_scanf_float+0x198>
 800ac8a:	f1ba 0f02 	cmp.w	sl, #2
 800ac8e:	d050      	beq.n	800ad32 <_scanf_float+0x276>
 800ac90:	2d01      	cmp	r5, #1
 800ac92:	d002      	beq.n	800ac9a <_scanf_float+0x1de>
 800ac94:	2d04      	cmp	r5, #4
 800ac96:	f47f af44 	bne.w	800ab22 <_scanf_float+0x66>
 800ac9a:	3501      	adds	r5, #1
 800ac9c:	b2ed      	uxtb	r5, r5
 800ac9e:	e7d9      	b.n	800ac54 <_scanf_float+0x198>
 800aca0:	f1ba 0f01 	cmp.w	sl, #1
 800aca4:	f47f af3d 	bne.w	800ab22 <_scanf_float+0x66>
 800aca8:	f04f 0a02 	mov.w	sl, #2
 800acac:	e7d2      	b.n	800ac54 <_scanf_float+0x198>
 800acae:	b975      	cbnz	r5, 800acce <_scanf_float+0x212>
 800acb0:	2f00      	cmp	r7, #0
 800acb2:	f47f af37 	bne.w	800ab24 <_scanf_float+0x68>
 800acb6:	6822      	ldr	r2, [r4, #0]
 800acb8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800acbc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800acc0:	f040 8103 	bne.w	800aeca <_scanf_float+0x40e>
 800acc4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800acc8:	6022      	str	r2, [r4, #0]
 800acca:	2501      	movs	r5, #1
 800accc:	e7c2      	b.n	800ac54 <_scanf_float+0x198>
 800acce:	2d03      	cmp	r5, #3
 800acd0:	d0e3      	beq.n	800ac9a <_scanf_float+0x1de>
 800acd2:	2d05      	cmp	r5, #5
 800acd4:	e7df      	b.n	800ac96 <_scanf_float+0x1da>
 800acd6:	2d02      	cmp	r5, #2
 800acd8:	f47f af23 	bne.w	800ab22 <_scanf_float+0x66>
 800acdc:	2503      	movs	r5, #3
 800acde:	e7b9      	b.n	800ac54 <_scanf_float+0x198>
 800ace0:	2d06      	cmp	r5, #6
 800ace2:	f47f af1e 	bne.w	800ab22 <_scanf_float+0x66>
 800ace6:	2507      	movs	r5, #7
 800ace8:	e7b4      	b.n	800ac54 <_scanf_float+0x198>
 800acea:	6822      	ldr	r2, [r4, #0]
 800acec:	0591      	lsls	r1, r2, #22
 800acee:	f57f af18 	bpl.w	800ab22 <_scanf_float+0x66>
 800acf2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800acf6:	6022      	str	r2, [r4, #0]
 800acf8:	9702      	str	r7, [sp, #8]
 800acfa:	e7ab      	b.n	800ac54 <_scanf_float+0x198>
 800acfc:	6822      	ldr	r2, [r4, #0]
 800acfe:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ad02:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ad06:	d005      	beq.n	800ad14 <_scanf_float+0x258>
 800ad08:	0550      	lsls	r0, r2, #21
 800ad0a:	f57f af0a 	bpl.w	800ab22 <_scanf_float+0x66>
 800ad0e:	2f00      	cmp	r7, #0
 800ad10:	f000 80db 	beq.w	800aeca <_scanf_float+0x40e>
 800ad14:	0591      	lsls	r1, r2, #22
 800ad16:	bf58      	it	pl
 800ad18:	9902      	ldrpl	r1, [sp, #8]
 800ad1a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ad1e:	bf58      	it	pl
 800ad20:	1a79      	subpl	r1, r7, r1
 800ad22:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ad26:	bf58      	it	pl
 800ad28:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ad2c:	6022      	str	r2, [r4, #0]
 800ad2e:	2700      	movs	r7, #0
 800ad30:	e790      	b.n	800ac54 <_scanf_float+0x198>
 800ad32:	f04f 0a03 	mov.w	sl, #3
 800ad36:	e78d      	b.n	800ac54 <_scanf_float+0x198>
 800ad38:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ad3c:	4649      	mov	r1, r9
 800ad3e:	4640      	mov	r0, r8
 800ad40:	4798      	blx	r3
 800ad42:	2800      	cmp	r0, #0
 800ad44:	f43f aedf 	beq.w	800ab06 <_scanf_float+0x4a>
 800ad48:	e6eb      	b.n	800ab22 <_scanf_float+0x66>
 800ad4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad52:	464a      	mov	r2, r9
 800ad54:	4640      	mov	r0, r8
 800ad56:	4798      	blx	r3
 800ad58:	6923      	ldr	r3, [r4, #16]
 800ad5a:	3b01      	subs	r3, #1
 800ad5c:	6123      	str	r3, [r4, #16]
 800ad5e:	e6eb      	b.n	800ab38 <_scanf_float+0x7c>
 800ad60:	1e6b      	subs	r3, r5, #1
 800ad62:	2b06      	cmp	r3, #6
 800ad64:	d824      	bhi.n	800adb0 <_scanf_float+0x2f4>
 800ad66:	2d02      	cmp	r5, #2
 800ad68:	d836      	bhi.n	800add8 <_scanf_float+0x31c>
 800ad6a:	9b01      	ldr	r3, [sp, #4]
 800ad6c:	429e      	cmp	r6, r3
 800ad6e:	f67f aee7 	bls.w	800ab40 <_scanf_float+0x84>
 800ad72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad7a:	464a      	mov	r2, r9
 800ad7c:	4640      	mov	r0, r8
 800ad7e:	4798      	blx	r3
 800ad80:	6923      	ldr	r3, [r4, #16]
 800ad82:	3b01      	subs	r3, #1
 800ad84:	6123      	str	r3, [r4, #16]
 800ad86:	e7f0      	b.n	800ad6a <_scanf_float+0x2ae>
 800ad88:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad8c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ad90:	464a      	mov	r2, r9
 800ad92:	4640      	mov	r0, r8
 800ad94:	4798      	blx	r3
 800ad96:	6923      	ldr	r3, [r4, #16]
 800ad98:	3b01      	subs	r3, #1
 800ad9a:	6123      	str	r3, [r4, #16]
 800ad9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ada0:	fa5f fa8a 	uxtb.w	sl, sl
 800ada4:	f1ba 0f02 	cmp.w	sl, #2
 800ada8:	d1ee      	bne.n	800ad88 <_scanf_float+0x2cc>
 800adaa:	3d03      	subs	r5, #3
 800adac:	b2ed      	uxtb	r5, r5
 800adae:	1b76      	subs	r6, r6, r5
 800adb0:	6823      	ldr	r3, [r4, #0]
 800adb2:	05da      	lsls	r2, r3, #23
 800adb4:	d530      	bpl.n	800ae18 <_scanf_float+0x35c>
 800adb6:	055b      	lsls	r3, r3, #21
 800adb8:	d511      	bpl.n	800adde <_scanf_float+0x322>
 800adba:	9b01      	ldr	r3, [sp, #4]
 800adbc:	429e      	cmp	r6, r3
 800adbe:	f67f aebf 	bls.w	800ab40 <_scanf_float+0x84>
 800adc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800adc6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800adca:	464a      	mov	r2, r9
 800adcc:	4640      	mov	r0, r8
 800adce:	4798      	blx	r3
 800add0:	6923      	ldr	r3, [r4, #16]
 800add2:	3b01      	subs	r3, #1
 800add4:	6123      	str	r3, [r4, #16]
 800add6:	e7f0      	b.n	800adba <_scanf_float+0x2fe>
 800add8:	46aa      	mov	sl, r5
 800adda:	46b3      	mov	fp, r6
 800addc:	e7de      	b.n	800ad9c <_scanf_float+0x2e0>
 800adde:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ade2:	6923      	ldr	r3, [r4, #16]
 800ade4:	2965      	cmp	r1, #101	@ 0x65
 800ade6:	f103 33ff 	add.w	r3, r3, #4294967295
 800adea:	f106 35ff 	add.w	r5, r6, #4294967295
 800adee:	6123      	str	r3, [r4, #16]
 800adf0:	d00c      	beq.n	800ae0c <_scanf_float+0x350>
 800adf2:	2945      	cmp	r1, #69	@ 0x45
 800adf4:	d00a      	beq.n	800ae0c <_scanf_float+0x350>
 800adf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800adfa:	464a      	mov	r2, r9
 800adfc:	4640      	mov	r0, r8
 800adfe:	4798      	blx	r3
 800ae00:	6923      	ldr	r3, [r4, #16]
 800ae02:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ae06:	3b01      	subs	r3, #1
 800ae08:	1eb5      	subs	r5, r6, #2
 800ae0a:	6123      	str	r3, [r4, #16]
 800ae0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae10:	464a      	mov	r2, r9
 800ae12:	4640      	mov	r0, r8
 800ae14:	4798      	blx	r3
 800ae16:	462e      	mov	r6, r5
 800ae18:	6822      	ldr	r2, [r4, #0]
 800ae1a:	f012 0210 	ands.w	r2, r2, #16
 800ae1e:	d001      	beq.n	800ae24 <_scanf_float+0x368>
 800ae20:	2000      	movs	r0, #0
 800ae22:	e68e      	b.n	800ab42 <_scanf_float+0x86>
 800ae24:	7032      	strb	r2, [r6, #0]
 800ae26:	6823      	ldr	r3, [r4, #0]
 800ae28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ae2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae30:	d125      	bne.n	800ae7e <_scanf_float+0x3c2>
 800ae32:	9b02      	ldr	r3, [sp, #8]
 800ae34:	429f      	cmp	r7, r3
 800ae36:	d00a      	beq.n	800ae4e <_scanf_float+0x392>
 800ae38:	1bda      	subs	r2, r3, r7
 800ae3a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ae3e:	429e      	cmp	r6, r3
 800ae40:	bf28      	it	cs
 800ae42:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ae46:	4922      	ldr	r1, [pc, #136]	@ (800aed0 <_scanf_float+0x414>)
 800ae48:	4630      	mov	r0, r6
 800ae4a:	f000 f907 	bl	800b05c <siprintf>
 800ae4e:	9901      	ldr	r1, [sp, #4]
 800ae50:	2200      	movs	r2, #0
 800ae52:	4640      	mov	r0, r8
 800ae54:	f002 fbf4 	bl	800d640 <_strtod_r>
 800ae58:	9b03      	ldr	r3, [sp, #12]
 800ae5a:	6821      	ldr	r1, [r4, #0]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f011 0f02 	tst.w	r1, #2
 800ae62:	ec57 6b10 	vmov	r6, r7, d0
 800ae66:	f103 0204 	add.w	r2, r3, #4
 800ae6a:	d015      	beq.n	800ae98 <_scanf_float+0x3dc>
 800ae6c:	9903      	ldr	r1, [sp, #12]
 800ae6e:	600a      	str	r2, [r1, #0]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	e9c3 6700 	strd	r6, r7, [r3]
 800ae76:	68e3      	ldr	r3, [r4, #12]
 800ae78:	3301      	adds	r3, #1
 800ae7a:	60e3      	str	r3, [r4, #12]
 800ae7c:	e7d0      	b.n	800ae20 <_scanf_float+0x364>
 800ae7e:	9b04      	ldr	r3, [sp, #16]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d0e4      	beq.n	800ae4e <_scanf_float+0x392>
 800ae84:	9905      	ldr	r1, [sp, #20]
 800ae86:	230a      	movs	r3, #10
 800ae88:	3101      	adds	r1, #1
 800ae8a:	4640      	mov	r0, r8
 800ae8c:	f002 fc58 	bl	800d740 <_strtol_r>
 800ae90:	9b04      	ldr	r3, [sp, #16]
 800ae92:	9e05      	ldr	r6, [sp, #20]
 800ae94:	1ac2      	subs	r2, r0, r3
 800ae96:	e7d0      	b.n	800ae3a <_scanf_float+0x37e>
 800ae98:	f011 0f04 	tst.w	r1, #4
 800ae9c:	9903      	ldr	r1, [sp, #12]
 800ae9e:	600a      	str	r2, [r1, #0]
 800aea0:	d1e6      	bne.n	800ae70 <_scanf_float+0x3b4>
 800aea2:	681d      	ldr	r5, [r3, #0]
 800aea4:	4632      	mov	r2, r6
 800aea6:	463b      	mov	r3, r7
 800aea8:	4630      	mov	r0, r6
 800aeaa:	4639      	mov	r1, r7
 800aeac:	f7f5 fe66 	bl	8000b7c <__aeabi_dcmpun>
 800aeb0:	b128      	cbz	r0, 800aebe <_scanf_float+0x402>
 800aeb2:	4808      	ldr	r0, [pc, #32]	@ (800aed4 <_scanf_float+0x418>)
 800aeb4:	f000 f9b8 	bl	800b228 <nanf>
 800aeb8:	ed85 0a00 	vstr	s0, [r5]
 800aebc:	e7db      	b.n	800ae76 <_scanf_float+0x3ba>
 800aebe:	4630      	mov	r0, r6
 800aec0:	4639      	mov	r1, r7
 800aec2:	f7f5 feb9 	bl	8000c38 <__aeabi_d2f>
 800aec6:	6028      	str	r0, [r5, #0]
 800aec8:	e7d5      	b.n	800ae76 <_scanf_float+0x3ba>
 800aeca:	2700      	movs	r7, #0
 800aecc:	e62e      	b.n	800ab2c <_scanf_float+0x70>
 800aece:	bf00      	nop
 800aed0:	080101ac 	.word	0x080101ac
 800aed4:	080102ed 	.word	0x080102ed

0800aed8 <std>:
 800aed8:	2300      	movs	r3, #0
 800aeda:	b510      	push	{r4, lr}
 800aedc:	4604      	mov	r4, r0
 800aede:	e9c0 3300 	strd	r3, r3, [r0]
 800aee2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aee6:	6083      	str	r3, [r0, #8]
 800aee8:	8181      	strh	r1, [r0, #12]
 800aeea:	6643      	str	r3, [r0, #100]	@ 0x64
 800aeec:	81c2      	strh	r2, [r0, #14]
 800aeee:	6183      	str	r3, [r0, #24]
 800aef0:	4619      	mov	r1, r3
 800aef2:	2208      	movs	r2, #8
 800aef4:	305c      	adds	r0, #92	@ 0x5c
 800aef6:	f000 f916 	bl	800b126 <memset>
 800aefa:	4b0d      	ldr	r3, [pc, #52]	@ (800af30 <std+0x58>)
 800aefc:	6263      	str	r3, [r4, #36]	@ 0x24
 800aefe:	4b0d      	ldr	r3, [pc, #52]	@ (800af34 <std+0x5c>)
 800af00:	62a3      	str	r3, [r4, #40]	@ 0x28
 800af02:	4b0d      	ldr	r3, [pc, #52]	@ (800af38 <std+0x60>)
 800af04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800af06:	4b0d      	ldr	r3, [pc, #52]	@ (800af3c <std+0x64>)
 800af08:	6323      	str	r3, [r4, #48]	@ 0x30
 800af0a:	4b0d      	ldr	r3, [pc, #52]	@ (800af40 <std+0x68>)
 800af0c:	6224      	str	r4, [r4, #32]
 800af0e:	429c      	cmp	r4, r3
 800af10:	d006      	beq.n	800af20 <std+0x48>
 800af12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800af16:	4294      	cmp	r4, r2
 800af18:	d002      	beq.n	800af20 <std+0x48>
 800af1a:	33d0      	adds	r3, #208	@ 0xd0
 800af1c:	429c      	cmp	r4, r3
 800af1e:	d105      	bne.n	800af2c <std+0x54>
 800af20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800af24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af28:	f000 b97a 	b.w	800b220 <__retarget_lock_init_recursive>
 800af2c:	bd10      	pop	{r4, pc}
 800af2e:	bf00      	nop
 800af30:	0800b0a1 	.word	0x0800b0a1
 800af34:	0800b0c3 	.word	0x0800b0c3
 800af38:	0800b0fb 	.word	0x0800b0fb
 800af3c:	0800b11f 	.word	0x0800b11f
 800af40:	20006818 	.word	0x20006818

0800af44 <stdio_exit_handler>:
 800af44:	4a02      	ldr	r2, [pc, #8]	@ (800af50 <stdio_exit_handler+0xc>)
 800af46:	4903      	ldr	r1, [pc, #12]	@ (800af54 <stdio_exit_handler+0x10>)
 800af48:	4803      	ldr	r0, [pc, #12]	@ (800af58 <stdio_exit_handler+0x14>)
 800af4a:	f000 b869 	b.w	800b020 <_fwalk_sglue>
 800af4e:	bf00      	nop
 800af50:	20000234 	.word	0x20000234
 800af54:	0800dafd 	.word	0x0800dafd
 800af58:	20000244 	.word	0x20000244

0800af5c <cleanup_stdio>:
 800af5c:	6841      	ldr	r1, [r0, #4]
 800af5e:	4b0c      	ldr	r3, [pc, #48]	@ (800af90 <cleanup_stdio+0x34>)
 800af60:	4299      	cmp	r1, r3
 800af62:	b510      	push	{r4, lr}
 800af64:	4604      	mov	r4, r0
 800af66:	d001      	beq.n	800af6c <cleanup_stdio+0x10>
 800af68:	f002 fdc8 	bl	800dafc <_fflush_r>
 800af6c:	68a1      	ldr	r1, [r4, #8]
 800af6e:	4b09      	ldr	r3, [pc, #36]	@ (800af94 <cleanup_stdio+0x38>)
 800af70:	4299      	cmp	r1, r3
 800af72:	d002      	beq.n	800af7a <cleanup_stdio+0x1e>
 800af74:	4620      	mov	r0, r4
 800af76:	f002 fdc1 	bl	800dafc <_fflush_r>
 800af7a:	68e1      	ldr	r1, [r4, #12]
 800af7c:	4b06      	ldr	r3, [pc, #24]	@ (800af98 <cleanup_stdio+0x3c>)
 800af7e:	4299      	cmp	r1, r3
 800af80:	d004      	beq.n	800af8c <cleanup_stdio+0x30>
 800af82:	4620      	mov	r0, r4
 800af84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af88:	f002 bdb8 	b.w	800dafc <_fflush_r>
 800af8c:	bd10      	pop	{r4, pc}
 800af8e:	bf00      	nop
 800af90:	20006818 	.word	0x20006818
 800af94:	20006880 	.word	0x20006880
 800af98:	200068e8 	.word	0x200068e8

0800af9c <global_stdio_init.part.0>:
 800af9c:	b510      	push	{r4, lr}
 800af9e:	4b0b      	ldr	r3, [pc, #44]	@ (800afcc <global_stdio_init.part.0+0x30>)
 800afa0:	4c0b      	ldr	r4, [pc, #44]	@ (800afd0 <global_stdio_init.part.0+0x34>)
 800afa2:	4a0c      	ldr	r2, [pc, #48]	@ (800afd4 <global_stdio_init.part.0+0x38>)
 800afa4:	601a      	str	r2, [r3, #0]
 800afa6:	4620      	mov	r0, r4
 800afa8:	2200      	movs	r2, #0
 800afaa:	2104      	movs	r1, #4
 800afac:	f7ff ff94 	bl	800aed8 <std>
 800afb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800afb4:	2201      	movs	r2, #1
 800afb6:	2109      	movs	r1, #9
 800afb8:	f7ff ff8e 	bl	800aed8 <std>
 800afbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800afc0:	2202      	movs	r2, #2
 800afc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afc6:	2112      	movs	r1, #18
 800afc8:	f7ff bf86 	b.w	800aed8 <std>
 800afcc:	20006950 	.word	0x20006950
 800afd0:	20006818 	.word	0x20006818
 800afd4:	0800af45 	.word	0x0800af45

0800afd8 <__sfp_lock_acquire>:
 800afd8:	4801      	ldr	r0, [pc, #4]	@ (800afe0 <__sfp_lock_acquire+0x8>)
 800afda:	f000 b922 	b.w	800b222 <__retarget_lock_acquire_recursive>
 800afde:	bf00      	nop
 800afe0:	20006959 	.word	0x20006959

0800afe4 <__sfp_lock_release>:
 800afe4:	4801      	ldr	r0, [pc, #4]	@ (800afec <__sfp_lock_release+0x8>)
 800afe6:	f000 b91d 	b.w	800b224 <__retarget_lock_release_recursive>
 800afea:	bf00      	nop
 800afec:	20006959 	.word	0x20006959

0800aff0 <__sinit>:
 800aff0:	b510      	push	{r4, lr}
 800aff2:	4604      	mov	r4, r0
 800aff4:	f7ff fff0 	bl	800afd8 <__sfp_lock_acquire>
 800aff8:	6a23      	ldr	r3, [r4, #32]
 800affa:	b11b      	cbz	r3, 800b004 <__sinit+0x14>
 800affc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b000:	f7ff bff0 	b.w	800afe4 <__sfp_lock_release>
 800b004:	4b04      	ldr	r3, [pc, #16]	@ (800b018 <__sinit+0x28>)
 800b006:	6223      	str	r3, [r4, #32]
 800b008:	4b04      	ldr	r3, [pc, #16]	@ (800b01c <__sinit+0x2c>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d1f5      	bne.n	800affc <__sinit+0xc>
 800b010:	f7ff ffc4 	bl	800af9c <global_stdio_init.part.0>
 800b014:	e7f2      	b.n	800affc <__sinit+0xc>
 800b016:	bf00      	nop
 800b018:	0800af5d 	.word	0x0800af5d
 800b01c:	20006950 	.word	0x20006950

0800b020 <_fwalk_sglue>:
 800b020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b024:	4607      	mov	r7, r0
 800b026:	4688      	mov	r8, r1
 800b028:	4614      	mov	r4, r2
 800b02a:	2600      	movs	r6, #0
 800b02c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b030:	f1b9 0901 	subs.w	r9, r9, #1
 800b034:	d505      	bpl.n	800b042 <_fwalk_sglue+0x22>
 800b036:	6824      	ldr	r4, [r4, #0]
 800b038:	2c00      	cmp	r4, #0
 800b03a:	d1f7      	bne.n	800b02c <_fwalk_sglue+0xc>
 800b03c:	4630      	mov	r0, r6
 800b03e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b042:	89ab      	ldrh	r3, [r5, #12]
 800b044:	2b01      	cmp	r3, #1
 800b046:	d907      	bls.n	800b058 <_fwalk_sglue+0x38>
 800b048:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b04c:	3301      	adds	r3, #1
 800b04e:	d003      	beq.n	800b058 <_fwalk_sglue+0x38>
 800b050:	4629      	mov	r1, r5
 800b052:	4638      	mov	r0, r7
 800b054:	47c0      	blx	r8
 800b056:	4306      	orrs	r6, r0
 800b058:	3568      	adds	r5, #104	@ 0x68
 800b05a:	e7e9      	b.n	800b030 <_fwalk_sglue+0x10>

0800b05c <siprintf>:
 800b05c:	b40e      	push	{r1, r2, r3}
 800b05e:	b510      	push	{r4, lr}
 800b060:	b09d      	sub	sp, #116	@ 0x74
 800b062:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b064:	9002      	str	r0, [sp, #8]
 800b066:	9006      	str	r0, [sp, #24]
 800b068:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b06c:	480a      	ldr	r0, [pc, #40]	@ (800b098 <siprintf+0x3c>)
 800b06e:	9107      	str	r1, [sp, #28]
 800b070:	9104      	str	r1, [sp, #16]
 800b072:	490a      	ldr	r1, [pc, #40]	@ (800b09c <siprintf+0x40>)
 800b074:	f853 2b04 	ldr.w	r2, [r3], #4
 800b078:	9105      	str	r1, [sp, #20]
 800b07a:	2400      	movs	r4, #0
 800b07c:	a902      	add	r1, sp, #8
 800b07e:	6800      	ldr	r0, [r0, #0]
 800b080:	9301      	str	r3, [sp, #4]
 800b082:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b084:	f002 fbba 	bl	800d7fc <_svfiprintf_r>
 800b088:	9b02      	ldr	r3, [sp, #8]
 800b08a:	701c      	strb	r4, [r3, #0]
 800b08c:	b01d      	add	sp, #116	@ 0x74
 800b08e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b092:	b003      	add	sp, #12
 800b094:	4770      	bx	lr
 800b096:	bf00      	nop
 800b098:	20000240 	.word	0x20000240
 800b09c:	ffff0208 	.word	0xffff0208

0800b0a0 <__sread>:
 800b0a0:	b510      	push	{r4, lr}
 800b0a2:	460c      	mov	r4, r1
 800b0a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0a8:	f000 f86c 	bl	800b184 <_read_r>
 800b0ac:	2800      	cmp	r0, #0
 800b0ae:	bfab      	itete	ge
 800b0b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b0b2:	89a3      	ldrhlt	r3, [r4, #12]
 800b0b4:	181b      	addge	r3, r3, r0
 800b0b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b0ba:	bfac      	ite	ge
 800b0bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b0be:	81a3      	strhlt	r3, [r4, #12]
 800b0c0:	bd10      	pop	{r4, pc}

0800b0c2 <__swrite>:
 800b0c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0c6:	461f      	mov	r7, r3
 800b0c8:	898b      	ldrh	r3, [r1, #12]
 800b0ca:	05db      	lsls	r3, r3, #23
 800b0cc:	4605      	mov	r5, r0
 800b0ce:	460c      	mov	r4, r1
 800b0d0:	4616      	mov	r6, r2
 800b0d2:	d505      	bpl.n	800b0e0 <__swrite+0x1e>
 800b0d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0d8:	2302      	movs	r3, #2
 800b0da:	2200      	movs	r2, #0
 800b0dc:	f000 f840 	bl	800b160 <_lseek_r>
 800b0e0:	89a3      	ldrh	r3, [r4, #12]
 800b0e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0ea:	81a3      	strh	r3, [r4, #12]
 800b0ec:	4632      	mov	r2, r6
 800b0ee:	463b      	mov	r3, r7
 800b0f0:	4628      	mov	r0, r5
 800b0f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0f6:	f000 b857 	b.w	800b1a8 <_write_r>

0800b0fa <__sseek>:
 800b0fa:	b510      	push	{r4, lr}
 800b0fc:	460c      	mov	r4, r1
 800b0fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b102:	f000 f82d 	bl	800b160 <_lseek_r>
 800b106:	1c43      	adds	r3, r0, #1
 800b108:	89a3      	ldrh	r3, [r4, #12]
 800b10a:	bf15      	itete	ne
 800b10c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b10e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b112:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b116:	81a3      	strheq	r3, [r4, #12]
 800b118:	bf18      	it	ne
 800b11a:	81a3      	strhne	r3, [r4, #12]
 800b11c:	bd10      	pop	{r4, pc}

0800b11e <__sclose>:
 800b11e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b122:	f000 b80d 	b.w	800b140 <_close_r>

0800b126 <memset>:
 800b126:	4402      	add	r2, r0
 800b128:	4603      	mov	r3, r0
 800b12a:	4293      	cmp	r3, r2
 800b12c:	d100      	bne.n	800b130 <memset+0xa>
 800b12e:	4770      	bx	lr
 800b130:	f803 1b01 	strb.w	r1, [r3], #1
 800b134:	e7f9      	b.n	800b12a <memset+0x4>
	...

0800b138 <_localeconv_r>:
 800b138:	4800      	ldr	r0, [pc, #0]	@ (800b13c <_localeconv_r+0x4>)
 800b13a:	4770      	bx	lr
 800b13c:	20000380 	.word	0x20000380

0800b140 <_close_r>:
 800b140:	b538      	push	{r3, r4, r5, lr}
 800b142:	4d06      	ldr	r5, [pc, #24]	@ (800b15c <_close_r+0x1c>)
 800b144:	2300      	movs	r3, #0
 800b146:	4604      	mov	r4, r0
 800b148:	4608      	mov	r0, r1
 800b14a:	602b      	str	r3, [r5, #0]
 800b14c:	f7f8 ffce 	bl	80040ec <_close>
 800b150:	1c43      	adds	r3, r0, #1
 800b152:	d102      	bne.n	800b15a <_close_r+0x1a>
 800b154:	682b      	ldr	r3, [r5, #0]
 800b156:	b103      	cbz	r3, 800b15a <_close_r+0x1a>
 800b158:	6023      	str	r3, [r4, #0]
 800b15a:	bd38      	pop	{r3, r4, r5, pc}
 800b15c:	20006954 	.word	0x20006954

0800b160 <_lseek_r>:
 800b160:	b538      	push	{r3, r4, r5, lr}
 800b162:	4d07      	ldr	r5, [pc, #28]	@ (800b180 <_lseek_r+0x20>)
 800b164:	4604      	mov	r4, r0
 800b166:	4608      	mov	r0, r1
 800b168:	4611      	mov	r1, r2
 800b16a:	2200      	movs	r2, #0
 800b16c:	602a      	str	r2, [r5, #0]
 800b16e:	461a      	mov	r2, r3
 800b170:	f7f8 ffe3 	bl	800413a <_lseek>
 800b174:	1c43      	adds	r3, r0, #1
 800b176:	d102      	bne.n	800b17e <_lseek_r+0x1e>
 800b178:	682b      	ldr	r3, [r5, #0]
 800b17a:	b103      	cbz	r3, 800b17e <_lseek_r+0x1e>
 800b17c:	6023      	str	r3, [r4, #0]
 800b17e:	bd38      	pop	{r3, r4, r5, pc}
 800b180:	20006954 	.word	0x20006954

0800b184 <_read_r>:
 800b184:	b538      	push	{r3, r4, r5, lr}
 800b186:	4d07      	ldr	r5, [pc, #28]	@ (800b1a4 <_read_r+0x20>)
 800b188:	4604      	mov	r4, r0
 800b18a:	4608      	mov	r0, r1
 800b18c:	4611      	mov	r1, r2
 800b18e:	2200      	movs	r2, #0
 800b190:	602a      	str	r2, [r5, #0]
 800b192:	461a      	mov	r2, r3
 800b194:	f7f8 ff71 	bl	800407a <_read>
 800b198:	1c43      	adds	r3, r0, #1
 800b19a:	d102      	bne.n	800b1a2 <_read_r+0x1e>
 800b19c:	682b      	ldr	r3, [r5, #0]
 800b19e:	b103      	cbz	r3, 800b1a2 <_read_r+0x1e>
 800b1a0:	6023      	str	r3, [r4, #0]
 800b1a2:	bd38      	pop	{r3, r4, r5, pc}
 800b1a4:	20006954 	.word	0x20006954

0800b1a8 <_write_r>:
 800b1a8:	b538      	push	{r3, r4, r5, lr}
 800b1aa:	4d07      	ldr	r5, [pc, #28]	@ (800b1c8 <_write_r+0x20>)
 800b1ac:	4604      	mov	r4, r0
 800b1ae:	4608      	mov	r0, r1
 800b1b0:	4611      	mov	r1, r2
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	602a      	str	r2, [r5, #0]
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	f7f8 ff7c 	bl	80040b4 <_write>
 800b1bc:	1c43      	adds	r3, r0, #1
 800b1be:	d102      	bne.n	800b1c6 <_write_r+0x1e>
 800b1c0:	682b      	ldr	r3, [r5, #0]
 800b1c2:	b103      	cbz	r3, 800b1c6 <_write_r+0x1e>
 800b1c4:	6023      	str	r3, [r4, #0]
 800b1c6:	bd38      	pop	{r3, r4, r5, pc}
 800b1c8:	20006954 	.word	0x20006954

0800b1cc <__errno>:
 800b1cc:	4b01      	ldr	r3, [pc, #4]	@ (800b1d4 <__errno+0x8>)
 800b1ce:	6818      	ldr	r0, [r3, #0]
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	20000240 	.word	0x20000240

0800b1d8 <__libc_init_array>:
 800b1d8:	b570      	push	{r4, r5, r6, lr}
 800b1da:	4d0d      	ldr	r5, [pc, #52]	@ (800b210 <__libc_init_array+0x38>)
 800b1dc:	4c0d      	ldr	r4, [pc, #52]	@ (800b214 <__libc_init_array+0x3c>)
 800b1de:	1b64      	subs	r4, r4, r5
 800b1e0:	10a4      	asrs	r4, r4, #2
 800b1e2:	2600      	movs	r6, #0
 800b1e4:	42a6      	cmp	r6, r4
 800b1e6:	d109      	bne.n	800b1fc <__libc_init_array+0x24>
 800b1e8:	4d0b      	ldr	r5, [pc, #44]	@ (800b218 <__libc_init_array+0x40>)
 800b1ea:	4c0c      	ldr	r4, [pc, #48]	@ (800b21c <__libc_init_array+0x44>)
 800b1ec:	f004 ff88 	bl	8010100 <_init>
 800b1f0:	1b64      	subs	r4, r4, r5
 800b1f2:	10a4      	asrs	r4, r4, #2
 800b1f4:	2600      	movs	r6, #0
 800b1f6:	42a6      	cmp	r6, r4
 800b1f8:	d105      	bne.n	800b206 <__libc_init_array+0x2e>
 800b1fa:	bd70      	pop	{r4, r5, r6, pc}
 800b1fc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b200:	4798      	blx	r3
 800b202:	3601      	adds	r6, #1
 800b204:	e7ee      	b.n	800b1e4 <__libc_init_array+0xc>
 800b206:	f855 3b04 	ldr.w	r3, [r5], #4
 800b20a:	4798      	blx	r3
 800b20c:	3601      	adds	r6, #1
 800b20e:	e7f2      	b.n	800b1f6 <__libc_init_array+0x1e>
 800b210:	08010808 	.word	0x08010808
 800b214:	08010808 	.word	0x08010808
 800b218:	08010808 	.word	0x08010808
 800b21c:	0801080c 	.word	0x0801080c

0800b220 <__retarget_lock_init_recursive>:
 800b220:	4770      	bx	lr

0800b222 <__retarget_lock_acquire_recursive>:
 800b222:	4770      	bx	lr

0800b224 <__retarget_lock_release_recursive>:
 800b224:	4770      	bx	lr
	...

0800b228 <nanf>:
 800b228:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b230 <nanf+0x8>
 800b22c:	4770      	bx	lr
 800b22e:	bf00      	nop
 800b230:	7fc00000 	.word	0x7fc00000

0800b234 <quorem>:
 800b234:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b238:	6903      	ldr	r3, [r0, #16]
 800b23a:	690c      	ldr	r4, [r1, #16]
 800b23c:	42a3      	cmp	r3, r4
 800b23e:	4607      	mov	r7, r0
 800b240:	db7e      	blt.n	800b340 <quorem+0x10c>
 800b242:	3c01      	subs	r4, #1
 800b244:	f101 0814 	add.w	r8, r1, #20
 800b248:	00a3      	lsls	r3, r4, #2
 800b24a:	f100 0514 	add.w	r5, r0, #20
 800b24e:	9300      	str	r3, [sp, #0]
 800b250:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b254:	9301      	str	r3, [sp, #4]
 800b256:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b25a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b25e:	3301      	adds	r3, #1
 800b260:	429a      	cmp	r2, r3
 800b262:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b266:	fbb2 f6f3 	udiv	r6, r2, r3
 800b26a:	d32e      	bcc.n	800b2ca <quorem+0x96>
 800b26c:	f04f 0a00 	mov.w	sl, #0
 800b270:	46c4      	mov	ip, r8
 800b272:	46ae      	mov	lr, r5
 800b274:	46d3      	mov	fp, sl
 800b276:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b27a:	b298      	uxth	r0, r3
 800b27c:	fb06 a000 	mla	r0, r6, r0, sl
 800b280:	0c02      	lsrs	r2, r0, #16
 800b282:	0c1b      	lsrs	r3, r3, #16
 800b284:	fb06 2303 	mla	r3, r6, r3, r2
 800b288:	f8de 2000 	ldr.w	r2, [lr]
 800b28c:	b280      	uxth	r0, r0
 800b28e:	b292      	uxth	r2, r2
 800b290:	1a12      	subs	r2, r2, r0
 800b292:	445a      	add	r2, fp
 800b294:	f8de 0000 	ldr.w	r0, [lr]
 800b298:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b29c:	b29b      	uxth	r3, r3
 800b29e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b2a2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b2a6:	b292      	uxth	r2, r2
 800b2a8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b2ac:	45e1      	cmp	r9, ip
 800b2ae:	f84e 2b04 	str.w	r2, [lr], #4
 800b2b2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b2b6:	d2de      	bcs.n	800b276 <quorem+0x42>
 800b2b8:	9b00      	ldr	r3, [sp, #0]
 800b2ba:	58eb      	ldr	r3, [r5, r3]
 800b2bc:	b92b      	cbnz	r3, 800b2ca <quorem+0x96>
 800b2be:	9b01      	ldr	r3, [sp, #4]
 800b2c0:	3b04      	subs	r3, #4
 800b2c2:	429d      	cmp	r5, r3
 800b2c4:	461a      	mov	r2, r3
 800b2c6:	d32f      	bcc.n	800b328 <quorem+0xf4>
 800b2c8:	613c      	str	r4, [r7, #16]
 800b2ca:	4638      	mov	r0, r7
 800b2cc:	f001 f9c8 	bl	800c660 <__mcmp>
 800b2d0:	2800      	cmp	r0, #0
 800b2d2:	db25      	blt.n	800b320 <quorem+0xec>
 800b2d4:	4629      	mov	r1, r5
 800b2d6:	2000      	movs	r0, #0
 800b2d8:	f858 2b04 	ldr.w	r2, [r8], #4
 800b2dc:	f8d1 c000 	ldr.w	ip, [r1]
 800b2e0:	fa1f fe82 	uxth.w	lr, r2
 800b2e4:	fa1f f38c 	uxth.w	r3, ip
 800b2e8:	eba3 030e 	sub.w	r3, r3, lr
 800b2ec:	4403      	add	r3, r0
 800b2ee:	0c12      	lsrs	r2, r2, #16
 800b2f0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b2f4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b2f8:	b29b      	uxth	r3, r3
 800b2fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b2fe:	45c1      	cmp	r9, r8
 800b300:	f841 3b04 	str.w	r3, [r1], #4
 800b304:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b308:	d2e6      	bcs.n	800b2d8 <quorem+0xa4>
 800b30a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b30e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b312:	b922      	cbnz	r2, 800b31e <quorem+0xea>
 800b314:	3b04      	subs	r3, #4
 800b316:	429d      	cmp	r5, r3
 800b318:	461a      	mov	r2, r3
 800b31a:	d30b      	bcc.n	800b334 <quorem+0x100>
 800b31c:	613c      	str	r4, [r7, #16]
 800b31e:	3601      	adds	r6, #1
 800b320:	4630      	mov	r0, r6
 800b322:	b003      	add	sp, #12
 800b324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b328:	6812      	ldr	r2, [r2, #0]
 800b32a:	3b04      	subs	r3, #4
 800b32c:	2a00      	cmp	r2, #0
 800b32e:	d1cb      	bne.n	800b2c8 <quorem+0x94>
 800b330:	3c01      	subs	r4, #1
 800b332:	e7c6      	b.n	800b2c2 <quorem+0x8e>
 800b334:	6812      	ldr	r2, [r2, #0]
 800b336:	3b04      	subs	r3, #4
 800b338:	2a00      	cmp	r2, #0
 800b33a:	d1ef      	bne.n	800b31c <quorem+0xe8>
 800b33c:	3c01      	subs	r4, #1
 800b33e:	e7ea      	b.n	800b316 <quorem+0xe2>
 800b340:	2000      	movs	r0, #0
 800b342:	e7ee      	b.n	800b322 <quorem+0xee>
 800b344:	0000      	movs	r0, r0
	...

0800b348 <_dtoa_r>:
 800b348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b34c:	69c7      	ldr	r7, [r0, #28]
 800b34e:	b097      	sub	sp, #92	@ 0x5c
 800b350:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b354:	ec55 4b10 	vmov	r4, r5, d0
 800b358:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b35a:	9107      	str	r1, [sp, #28]
 800b35c:	4681      	mov	r9, r0
 800b35e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b360:	9311      	str	r3, [sp, #68]	@ 0x44
 800b362:	b97f      	cbnz	r7, 800b384 <_dtoa_r+0x3c>
 800b364:	2010      	movs	r0, #16
 800b366:	f000 fe09 	bl	800bf7c <malloc>
 800b36a:	4602      	mov	r2, r0
 800b36c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b370:	b920      	cbnz	r0, 800b37c <_dtoa_r+0x34>
 800b372:	4ba9      	ldr	r3, [pc, #676]	@ (800b618 <_dtoa_r+0x2d0>)
 800b374:	21ef      	movs	r1, #239	@ 0xef
 800b376:	48a9      	ldr	r0, [pc, #676]	@ (800b61c <_dtoa_r+0x2d4>)
 800b378:	f002 fc3a 	bl	800dbf0 <__assert_func>
 800b37c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b380:	6007      	str	r7, [r0, #0]
 800b382:	60c7      	str	r7, [r0, #12]
 800b384:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b388:	6819      	ldr	r1, [r3, #0]
 800b38a:	b159      	cbz	r1, 800b3a4 <_dtoa_r+0x5c>
 800b38c:	685a      	ldr	r2, [r3, #4]
 800b38e:	604a      	str	r2, [r1, #4]
 800b390:	2301      	movs	r3, #1
 800b392:	4093      	lsls	r3, r2
 800b394:	608b      	str	r3, [r1, #8]
 800b396:	4648      	mov	r0, r9
 800b398:	f000 fee6 	bl	800c168 <_Bfree>
 800b39c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	601a      	str	r2, [r3, #0]
 800b3a4:	1e2b      	subs	r3, r5, #0
 800b3a6:	bfb9      	ittee	lt
 800b3a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b3ac:	9305      	strlt	r3, [sp, #20]
 800b3ae:	2300      	movge	r3, #0
 800b3b0:	6033      	strge	r3, [r6, #0]
 800b3b2:	9f05      	ldr	r7, [sp, #20]
 800b3b4:	4b9a      	ldr	r3, [pc, #616]	@ (800b620 <_dtoa_r+0x2d8>)
 800b3b6:	bfbc      	itt	lt
 800b3b8:	2201      	movlt	r2, #1
 800b3ba:	6032      	strlt	r2, [r6, #0]
 800b3bc:	43bb      	bics	r3, r7
 800b3be:	d112      	bne.n	800b3e6 <_dtoa_r+0x9e>
 800b3c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b3c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b3c6:	6013      	str	r3, [r2, #0]
 800b3c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b3cc:	4323      	orrs	r3, r4
 800b3ce:	f000 855a 	beq.w	800be86 <_dtoa_r+0xb3e>
 800b3d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b3d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b634 <_dtoa_r+0x2ec>
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	f000 855c 	beq.w	800be96 <_dtoa_r+0xb4e>
 800b3de:	f10a 0303 	add.w	r3, sl, #3
 800b3e2:	f000 bd56 	b.w	800be92 <_dtoa_r+0xb4a>
 800b3e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	ec51 0b17 	vmov	r0, r1, d7
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b3f6:	f7f5 fb8f 	bl	8000b18 <__aeabi_dcmpeq>
 800b3fa:	4680      	mov	r8, r0
 800b3fc:	b158      	cbz	r0, 800b416 <_dtoa_r+0xce>
 800b3fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b400:	2301      	movs	r3, #1
 800b402:	6013      	str	r3, [r2, #0]
 800b404:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b406:	b113      	cbz	r3, 800b40e <_dtoa_r+0xc6>
 800b408:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b40a:	4b86      	ldr	r3, [pc, #536]	@ (800b624 <_dtoa_r+0x2dc>)
 800b40c:	6013      	str	r3, [r2, #0]
 800b40e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b638 <_dtoa_r+0x2f0>
 800b412:	f000 bd40 	b.w	800be96 <_dtoa_r+0xb4e>
 800b416:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b41a:	aa14      	add	r2, sp, #80	@ 0x50
 800b41c:	a915      	add	r1, sp, #84	@ 0x54
 800b41e:	4648      	mov	r0, r9
 800b420:	f001 fa3e 	bl	800c8a0 <__d2b>
 800b424:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b428:	9002      	str	r0, [sp, #8]
 800b42a:	2e00      	cmp	r6, #0
 800b42c:	d078      	beq.n	800b520 <_dtoa_r+0x1d8>
 800b42e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b430:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b434:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b438:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b43c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b440:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b444:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b448:	4619      	mov	r1, r3
 800b44a:	2200      	movs	r2, #0
 800b44c:	4b76      	ldr	r3, [pc, #472]	@ (800b628 <_dtoa_r+0x2e0>)
 800b44e:	f7f4 ff43 	bl	80002d8 <__aeabi_dsub>
 800b452:	a36b      	add	r3, pc, #428	@ (adr r3, 800b600 <_dtoa_r+0x2b8>)
 800b454:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b458:	f7f5 f8f6 	bl	8000648 <__aeabi_dmul>
 800b45c:	a36a      	add	r3, pc, #424	@ (adr r3, 800b608 <_dtoa_r+0x2c0>)
 800b45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b462:	f7f4 ff3b 	bl	80002dc <__adddf3>
 800b466:	4604      	mov	r4, r0
 800b468:	4630      	mov	r0, r6
 800b46a:	460d      	mov	r5, r1
 800b46c:	f7f5 f882 	bl	8000574 <__aeabi_i2d>
 800b470:	a367      	add	r3, pc, #412	@ (adr r3, 800b610 <_dtoa_r+0x2c8>)
 800b472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b476:	f7f5 f8e7 	bl	8000648 <__aeabi_dmul>
 800b47a:	4602      	mov	r2, r0
 800b47c:	460b      	mov	r3, r1
 800b47e:	4620      	mov	r0, r4
 800b480:	4629      	mov	r1, r5
 800b482:	f7f4 ff2b 	bl	80002dc <__adddf3>
 800b486:	4604      	mov	r4, r0
 800b488:	460d      	mov	r5, r1
 800b48a:	f7f5 fb8d 	bl	8000ba8 <__aeabi_d2iz>
 800b48e:	2200      	movs	r2, #0
 800b490:	4607      	mov	r7, r0
 800b492:	2300      	movs	r3, #0
 800b494:	4620      	mov	r0, r4
 800b496:	4629      	mov	r1, r5
 800b498:	f7f5 fb48 	bl	8000b2c <__aeabi_dcmplt>
 800b49c:	b140      	cbz	r0, 800b4b0 <_dtoa_r+0x168>
 800b49e:	4638      	mov	r0, r7
 800b4a0:	f7f5 f868 	bl	8000574 <__aeabi_i2d>
 800b4a4:	4622      	mov	r2, r4
 800b4a6:	462b      	mov	r3, r5
 800b4a8:	f7f5 fb36 	bl	8000b18 <__aeabi_dcmpeq>
 800b4ac:	b900      	cbnz	r0, 800b4b0 <_dtoa_r+0x168>
 800b4ae:	3f01      	subs	r7, #1
 800b4b0:	2f16      	cmp	r7, #22
 800b4b2:	d852      	bhi.n	800b55a <_dtoa_r+0x212>
 800b4b4:	4b5d      	ldr	r3, [pc, #372]	@ (800b62c <_dtoa_r+0x2e4>)
 800b4b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4c2:	f7f5 fb33 	bl	8000b2c <__aeabi_dcmplt>
 800b4c6:	2800      	cmp	r0, #0
 800b4c8:	d049      	beq.n	800b55e <_dtoa_r+0x216>
 800b4ca:	3f01      	subs	r7, #1
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	9310      	str	r3, [sp, #64]	@ 0x40
 800b4d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b4d2:	1b9b      	subs	r3, r3, r6
 800b4d4:	1e5a      	subs	r2, r3, #1
 800b4d6:	bf45      	ittet	mi
 800b4d8:	f1c3 0301 	rsbmi	r3, r3, #1
 800b4dc:	9300      	strmi	r3, [sp, #0]
 800b4de:	2300      	movpl	r3, #0
 800b4e0:	2300      	movmi	r3, #0
 800b4e2:	9206      	str	r2, [sp, #24]
 800b4e4:	bf54      	ite	pl
 800b4e6:	9300      	strpl	r3, [sp, #0]
 800b4e8:	9306      	strmi	r3, [sp, #24]
 800b4ea:	2f00      	cmp	r7, #0
 800b4ec:	db39      	blt.n	800b562 <_dtoa_r+0x21a>
 800b4ee:	9b06      	ldr	r3, [sp, #24]
 800b4f0:	970d      	str	r7, [sp, #52]	@ 0x34
 800b4f2:	443b      	add	r3, r7
 800b4f4:	9306      	str	r3, [sp, #24]
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	9308      	str	r3, [sp, #32]
 800b4fa:	9b07      	ldr	r3, [sp, #28]
 800b4fc:	2b09      	cmp	r3, #9
 800b4fe:	d863      	bhi.n	800b5c8 <_dtoa_r+0x280>
 800b500:	2b05      	cmp	r3, #5
 800b502:	bfc4      	itt	gt
 800b504:	3b04      	subgt	r3, #4
 800b506:	9307      	strgt	r3, [sp, #28]
 800b508:	9b07      	ldr	r3, [sp, #28]
 800b50a:	f1a3 0302 	sub.w	r3, r3, #2
 800b50e:	bfcc      	ite	gt
 800b510:	2400      	movgt	r4, #0
 800b512:	2401      	movle	r4, #1
 800b514:	2b03      	cmp	r3, #3
 800b516:	d863      	bhi.n	800b5e0 <_dtoa_r+0x298>
 800b518:	e8df f003 	tbb	[pc, r3]
 800b51c:	2b375452 	.word	0x2b375452
 800b520:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b524:	441e      	add	r6, r3
 800b526:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b52a:	2b20      	cmp	r3, #32
 800b52c:	bfc1      	itttt	gt
 800b52e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b532:	409f      	lslgt	r7, r3
 800b534:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b538:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b53c:	bfd6      	itet	le
 800b53e:	f1c3 0320 	rsble	r3, r3, #32
 800b542:	ea47 0003 	orrgt.w	r0, r7, r3
 800b546:	fa04 f003 	lslle.w	r0, r4, r3
 800b54a:	f7f5 f803 	bl	8000554 <__aeabi_ui2d>
 800b54e:	2201      	movs	r2, #1
 800b550:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b554:	3e01      	subs	r6, #1
 800b556:	9212      	str	r2, [sp, #72]	@ 0x48
 800b558:	e776      	b.n	800b448 <_dtoa_r+0x100>
 800b55a:	2301      	movs	r3, #1
 800b55c:	e7b7      	b.n	800b4ce <_dtoa_r+0x186>
 800b55e:	9010      	str	r0, [sp, #64]	@ 0x40
 800b560:	e7b6      	b.n	800b4d0 <_dtoa_r+0x188>
 800b562:	9b00      	ldr	r3, [sp, #0]
 800b564:	1bdb      	subs	r3, r3, r7
 800b566:	9300      	str	r3, [sp, #0]
 800b568:	427b      	negs	r3, r7
 800b56a:	9308      	str	r3, [sp, #32]
 800b56c:	2300      	movs	r3, #0
 800b56e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b570:	e7c3      	b.n	800b4fa <_dtoa_r+0x1b2>
 800b572:	2301      	movs	r3, #1
 800b574:	9309      	str	r3, [sp, #36]	@ 0x24
 800b576:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b578:	eb07 0b03 	add.w	fp, r7, r3
 800b57c:	f10b 0301 	add.w	r3, fp, #1
 800b580:	2b01      	cmp	r3, #1
 800b582:	9303      	str	r3, [sp, #12]
 800b584:	bfb8      	it	lt
 800b586:	2301      	movlt	r3, #1
 800b588:	e006      	b.n	800b598 <_dtoa_r+0x250>
 800b58a:	2301      	movs	r3, #1
 800b58c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b58e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b590:	2b00      	cmp	r3, #0
 800b592:	dd28      	ble.n	800b5e6 <_dtoa_r+0x29e>
 800b594:	469b      	mov	fp, r3
 800b596:	9303      	str	r3, [sp, #12]
 800b598:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b59c:	2100      	movs	r1, #0
 800b59e:	2204      	movs	r2, #4
 800b5a0:	f102 0514 	add.w	r5, r2, #20
 800b5a4:	429d      	cmp	r5, r3
 800b5a6:	d926      	bls.n	800b5f6 <_dtoa_r+0x2ae>
 800b5a8:	6041      	str	r1, [r0, #4]
 800b5aa:	4648      	mov	r0, r9
 800b5ac:	f000 fd9c 	bl	800c0e8 <_Balloc>
 800b5b0:	4682      	mov	sl, r0
 800b5b2:	2800      	cmp	r0, #0
 800b5b4:	d142      	bne.n	800b63c <_dtoa_r+0x2f4>
 800b5b6:	4b1e      	ldr	r3, [pc, #120]	@ (800b630 <_dtoa_r+0x2e8>)
 800b5b8:	4602      	mov	r2, r0
 800b5ba:	f240 11af 	movw	r1, #431	@ 0x1af
 800b5be:	e6da      	b.n	800b376 <_dtoa_r+0x2e>
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	e7e3      	b.n	800b58c <_dtoa_r+0x244>
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	e7d5      	b.n	800b574 <_dtoa_r+0x22c>
 800b5c8:	2401      	movs	r4, #1
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	9307      	str	r3, [sp, #28]
 800b5ce:	9409      	str	r4, [sp, #36]	@ 0x24
 800b5d0:	f04f 3bff 	mov.w	fp, #4294967295
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	f8cd b00c 	str.w	fp, [sp, #12]
 800b5da:	2312      	movs	r3, #18
 800b5dc:	920c      	str	r2, [sp, #48]	@ 0x30
 800b5de:	e7db      	b.n	800b598 <_dtoa_r+0x250>
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5e4:	e7f4      	b.n	800b5d0 <_dtoa_r+0x288>
 800b5e6:	f04f 0b01 	mov.w	fp, #1
 800b5ea:	f8cd b00c 	str.w	fp, [sp, #12]
 800b5ee:	465b      	mov	r3, fp
 800b5f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b5f4:	e7d0      	b.n	800b598 <_dtoa_r+0x250>
 800b5f6:	3101      	adds	r1, #1
 800b5f8:	0052      	lsls	r2, r2, #1
 800b5fa:	e7d1      	b.n	800b5a0 <_dtoa_r+0x258>
 800b5fc:	f3af 8000 	nop.w
 800b600:	636f4361 	.word	0x636f4361
 800b604:	3fd287a7 	.word	0x3fd287a7
 800b608:	8b60c8b3 	.word	0x8b60c8b3
 800b60c:	3fc68a28 	.word	0x3fc68a28
 800b610:	509f79fb 	.word	0x509f79fb
 800b614:	3fd34413 	.word	0x3fd34413
 800b618:	080101be 	.word	0x080101be
 800b61c:	080101d5 	.word	0x080101d5
 800b620:	7ff00000 	.word	0x7ff00000
 800b624:	08010189 	.word	0x08010189
 800b628:	3ff80000 	.word	0x3ff80000
 800b62c:	08010388 	.word	0x08010388
 800b630:	0801022d 	.word	0x0801022d
 800b634:	080101ba 	.word	0x080101ba
 800b638:	08010188 	.word	0x08010188
 800b63c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b640:	6018      	str	r0, [r3, #0]
 800b642:	9b03      	ldr	r3, [sp, #12]
 800b644:	2b0e      	cmp	r3, #14
 800b646:	f200 80a1 	bhi.w	800b78c <_dtoa_r+0x444>
 800b64a:	2c00      	cmp	r4, #0
 800b64c:	f000 809e 	beq.w	800b78c <_dtoa_r+0x444>
 800b650:	2f00      	cmp	r7, #0
 800b652:	dd33      	ble.n	800b6bc <_dtoa_r+0x374>
 800b654:	4b9c      	ldr	r3, [pc, #624]	@ (800b8c8 <_dtoa_r+0x580>)
 800b656:	f007 020f 	and.w	r2, r7, #15
 800b65a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b65e:	ed93 7b00 	vldr	d7, [r3]
 800b662:	05f8      	lsls	r0, r7, #23
 800b664:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b668:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b66c:	d516      	bpl.n	800b69c <_dtoa_r+0x354>
 800b66e:	4b97      	ldr	r3, [pc, #604]	@ (800b8cc <_dtoa_r+0x584>)
 800b670:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b674:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b678:	f7f5 f910 	bl	800089c <__aeabi_ddiv>
 800b67c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b680:	f004 040f 	and.w	r4, r4, #15
 800b684:	2603      	movs	r6, #3
 800b686:	4d91      	ldr	r5, [pc, #580]	@ (800b8cc <_dtoa_r+0x584>)
 800b688:	b954      	cbnz	r4, 800b6a0 <_dtoa_r+0x358>
 800b68a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b68e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b692:	f7f5 f903 	bl	800089c <__aeabi_ddiv>
 800b696:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b69a:	e028      	b.n	800b6ee <_dtoa_r+0x3a6>
 800b69c:	2602      	movs	r6, #2
 800b69e:	e7f2      	b.n	800b686 <_dtoa_r+0x33e>
 800b6a0:	07e1      	lsls	r1, r4, #31
 800b6a2:	d508      	bpl.n	800b6b6 <_dtoa_r+0x36e>
 800b6a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b6a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b6ac:	f7f4 ffcc 	bl	8000648 <__aeabi_dmul>
 800b6b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6b4:	3601      	adds	r6, #1
 800b6b6:	1064      	asrs	r4, r4, #1
 800b6b8:	3508      	adds	r5, #8
 800b6ba:	e7e5      	b.n	800b688 <_dtoa_r+0x340>
 800b6bc:	f000 80af 	beq.w	800b81e <_dtoa_r+0x4d6>
 800b6c0:	427c      	negs	r4, r7
 800b6c2:	4b81      	ldr	r3, [pc, #516]	@ (800b8c8 <_dtoa_r+0x580>)
 800b6c4:	4d81      	ldr	r5, [pc, #516]	@ (800b8cc <_dtoa_r+0x584>)
 800b6c6:	f004 020f 	and.w	r2, r4, #15
 800b6ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b6d6:	f7f4 ffb7 	bl	8000648 <__aeabi_dmul>
 800b6da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6de:	1124      	asrs	r4, r4, #4
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	2602      	movs	r6, #2
 800b6e4:	2c00      	cmp	r4, #0
 800b6e6:	f040 808f 	bne.w	800b808 <_dtoa_r+0x4c0>
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d1d3      	bne.n	800b696 <_dtoa_r+0x34e>
 800b6ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b6f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	f000 8094 	beq.w	800b822 <_dtoa_r+0x4da>
 800b6fa:	4b75      	ldr	r3, [pc, #468]	@ (800b8d0 <_dtoa_r+0x588>)
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	4620      	mov	r0, r4
 800b700:	4629      	mov	r1, r5
 800b702:	f7f5 fa13 	bl	8000b2c <__aeabi_dcmplt>
 800b706:	2800      	cmp	r0, #0
 800b708:	f000 808b 	beq.w	800b822 <_dtoa_r+0x4da>
 800b70c:	9b03      	ldr	r3, [sp, #12]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	f000 8087 	beq.w	800b822 <_dtoa_r+0x4da>
 800b714:	f1bb 0f00 	cmp.w	fp, #0
 800b718:	dd34      	ble.n	800b784 <_dtoa_r+0x43c>
 800b71a:	4620      	mov	r0, r4
 800b71c:	4b6d      	ldr	r3, [pc, #436]	@ (800b8d4 <_dtoa_r+0x58c>)
 800b71e:	2200      	movs	r2, #0
 800b720:	4629      	mov	r1, r5
 800b722:	f7f4 ff91 	bl	8000648 <__aeabi_dmul>
 800b726:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b72a:	f107 38ff 	add.w	r8, r7, #4294967295
 800b72e:	3601      	adds	r6, #1
 800b730:	465c      	mov	r4, fp
 800b732:	4630      	mov	r0, r6
 800b734:	f7f4 ff1e 	bl	8000574 <__aeabi_i2d>
 800b738:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b73c:	f7f4 ff84 	bl	8000648 <__aeabi_dmul>
 800b740:	4b65      	ldr	r3, [pc, #404]	@ (800b8d8 <_dtoa_r+0x590>)
 800b742:	2200      	movs	r2, #0
 800b744:	f7f4 fdca 	bl	80002dc <__adddf3>
 800b748:	4605      	mov	r5, r0
 800b74a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b74e:	2c00      	cmp	r4, #0
 800b750:	d16a      	bne.n	800b828 <_dtoa_r+0x4e0>
 800b752:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b756:	4b61      	ldr	r3, [pc, #388]	@ (800b8dc <_dtoa_r+0x594>)
 800b758:	2200      	movs	r2, #0
 800b75a:	f7f4 fdbd 	bl	80002d8 <__aeabi_dsub>
 800b75e:	4602      	mov	r2, r0
 800b760:	460b      	mov	r3, r1
 800b762:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b766:	462a      	mov	r2, r5
 800b768:	4633      	mov	r3, r6
 800b76a:	f7f5 f9fd 	bl	8000b68 <__aeabi_dcmpgt>
 800b76e:	2800      	cmp	r0, #0
 800b770:	f040 8298 	bne.w	800bca4 <_dtoa_r+0x95c>
 800b774:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b778:	462a      	mov	r2, r5
 800b77a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b77e:	f7f5 f9d5 	bl	8000b2c <__aeabi_dcmplt>
 800b782:	bb38      	cbnz	r0, 800b7d4 <_dtoa_r+0x48c>
 800b784:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b788:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b78c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b78e:	2b00      	cmp	r3, #0
 800b790:	f2c0 8157 	blt.w	800ba42 <_dtoa_r+0x6fa>
 800b794:	2f0e      	cmp	r7, #14
 800b796:	f300 8154 	bgt.w	800ba42 <_dtoa_r+0x6fa>
 800b79a:	4b4b      	ldr	r3, [pc, #300]	@ (800b8c8 <_dtoa_r+0x580>)
 800b79c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b7a0:	ed93 7b00 	vldr	d7, [r3]
 800b7a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	ed8d 7b00 	vstr	d7, [sp]
 800b7ac:	f280 80e5 	bge.w	800b97a <_dtoa_r+0x632>
 800b7b0:	9b03      	ldr	r3, [sp, #12]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	f300 80e1 	bgt.w	800b97a <_dtoa_r+0x632>
 800b7b8:	d10c      	bne.n	800b7d4 <_dtoa_r+0x48c>
 800b7ba:	4b48      	ldr	r3, [pc, #288]	@ (800b8dc <_dtoa_r+0x594>)
 800b7bc:	2200      	movs	r2, #0
 800b7be:	ec51 0b17 	vmov	r0, r1, d7
 800b7c2:	f7f4 ff41 	bl	8000648 <__aeabi_dmul>
 800b7c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7ca:	f7f5 f9c3 	bl	8000b54 <__aeabi_dcmpge>
 800b7ce:	2800      	cmp	r0, #0
 800b7d0:	f000 8266 	beq.w	800bca0 <_dtoa_r+0x958>
 800b7d4:	2400      	movs	r4, #0
 800b7d6:	4625      	mov	r5, r4
 800b7d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7da:	4656      	mov	r6, sl
 800b7dc:	ea6f 0803 	mvn.w	r8, r3
 800b7e0:	2700      	movs	r7, #0
 800b7e2:	4621      	mov	r1, r4
 800b7e4:	4648      	mov	r0, r9
 800b7e6:	f000 fcbf 	bl	800c168 <_Bfree>
 800b7ea:	2d00      	cmp	r5, #0
 800b7ec:	f000 80bd 	beq.w	800b96a <_dtoa_r+0x622>
 800b7f0:	b12f      	cbz	r7, 800b7fe <_dtoa_r+0x4b6>
 800b7f2:	42af      	cmp	r7, r5
 800b7f4:	d003      	beq.n	800b7fe <_dtoa_r+0x4b6>
 800b7f6:	4639      	mov	r1, r7
 800b7f8:	4648      	mov	r0, r9
 800b7fa:	f000 fcb5 	bl	800c168 <_Bfree>
 800b7fe:	4629      	mov	r1, r5
 800b800:	4648      	mov	r0, r9
 800b802:	f000 fcb1 	bl	800c168 <_Bfree>
 800b806:	e0b0      	b.n	800b96a <_dtoa_r+0x622>
 800b808:	07e2      	lsls	r2, r4, #31
 800b80a:	d505      	bpl.n	800b818 <_dtoa_r+0x4d0>
 800b80c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b810:	f7f4 ff1a 	bl	8000648 <__aeabi_dmul>
 800b814:	3601      	adds	r6, #1
 800b816:	2301      	movs	r3, #1
 800b818:	1064      	asrs	r4, r4, #1
 800b81a:	3508      	adds	r5, #8
 800b81c:	e762      	b.n	800b6e4 <_dtoa_r+0x39c>
 800b81e:	2602      	movs	r6, #2
 800b820:	e765      	b.n	800b6ee <_dtoa_r+0x3a6>
 800b822:	9c03      	ldr	r4, [sp, #12]
 800b824:	46b8      	mov	r8, r7
 800b826:	e784      	b.n	800b732 <_dtoa_r+0x3ea>
 800b828:	4b27      	ldr	r3, [pc, #156]	@ (800b8c8 <_dtoa_r+0x580>)
 800b82a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b82c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b830:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b834:	4454      	add	r4, sl
 800b836:	2900      	cmp	r1, #0
 800b838:	d054      	beq.n	800b8e4 <_dtoa_r+0x59c>
 800b83a:	4929      	ldr	r1, [pc, #164]	@ (800b8e0 <_dtoa_r+0x598>)
 800b83c:	2000      	movs	r0, #0
 800b83e:	f7f5 f82d 	bl	800089c <__aeabi_ddiv>
 800b842:	4633      	mov	r3, r6
 800b844:	462a      	mov	r2, r5
 800b846:	f7f4 fd47 	bl	80002d8 <__aeabi_dsub>
 800b84a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b84e:	4656      	mov	r6, sl
 800b850:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b854:	f7f5 f9a8 	bl	8000ba8 <__aeabi_d2iz>
 800b858:	4605      	mov	r5, r0
 800b85a:	f7f4 fe8b 	bl	8000574 <__aeabi_i2d>
 800b85e:	4602      	mov	r2, r0
 800b860:	460b      	mov	r3, r1
 800b862:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b866:	f7f4 fd37 	bl	80002d8 <__aeabi_dsub>
 800b86a:	3530      	adds	r5, #48	@ 0x30
 800b86c:	4602      	mov	r2, r0
 800b86e:	460b      	mov	r3, r1
 800b870:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b874:	f806 5b01 	strb.w	r5, [r6], #1
 800b878:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b87c:	f7f5 f956 	bl	8000b2c <__aeabi_dcmplt>
 800b880:	2800      	cmp	r0, #0
 800b882:	d172      	bne.n	800b96a <_dtoa_r+0x622>
 800b884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b888:	4911      	ldr	r1, [pc, #68]	@ (800b8d0 <_dtoa_r+0x588>)
 800b88a:	2000      	movs	r0, #0
 800b88c:	f7f4 fd24 	bl	80002d8 <__aeabi_dsub>
 800b890:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b894:	f7f5 f94a 	bl	8000b2c <__aeabi_dcmplt>
 800b898:	2800      	cmp	r0, #0
 800b89a:	f040 80b4 	bne.w	800ba06 <_dtoa_r+0x6be>
 800b89e:	42a6      	cmp	r6, r4
 800b8a0:	f43f af70 	beq.w	800b784 <_dtoa_r+0x43c>
 800b8a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b8a8:	4b0a      	ldr	r3, [pc, #40]	@ (800b8d4 <_dtoa_r+0x58c>)
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	f7f4 fecc 	bl	8000648 <__aeabi_dmul>
 800b8b0:	4b08      	ldr	r3, [pc, #32]	@ (800b8d4 <_dtoa_r+0x58c>)
 800b8b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8bc:	f7f4 fec4 	bl	8000648 <__aeabi_dmul>
 800b8c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8c4:	e7c4      	b.n	800b850 <_dtoa_r+0x508>
 800b8c6:	bf00      	nop
 800b8c8:	08010388 	.word	0x08010388
 800b8cc:	08010360 	.word	0x08010360
 800b8d0:	3ff00000 	.word	0x3ff00000
 800b8d4:	40240000 	.word	0x40240000
 800b8d8:	401c0000 	.word	0x401c0000
 800b8dc:	40140000 	.word	0x40140000
 800b8e0:	3fe00000 	.word	0x3fe00000
 800b8e4:	4631      	mov	r1, r6
 800b8e6:	4628      	mov	r0, r5
 800b8e8:	f7f4 feae 	bl	8000648 <__aeabi_dmul>
 800b8ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b8f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b8f2:	4656      	mov	r6, sl
 800b8f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8f8:	f7f5 f956 	bl	8000ba8 <__aeabi_d2iz>
 800b8fc:	4605      	mov	r5, r0
 800b8fe:	f7f4 fe39 	bl	8000574 <__aeabi_i2d>
 800b902:	4602      	mov	r2, r0
 800b904:	460b      	mov	r3, r1
 800b906:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b90a:	f7f4 fce5 	bl	80002d8 <__aeabi_dsub>
 800b90e:	3530      	adds	r5, #48	@ 0x30
 800b910:	f806 5b01 	strb.w	r5, [r6], #1
 800b914:	4602      	mov	r2, r0
 800b916:	460b      	mov	r3, r1
 800b918:	42a6      	cmp	r6, r4
 800b91a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b91e:	f04f 0200 	mov.w	r2, #0
 800b922:	d124      	bne.n	800b96e <_dtoa_r+0x626>
 800b924:	4baf      	ldr	r3, [pc, #700]	@ (800bbe4 <_dtoa_r+0x89c>)
 800b926:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b92a:	f7f4 fcd7 	bl	80002dc <__adddf3>
 800b92e:	4602      	mov	r2, r0
 800b930:	460b      	mov	r3, r1
 800b932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b936:	f7f5 f917 	bl	8000b68 <__aeabi_dcmpgt>
 800b93a:	2800      	cmp	r0, #0
 800b93c:	d163      	bne.n	800ba06 <_dtoa_r+0x6be>
 800b93e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b942:	49a8      	ldr	r1, [pc, #672]	@ (800bbe4 <_dtoa_r+0x89c>)
 800b944:	2000      	movs	r0, #0
 800b946:	f7f4 fcc7 	bl	80002d8 <__aeabi_dsub>
 800b94a:	4602      	mov	r2, r0
 800b94c:	460b      	mov	r3, r1
 800b94e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b952:	f7f5 f8eb 	bl	8000b2c <__aeabi_dcmplt>
 800b956:	2800      	cmp	r0, #0
 800b958:	f43f af14 	beq.w	800b784 <_dtoa_r+0x43c>
 800b95c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b95e:	1e73      	subs	r3, r6, #1
 800b960:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b962:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b966:	2b30      	cmp	r3, #48	@ 0x30
 800b968:	d0f8      	beq.n	800b95c <_dtoa_r+0x614>
 800b96a:	4647      	mov	r7, r8
 800b96c:	e03b      	b.n	800b9e6 <_dtoa_r+0x69e>
 800b96e:	4b9e      	ldr	r3, [pc, #632]	@ (800bbe8 <_dtoa_r+0x8a0>)
 800b970:	f7f4 fe6a 	bl	8000648 <__aeabi_dmul>
 800b974:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b978:	e7bc      	b.n	800b8f4 <_dtoa_r+0x5ac>
 800b97a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b97e:	4656      	mov	r6, sl
 800b980:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b984:	4620      	mov	r0, r4
 800b986:	4629      	mov	r1, r5
 800b988:	f7f4 ff88 	bl	800089c <__aeabi_ddiv>
 800b98c:	f7f5 f90c 	bl	8000ba8 <__aeabi_d2iz>
 800b990:	4680      	mov	r8, r0
 800b992:	f7f4 fdef 	bl	8000574 <__aeabi_i2d>
 800b996:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b99a:	f7f4 fe55 	bl	8000648 <__aeabi_dmul>
 800b99e:	4602      	mov	r2, r0
 800b9a0:	460b      	mov	r3, r1
 800b9a2:	4620      	mov	r0, r4
 800b9a4:	4629      	mov	r1, r5
 800b9a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b9aa:	f7f4 fc95 	bl	80002d8 <__aeabi_dsub>
 800b9ae:	f806 4b01 	strb.w	r4, [r6], #1
 800b9b2:	9d03      	ldr	r5, [sp, #12]
 800b9b4:	eba6 040a 	sub.w	r4, r6, sl
 800b9b8:	42a5      	cmp	r5, r4
 800b9ba:	4602      	mov	r2, r0
 800b9bc:	460b      	mov	r3, r1
 800b9be:	d133      	bne.n	800ba28 <_dtoa_r+0x6e0>
 800b9c0:	f7f4 fc8c 	bl	80002dc <__adddf3>
 800b9c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9c8:	4604      	mov	r4, r0
 800b9ca:	460d      	mov	r5, r1
 800b9cc:	f7f5 f8cc 	bl	8000b68 <__aeabi_dcmpgt>
 800b9d0:	b9c0      	cbnz	r0, 800ba04 <_dtoa_r+0x6bc>
 800b9d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	4629      	mov	r1, r5
 800b9da:	f7f5 f89d 	bl	8000b18 <__aeabi_dcmpeq>
 800b9de:	b110      	cbz	r0, 800b9e6 <_dtoa_r+0x69e>
 800b9e0:	f018 0f01 	tst.w	r8, #1
 800b9e4:	d10e      	bne.n	800ba04 <_dtoa_r+0x6bc>
 800b9e6:	9902      	ldr	r1, [sp, #8]
 800b9e8:	4648      	mov	r0, r9
 800b9ea:	f000 fbbd 	bl	800c168 <_Bfree>
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	7033      	strb	r3, [r6, #0]
 800b9f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b9f4:	3701      	adds	r7, #1
 800b9f6:	601f      	str	r7, [r3, #0]
 800b9f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	f000 824b 	beq.w	800be96 <_dtoa_r+0xb4e>
 800ba00:	601e      	str	r6, [r3, #0]
 800ba02:	e248      	b.n	800be96 <_dtoa_r+0xb4e>
 800ba04:	46b8      	mov	r8, r7
 800ba06:	4633      	mov	r3, r6
 800ba08:	461e      	mov	r6, r3
 800ba0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba0e:	2a39      	cmp	r2, #57	@ 0x39
 800ba10:	d106      	bne.n	800ba20 <_dtoa_r+0x6d8>
 800ba12:	459a      	cmp	sl, r3
 800ba14:	d1f8      	bne.n	800ba08 <_dtoa_r+0x6c0>
 800ba16:	2230      	movs	r2, #48	@ 0x30
 800ba18:	f108 0801 	add.w	r8, r8, #1
 800ba1c:	f88a 2000 	strb.w	r2, [sl]
 800ba20:	781a      	ldrb	r2, [r3, #0]
 800ba22:	3201      	adds	r2, #1
 800ba24:	701a      	strb	r2, [r3, #0]
 800ba26:	e7a0      	b.n	800b96a <_dtoa_r+0x622>
 800ba28:	4b6f      	ldr	r3, [pc, #444]	@ (800bbe8 <_dtoa_r+0x8a0>)
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	f7f4 fe0c 	bl	8000648 <__aeabi_dmul>
 800ba30:	2200      	movs	r2, #0
 800ba32:	2300      	movs	r3, #0
 800ba34:	4604      	mov	r4, r0
 800ba36:	460d      	mov	r5, r1
 800ba38:	f7f5 f86e 	bl	8000b18 <__aeabi_dcmpeq>
 800ba3c:	2800      	cmp	r0, #0
 800ba3e:	d09f      	beq.n	800b980 <_dtoa_r+0x638>
 800ba40:	e7d1      	b.n	800b9e6 <_dtoa_r+0x69e>
 800ba42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba44:	2a00      	cmp	r2, #0
 800ba46:	f000 80ea 	beq.w	800bc1e <_dtoa_r+0x8d6>
 800ba4a:	9a07      	ldr	r2, [sp, #28]
 800ba4c:	2a01      	cmp	r2, #1
 800ba4e:	f300 80cd 	bgt.w	800bbec <_dtoa_r+0x8a4>
 800ba52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ba54:	2a00      	cmp	r2, #0
 800ba56:	f000 80c1 	beq.w	800bbdc <_dtoa_r+0x894>
 800ba5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ba5e:	9c08      	ldr	r4, [sp, #32]
 800ba60:	9e00      	ldr	r6, [sp, #0]
 800ba62:	9a00      	ldr	r2, [sp, #0]
 800ba64:	441a      	add	r2, r3
 800ba66:	9200      	str	r2, [sp, #0]
 800ba68:	9a06      	ldr	r2, [sp, #24]
 800ba6a:	2101      	movs	r1, #1
 800ba6c:	441a      	add	r2, r3
 800ba6e:	4648      	mov	r0, r9
 800ba70:	9206      	str	r2, [sp, #24]
 800ba72:	f000 fc77 	bl	800c364 <__i2b>
 800ba76:	4605      	mov	r5, r0
 800ba78:	b166      	cbz	r6, 800ba94 <_dtoa_r+0x74c>
 800ba7a:	9b06      	ldr	r3, [sp, #24]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	dd09      	ble.n	800ba94 <_dtoa_r+0x74c>
 800ba80:	42b3      	cmp	r3, r6
 800ba82:	9a00      	ldr	r2, [sp, #0]
 800ba84:	bfa8      	it	ge
 800ba86:	4633      	movge	r3, r6
 800ba88:	1ad2      	subs	r2, r2, r3
 800ba8a:	9200      	str	r2, [sp, #0]
 800ba8c:	9a06      	ldr	r2, [sp, #24]
 800ba8e:	1af6      	subs	r6, r6, r3
 800ba90:	1ad3      	subs	r3, r2, r3
 800ba92:	9306      	str	r3, [sp, #24]
 800ba94:	9b08      	ldr	r3, [sp, #32]
 800ba96:	b30b      	cbz	r3, 800badc <_dtoa_r+0x794>
 800ba98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	f000 80c6 	beq.w	800bc2c <_dtoa_r+0x8e4>
 800baa0:	2c00      	cmp	r4, #0
 800baa2:	f000 80c0 	beq.w	800bc26 <_dtoa_r+0x8de>
 800baa6:	4629      	mov	r1, r5
 800baa8:	4622      	mov	r2, r4
 800baaa:	4648      	mov	r0, r9
 800baac:	f000 fd12 	bl	800c4d4 <__pow5mult>
 800bab0:	9a02      	ldr	r2, [sp, #8]
 800bab2:	4601      	mov	r1, r0
 800bab4:	4605      	mov	r5, r0
 800bab6:	4648      	mov	r0, r9
 800bab8:	f000 fc6a 	bl	800c390 <__multiply>
 800babc:	9902      	ldr	r1, [sp, #8]
 800babe:	4680      	mov	r8, r0
 800bac0:	4648      	mov	r0, r9
 800bac2:	f000 fb51 	bl	800c168 <_Bfree>
 800bac6:	9b08      	ldr	r3, [sp, #32]
 800bac8:	1b1b      	subs	r3, r3, r4
 800baca:	9308      	str	r3, [sp, #32]
 800bacc:	f000 80b1 	beq.w	800bc32 <_dtoa_r+0x8ea>
 800bad0:	9a08      	ldr	r2, [sp, #32]
 800bad2:	4641      	mov	r1, r8
 800bad4:	4648      	mov	r0, r9
 800bad6:	f000 fcfd 	bl	800c4d4 <__pow5mult>
 800bada:	9002      	str	r0, [sp, #8]
 800badc:	2101      	movs	r1, #1
 800bade:	4648      	mov	r0, r9
 800bae0:	f000 fc40 	bl	800c364 <__i2b>
 800bae4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bae6:	4604      	mov	r4, r0
 800bae8:	2b00      	cmp	r3, #0
 800baea:	f000 81d8 	beq.w	800be9e <_dtoa_r+0xb56>
 800baee:	461a      	mov	r2, r3
 800baf0:	4601      	mov	r1, r0
 800baf2:	4648      	mov	r0, r9
 800baf4:	f000 fcee 	bl	800c4d4 <__pow5mult>
 800baf8:	9b07      	ldr	r3, [sp, #28]
 800bafa:	2b01      	cmp	r3, #1
 800bafc:	4604      	mov	r4, r0
 800bafe:	f300 809f 	bgt.w	800bc40 <_dtoa_r+0x8f8>
 800bb02:	9b04      	ldr	r3, [sp, #16]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	f040 8097 	bne.w	800bc38 <_dtoa_r+0x8f0>
 800bb0a:	9b05      	ldr	r3, [sp, #20]
 800bb0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	f040 8093 	bne.w	800bc3c <_dtoa_r+0x8f4>
 800bb16:	9b05      	ldr	r3, [sp, #20]
 800bb18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bb1c:	0d1b      	lsrs	r3, r3, #20
 800bb1e:	051b      	lsls	r3, r3, #20
 800bb20:	b133      	cbz	r3, 800bb30 <_dtoa_r+0x7e8>
 800bb22:	9b00      	ldr	r3, [sp, #0]
 800bb24:	3301      	adds	r3, #1
 800bb26:	9300      	str	r3, [sp, #0]
 800bb28:	9b06      	ldr	r3, [sp, #24]
 800bb2a:	3301      	adds	r3, #1
 800bb2c:	9306      	str	r3, [sp, #24]
 800bb2e:	2301      	movs	r3, #1
 800bb30:	9308      	str	r3, [sp, #32]
 800bb32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	f000 81b8 	beq.w	800beaa <_dtoa_r+0xb62>
 800bb3a:	6923      	ldr	r3, [r4, #16]
 800bb3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bb40:	6918      	ldr	r0, [r3, #16]
 800bb42:	f000 fbc3 	bl	800c2cc <__hi0bits>
 800bb46:	f1c0 0020 	rsb	r0, r0, #32
 800bb4a:	9b06      	ldr	r3, [sp, #24]
 800bb4c:	4418      	add	r0, r3
 800bb4e:	f010 001f 	ands.w	r0, r0, #31
 800bb52:	f000 8082 	beq.w	800bc5a <_dtoa_r+0x912>
 800bb56:	f1c0 0320 	rsb	r3, r0, #32
 800bb5a:	2b04      	cmp	r3, #4
 800bb5c:	dd73      	ble.n	800bc46 <_dtoa_r+0x8fe>
 800bb5e:	9b00      	ldr	r3, [sp, #0]
 800bb60:	f1c0 001c 	rsb	r0, r0, #28
 800bb64:	4403      	add	r3, r0
 800bb66:	9300      	str	r3, [sp, #0]
 800bb68:	9b06      	ldr	r3, [sp, #24]
 800bb6a:	4403      	add	r3, r0
 800bb6c:	4406      	add	r6, r0
 800bb6e:	9306      	str	r3, [sp, #24]
 800bb70:	9b00      	ldr	r3, [sp, #0]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	dd05      	ble.n	800bb82 <_dtoa_r+0x83a>
 800bb76:	9902      	ldr	r1, [sp, #8]
 800bb78:	461a      	mov	r2, r3
 800bb7a:	4648      	mov	r0, r9
 800bb7c:	f000 fd04 	bl	800c588 <__lshift>
 800bb80:	9002      	str	r0, [sp, #8]
 800bb82:	9b06      	ldr	r3, [sp, #24]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	dd05      	ble.n	800bb94 <_dtoa_r+0x84c>
 800bb88:	4621      	mov	r1, r4
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	4648      	mov	r0, r9
 800bb8e:	f000 fcfb 	bl	800c588 <__lshift>
 800bb92:	4604      	mov	r4, r0
 800bb94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d061      	beq.n	800bc5e <_dtoa_r+0x916>
 800bb9a:	9802      	ldr	r0, [sp, #8]
 800bb9c:	4621      	mov	r1, r4
 800bb9e:	f000 fd5f 	bl	800c660 <__mcmp>
 800bba2:	2800      	cmp	r0, #0
 800bba4:	da5b      	bge.n	800bc5e <_dtoa_r+0x916>
 800bba6:	2300      	movs	r3, #0
 800bba8:	9902      	ldr	r1, [sp, #8]
 800bbaa:	220a      	movs	r2, #10
 800bbac:	4648      	mov	r0, r9
 800bbae:	f000 fafd 	bl	800c1ac <__multadd>
 800bbb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbb4:	9002      	str	r0, [sp, #8]
 800bbb6:	f107 38ff 	add.w	r8, r7, #4294967295
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	f000 8177 	beq.w	800beae <_dtoa_r+0xb66>
 800bbc0:	4629      	mov	r1, r5
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	220a      	movs	r2, #10
 800bbc6:	4648      	mov	r0, r9
 800bbc8:	f000 faf0 	bl	800c1ac <__multadd>
 800bbcc:	f1bb 0f00 	cmp.w	fp, #0
 800bbd0:	4605      	mov	r5, r0
 800bbd2:	dc6f      	bgt.n	800bcb4 <_dtoa_r+0x96c>
 800bbd4:	9b07      	ldr	r3, [sp, #28]
 800bbd6:	2b02      	cmp	r3, #2
 800bbd8:	dc49      	bgt.n	800bc6e <_dtoa_r+0x926>
 800bbda:	e06b      	b.n	800bcb4 <_dtoa_r+0x96c>
 800bbdc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bbde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bbe2:	e73c      	b.n	800ba5e <_dtoa_r+0x716>
 800bbe4:	3fe00000 	.word	0x3fe00000
 800bbe8:	40240000 	.word	0x40240000
 800bbec:	9b03      	ldr	r3, [sp, #12]
 800bbee:	1e5c      	subs	r4, r3, #1
 800bbf0:	9b08      	ldr	r3, [sp, #32]
 800bbf2:	42a3      	cmp	r3, r4
 800bbf4:	db09      	blt.n	800bc0a <_dtoa_r+0x8c2>
 800bbf6:	1b1c      	subs	r4, r3, r4
 800bbf8:	9b03      	ldr	r3, [sp, #12]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	f6bf af30 	bge.w	800ba60 <_dtoa_r+0x718>
 800bc00:	9b00      	ldr	r3, [sp, #0]
 800bc02:	9a03      	ldr	r2, [sp, #12]
 800bc04:	1a9e      	subs	r6, r3, r2
 800bc06:	2300      	movs	r3, #0
 800bc08:	e72b      	b.n	800ba62 <_dtoa_r+0x71a>
 800bc0a:	9b08      	ldr	r3, [sp, #32]
 800bc0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bc0e:	9408      	str	r4, [sp, #32]
 800bc10:	1ae3      	subs	r3, r4, r3
 800bc12:	441a      	add	r2, r3
 800bc14:	9e00      	ldr	r6, [sp, #0]
 800bc16:	9b03      	ldr	r3, [sp, #12]
 800bc18:	920d      	str	r2, [sp, #52]	@ 0x34
 800bc1a:	2400      	movs	r4, #0
 800bc1c:	e721      	b.n	800ba62 <_dtoa_r+0x71a>
 800bc1e:	9c08      	ldr	r4, [sp, #32]
 800bc20:	9e00      	ldr	r6, [sp, #0]
 800bc22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bc24:	e728      	b.n	800ba78 <_dtoa_r+0x730>
 800bc26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bc2a:	e751      	b.n	800bad0 <_dtoa_r+0x788>
 800bc2c:	9a08      	ldr	r2, [sp, #32]
 800bc2e:	9902      	ldr	r1, [sp, #8]
 800bc30:	e750      	b.n	800bad4 <_dtoa_r+0x78c>
 800bc32:	f8cd 8008 	str.w	r8, [sp, #8]
 800bc36:	e751      	b.n	800badc <_dtoa_r+0x794>
 800bc38:	2300      	movs	r3, #0
 800bc3a:	e779      	b.n	800bb30 <_dtoa_r+0x7e8>
 800bc3c:	9b04      	ldr	r3, [sp, #16]
 800bc3e:	e777      	b.n	800bb30 <_dtoa_r+0x7e8>
 800bc40:	2300      	movs	r3, #0
 800bc42:	9308      	str	r3, [sp, #32]
 800bc44:	e779      	b.n	800bb3a <_dtoa_r+0x7f2>
 800bc46:	d093      	beq.n	800bb70 <_dtoa_r+0x828>
 800bc48:	9a00      	ldr	r2, [sp, #0]
 800bc4a:	331c      	adds	r3, #28
 800bc4c:	441a      	add	r2, r3
 800bc4e:	9200      	str	r2, [sp, #0]
 800bc50:	9a06      	ldr	r2, [sp, #24]
 800bc52:	441a      	add	r2, r3
 800bc54:	441e      	add	r6, r3
 800bc56:	9206      	str	r2, [sp, #24]
 800bc58:	e78a      	b.n	800bb70 <_dtoa_r+0x828>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	e7f4      	b.n	800bc48 <_dtoa_r+0x900>
 800bc5e:	9b03      	ldr	r3, [sp, #12]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	46b8      	mov	r8, r7
 800bc64:	dc20      	bgt.n	800bca8 <_dtoa_r+0x960>
 800bc66:	469b      	mov	fp, r3
 800bc68:	9b07      	ldr	r3, [sp, #28]
 800bc6a:	2b02      	cmp	r3, #2
 800bc6c:	dd1e      	ble.n	800bcac <_dtoa_r+0x964>
 800bc6e:	f1bb 0f00 	cmp.w	fp, #0
 800bc72:	f47f adb1 	bne.w	800b7d8 <_dtoa_r+0x490>
 800bc76:	4621      	mov	r1, r4
 800bc78:	465b      	mov	r3, fp
 800bc7a:	2205      	movs	r2, #5
 800bc7c:	4648      	mov	r0, r9
 800bc7e:	f000 fa95 	bl	800c1ac <__multadd>
 800bc82:	4601      	mov	r1, r0
 800bc84:	4604      	mov	r4, r0
 800bc86:	9802      	ldr	r0, [sp, #8]
 800bc88:	f000 fcea 	bl	800c660 <__mcmp>
 800bc8c:	2800      	cmp	r0, #0
 800bc8e:	f77f ada3 	ble.w	800b7d8 <_dtoa_r+0x490>
 800bc92:	4656      	mov	r6, sl
 800bc94:	2331      	movs	r3, #49	@ 0x31
 800bc96:	f806 3b01 	strb.w	r3, [r6], #1
 800bc9a:	f108 0801 	add.w	r8, r8, #1
 800bc9e:	e59f      	b.n	800b7e0 <_dtoa_r+0x498>
 800bca0:	9c03      	ldr	r4, [sp, #12]
 800bca2:	46b8      	mov	r8, r7
 800bca4:	4625      	mov	r5, r4
 800bca6:	e7f4      	b.n	800bc92 <_dtoa_r+0x94a>
 800bca8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bcac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	f000 8101 	beq.w	800beb6 <_dtoa_r+0xb6e>
 800bcb4:	2e00      	cmp	r6, #0
 800bcb6:	dd05      	ble.n	800bcc4 <_dtoa_r+0x97c>
 800bcb8:	4629      	mov	r1, r5
 800bcba:	4632      	mov	r2, r6
 800bcbc:	4648      	mov	r0, r9
 800bcbe:	f000 fc63 	bl	800c588 <__lshift>
 800bcc2:	4605      	mov	r5, r0
 800bcc4:	9b08      	ldr	r3, [sp, #32]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d05c      	beq.n	800bd84 <_dtoa_r+0xa3c>
 800bcca:	6869      	ldr	r1, [r5, #4]
 800bccc:	4648      	mov	r0, r9
 800bcce:	f000 fa0b 	bl	800c0e8 <_Balloc>
 800bcd2:	4606      	mov	r6, r0
 800bcd4:	b928      	cbnz	r0, 800bce2 <_dtoa_r+0x99a>
 800bcd6:	4b82      	ldr	r3, [pc, #520]	@ (800bee0 <_dtoa_r+0xb98>)
 800bcd8:	4602      	mov	r2, r0
 800bcda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bcde:	f7ff bb4a 	b.w	800b376 <_dtoa_r+0x2e>
 800bce2:	692a      	ldr	r2, [r5, #16]
 800bce4:	3202      	adds	r2, #2
 800bce6:	0092      	lsls	r2, r2, #2
 800bce8:	f105 010c 	add.w	r1, r5, #12
 800bcec:	300c      	adds	r0, #12
 800bcee:	f001 ff69 	bl	800dbc4 <memcpy>
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	4631      	mov	r1, r6
 800bcf6:	4648      	mov	r0, r9
 800bcf8:	f000 fc46 	bl	800c588 <__lshift>
 800bcfc:	f10a 0301 	add.w	r3, sl, #1
 800bd00:	9300      	str	r3, [sp, #0]
 800bd02:	eb0a 030b 	add.w	r3, sl, fp
 800bd06:	9308      	str	r3, [sp, #32]
 800bd08:	9b04      	ldr	r3, [sp, #16]
 800bd0a:	f003 0301 	and.w	r3, r3, #1
 800bd0e:	462f      	mov	r7, r5
 800bd10:	9306      	str	r3, [sp, #24]
 800bd12:	4605      	mov	r5, r0
 800bd14:	9b00      	ldr	r3, [sp, #0]
 800bd16:	9802      	ldr	r0, [sp, #8]
 800bd18:	4621      	mov	r1, r4
 800bd1a:	f103 3bff 	add.w	fp, r3, #4294967295
 800bd1e:	f7ff fa89 	bl	800b234 <quorem>
 800bd22:	4603      	mov	r3, r0
 800bd24:	3330      	adds	r3, #48	@ 0x30
 800bd26:	9003      	str	r0, [sp, #12]
 800bd28:	4639      	mov	r1, r7
 800bd2a:	9802      	ldr	r0, [sp, #8]
 800bd2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd2e:	f000 fc97 	bl	800c660 <__mcmp>
 800bd32:	462a      	mov	r2, r5
 800bd34:	9004      	str	r0, [sp, #16]
 800bd36:	4621      	mov	r1, r4
 800bd38:	4648      	mov	r0, r9
 800bd3a:	f000 fcad 	bl	800c698 <__mdiff>
 800bd3e:	68c2      	ldr	r2, [r0, #12]
 800bd40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd42:	4606      	mov	r6, r0
 800bd44:	bb02      	cbnz	r2, 800bd88 <_dtoa_r+0xa40>
 800bd46:	4601      	mov	r1, r0
 800bd48:	9802      	ldr	r0, [sp, #8]
 800bd4a:	f000 fc89 	bl	800c660 <__mcmp>
 800bd4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd50:	4602      	mov	r2, r0
 800bd52:	4631      	mov	r1, r6
 800bd54:	4648      	mov	r0, r9
 800bd56:	920c      	str	r2, [sp, #48]	@ 0x30
 800bd58:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd5a:	f000 fa05 	bl	800c168 <_Bfree>
 800bd5e:	9b07      	ldr	r3, [sp, #28]
 800bd60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bd62:	9e00      	ldr	r6, [sp, #0]
 800bd64:	ea42 0103 	orr.w	r1, r2, r3
 800bd68:	9b06      	ldr	r3, [sp, #24]
 800bd6a:	4319      	orrs	r1, r3
 800bd6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd6e:	d10d      	bne.n	800bd8c <_dtoa_r+0xa44>
 800bd70:	2b39      	cmp	r3, #57	@ 0x39
 800bd72:	d027      	beq.n	800bdc4 <_dtoa_r+0xa7c>
 800bd74:	9a04      	ldr	r2, [sp, #16]
 800bd76:	2a00      	cmp	r2, #0
 800bd78:	dd01      	ble.n	800bd7e <_dtoa_r+0xa36>
 800bd7a:	9b03      	ldr	r3, [sp, #12]
 800bd7c:	3331      	adds	r3, #49	@ 0x31
 800bd7e:	f88b 3000 	strb.w	r3, [fp]
 800bd82:	e52e      	b.n	800b7e2 <_dtoa_r+0x49a>
 800bd84:	4628      	mov	r0, r5
 800bd86:	e7b9      	b.n	800bcfc <_dtoa_r+0x9b4>
 800bd88:	2201      	movs	r2, #1
 800bd8a:	e7e2      	b.n	800bd52 <_dtoa_r+0xa0a>
 800bd8c:	9904      	ldr	r1, [sp, #16]
 800bd8e:	2900      	cmp	r1, #0
 800bd90:	db04      	blt.n	800bd9c <_dtoa_r+0xa54>
 800bd92:	9807      	ldr	r0, [sp, #28]
 800bd94:	4301      	orrs	r1, r0
 800bd96:	9806      	ldr	r0, [sp, #24]
 800bd98:	4301      	orrs	r1, r0
 800bd9a:	d120      	bne.n	800bdde <_dtoa_r+0xa96>
 800bd9c:	2a00      	cmp	r2, #0
 800bd9e:	ddee      	ble.n	800bd7e <_dtoa_r+0xa36>
 800bda0:	9902      	ldr	r1, [sp, #8]
 800bda2:	9300      	str	r3, [sp, #0]
 800bda4:	2201      	movs	r2, #1
 800bda6:	4648      	mov	r0, r9
 800bda8:	f000 fbee 	bl	800c588 <__lshift>
 800bdac:	4621      	mov	r1, r4
 800bdae:	9002      	str	r0, [sp, #8]
 800bdb0:	f000 fc56 	bl	800c660 <__mcmp>
 800bdb4:	2800      	cmp	r0, #0
 800bdb6:	9b00      	ldr	r3, [sp, #0]
 800bdb8:	dc02      	bgt.n	800bdc0 <_dtoa_r+0xa78>
 800bdba:	d1e0      	bne.n	800bd7e <_dtoa_r+0xa36>
 800bdbc:	07da      	lsls	r2, r3, #31
 800bdbe:	d5de      	bpl.n	800bd7e <_dtoa_r+0xa36>
 800bdc0:	2b39      	cmp	r3, #57	@ 0x39
 800bdc2:	d1da      	bne.n	800bd7a <_dtoa_r+0xa32>
 800bdc4:	2339      	movs	r3, #57	@ 0x39
 800bdc6:	f88b 3000 	strb.w	r3, [fp]
 800bdca:	4633      	mov	r3, r6
 800bdcc:	461e      	mov	r6, r3
 800bdce:	3b01      	subs	r3, #1
 800bdd0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bdd4:	2a39      	cmp	r2, #57	@ 0x39
 800bdd6:	d04e      	beq.n	800be76 <_dtoa_r+0xb2e>
 800bdd8:	3201      	adds	r2, #1
 800bdda:	701a      	strb	r2, [r3, #0]
 800bddc:	e501      	b.n	800b7e2 <_dtoa_r+0x49a>
 800bdde:	2a00      	cmp	r2, #0
 800bde0:	dd03      	ble.n	800bdea <_dtoa_r+0xaa2>
 800bde2:	2b39      	cmp	r3, #57	@ 0x39
 800bde4:	d0ee      	beq.n	800bdc4 <_dtoa_r+0xa7c>
 800bde6:	3301      	adds	r3, #1
 800bde8:	e7c9      	b.n	800bd7e <_dtoa_r+0xa36>
 800bdea:	9a00      	ldr	r2, [sp, #0]
 800bdec:	9908      	ldr	r1, [sp, #32]
 800bdee:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bdf2:	428a      	cmp	r2, r1
 800bdf4:	d028      	beq.n	800be48 <_dtoa_r+0xb00>
 800bdf6:	9902      	ldr	r1, [sp, #8]
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	220a      	movs	r2, #10
 800bdfc:	4648      	mov	r0, r9
 800bdfe:	f000 f9d5 	bl	800c1ac <__multadd>
 800be02:	42af      	cmp	r7, r5
 800be04:	9002      	str	r0, [sp, #8]
 800be06:	f04f 0300 	mov.w	r3, #0
 800be0a:	f04f 020a 	mov.w	r2, #10
 800be0e:	4639      	mov	r1, r7
 800be10:	4648      	mov	r0, r9
 800be12:	d107      	bne.n	800be24 <_dtoa_r+0xadc>
 800be14:	f000 f9ca 	bl	800c1ac <__multadd>
 800be18:	4607      	mov	r7, r0
 800be1a:	4605      	mov	r5, r0
 800be1c:	9b00      	ldr	r3, [sp, #0]
 800be1e:	3301      	adds	r3, #1
 800be20:	9300      	str	r3, [sp, #0]
 800be22:	e777      	b.n	800bd14 <_dtoa_r+0x9cc>
 800be24:	f000 f9c2 	bl	800c1ac <__multadd>
 800be28:	4629      	mov	r1, r5
 800be2a:	4607      	mov	r7, r0
 800be2c:	2300      	movs	r3, #0
 800be2e:	220a      	movs	r2, #10
 800be30:	4648      	mov	r0, r9
 800be32:	f000 f9bb 	bl	800c1ac <__multadd>
 800be36:	4605      	mov	r5, r0
 800be38:	e7f0      	b.n	800be1c <_dtoa_r+0xad4>
 800be3a:	f1bb 0f00 	cmp.w	fp, #0
 800be3e:	bfcc      	ite	gt
 800be40:	465e      	movgt	r6, fp
 800be42:	2601      	movle	r6, #1
 800be44:	4456      	add	r6, sl
 800be46:	2700      	movs	r7, #0
 800be48:	9902      	ldr	r1, [sp, #8]
 800be4a:	9300      	str	r3, [sp, #0]
 800be4c:	2201      	movs	r2, #1
 800be4e:	4648      	mov	r0, r9
 800be50:	f000 fb9a 	bl	800c588 <__lshift>
 800be54:	4621      	mov	r1, r4
 800be56:	9002      	str	r0, [sp, #8]
 800be58:	f000 fc02 	bl	800c660 <__mcmp>
 800be5c:	2800      	cmp	r0, #0
 800be5e:	dcb4      	bgt.n	800bdca <_dtoa_r+0xa82>
 800be60:	d102      	bne.n	800be68 <_dtoa_r+0xb20>
 800be62:	9b00      	ldr	r3, [sp, #0]
 800be64:	07db      	lsls	r3, r3, #31
 800be66:	d4b0      	bmi.n	800bdca <_dtoa_r+0xa82>
 800be68:	4633      	mov	r3, r6
 800be6a:	461e      	mov	r6, r3
 800be6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800be70:	2a30      	cmp	r2, #48	@ 0x30
 800be72:	d0fa      	beq.n	800be6a <_dtoa_r+0xb22>
 800be74:	e4b5      	b.n	800b7e2 <_dtoa_r+0x49a>
 800be76:	459a      	cmp	sl, r3
 800be78:	d1a8      	bne.n	800bdcc <_dtoa_r+0xa84>
 800be7a:	2331      	movs	r3, #49	@ 0x31
 800be7c:	f108 0801 	add.w	r8, r8, #1
 800be80:	f88a 3000 	strb.w	r3, [sl]
 800be84:	e4ad      	b.n	800b7e2 <_dtoa_r+0x49a>
 800be86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800be88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bee4 <_dtoa_r+0xb9c>
 800be8c:	b11b      	cbz	r3, 800be96 <_dtoa_r+0xb4e>
 800be8e:	f10a 0308 	add.w	r3, sl, #8
 800be92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800be94:	6013      	str	r3, [r2, #0]
 800be96:	4650      	mov	r0, sl
 800be98:	b017      	add	sp, #92	@ 0x5c
 800be9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be9e:	9b07      	ldr	r3, [sp, #28]
 800bea0:	2b01      	cmp	r3, #1
 800bea2:	f77f ae2e 	ble.w	800bb02 <_dtoa_r+0x7ba>
 800bea6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bea8:	9308      	str	r3, [sp, #32]
 800beaa:	2001      	movs	r0, #1
 800beac:	e64d      	b.n	800bb4a <_dtoa_r+0x802>
 800beae:	f1bb 0f00 	cmp.w	fp, #0
 800beb2:	f77f aed9 	ble.w	800bc68 <_dtoa_r+0x920>
 800beb6:	4656      	mov	r6, sl
 800beb8:	9802      	ldr	r0, [sp, #8]
 800beba:	4621      	mov	r1, r4
 800bebc:	f7ff f9ba 	bl	800b234 <quorem>
 800bec0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bec4:	f806 3b01 	strb.w	r3, [r6], #1
 800bec8:	eba6 020a 	sub.w	r2, r6, sl
 800becc:	4593      	cmp	fp, r2
 800bece:	ddb4      	ble.n	800be3a <_dtoa_r+0xaf2>
 800bed0:	9902      	ldr	r1, [sp, #8]
 800bed2:	2300      	movs	r3, #0
 800bed4:	220a      	movs	r2, #10
 800bed6:	4648      	mov	r0, r9
 800bed8:	f000 f968 	bl	800c1ac <__multadd>
 800bedc:	9002      	str	r0, [sp, #8]
 800bede:	e7eb      	b.n	800beb8 <_dtoa_r+0xb70>
 800bee0:	0801022d 	.word	0x0801022d
 800bee4:	080101b1 	.word	0x080101b1

0800bee8 <_free_r>:
 800bee8:	b538      	push	{r3, r4, r5, lr}
 800beea:	4605      	mov	r5, r0
 800beec:	2900      	cmp	r1, #0
 800beee:	d041      	beq.n	800bf74 <_free_r+0x8c>
 800bef0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bef4:	1f0c      	subs	r4, r1, #4
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	bfb8      	it	lt
 800befa:	18e4      	addlt	r4, r4, r3
 800befc:	f000 f8e8 	bl	800c0d0 <__malloc_lock>
 800bf00:	4a1d      	ldr	r2, [pc, #116]	@ (800bf78 <_free_r+0x90>)
 800bf02:	6813      	ldr	r3, [r2, #0]
 800bf04:	b933      	cbnz	r3, 800bf14 <_free_r+0x2c>
 800bf06:	6063      	str	r3, [r4, #4]
 800bf08:	6014      	str	r4, [r2, #0]
 800bf0a:	4628      	mov	r0, r5
 800bf0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf10:	f000 b8e4 	b.w	800c0dc <__malloc_unlock>
 800bf14:	42a3      	cmp	r3, r4
 800bf16:	d908      	bls.n	800bf2a <_free_r+0x42>
 800bf18:	6820      	ldr	r0, [r4, #0]
 800bf1a:	1821      	adds	r1, r4, r0
 800bf1c:	428b      	cmp	r3, r1
 800bf1e:	bf01      	itttt	eq
 800bf20:	6819      	ldreq	r1, [r3, #0]
 800bf22:	685b      	ldreq	r3, [r3, #4]
 800bf24:	1809      	addeq	r1, r1, r0
 800bf26:	6021      	streq	r1, [r4, #0]
 800bf28:	e7ed      	b.n	800bf06 <_free_r+0x1e>
 800bf2a:	461a      	mov	r2, r3
 800bf2c:	685b      	ldr	r3, [r3, #4]
 800bf2e:	b10b      	cbz	r3, 800bf34 <_free_r+0x4c>
 800bf30:	42a3      	cmp	r3, r4
 800bf32:	d9fa      	bls.n	800bf2a <_free_r+0x42>
 800bf34:	6811      	ldr	r1, [r2, #0]
 800bf36:	1850      	adds	r0, r2, r1
 800bf38:	42a0      	cmp	r0, r4
 800bf3a:	d10b      	bne.n	800bf54 <_free_r+0x6c>
 800bf3c:	6820      	ldr	r0, [r4, #0]
 800bf3e:	4401      	add	r1, r0
 800bf40:	1850      	adds	r0, r2, r1
 800bf42:	4283      	cmp	r3, r0
 800bf44:	6011      	str	r1, [r2, #0]
 800bf46:	d1e0      	bne.n	800bf0a <_free_r+0x22>
 800bf48:	6818      	ldr	r0, [r3, #0]
 800bf4a:	685b      	ldr	r3, [r3, #4]
 800bf4c:	6053      	str	r3, [r2, #4]
 800bf4e:	4408      	add	r0, r1
 800bf50:	6010      	str	r0, [r2, #0]
 800bf52:	e7da      	b.n	800bf0a <_free_r+0x22>
 800bf54:	d902      	bls.n	800bf5c <_free_r+0x74>
 800bf56:	230c      	movs	r3, #12
 800bf58:	602b      	str	r3, [r5, #0]
 800bf5a:	e7d6      	b.n	800bf0a <_free_r+0x22>
 800bf5c:	6820      	ldr	r0, [r4, #0]
 800bf5e:	1821      	adds	r1, r4, r0
 800bf60:	428b      	cmp	r3, r1
 800bf62:	bf04      	itt	eq
 800bf64:	6819      	ldreq	r1, [r3, #0]
 800bf66:	685b      	ldreq	r3, [r3, #4]
 800bf68:	6063      	str	r3, [r4, #4]
 800bf6a:	bf04      	itt	eq
 800bf6c:	1809      	addeq	r1, r1, r0
 800bf6e:	6021      	streq	r1, [r4, #0]
 800bf70:	6054      	str	r4, [r2, #4]
 800bf72:	e7ca      	b.n	800bf0a <_free_r+0x22>
 800bf74:	bd38      	pop	{r3, r4, r5, pc}
 800bf76:	bf00      	nop
 800bf78:	20006960 	.word	0x20006960

0800bf7c <malloc>:
 800bf7c:	4b02      	ldr	r3, [pc, #8]	@ (800bf88 <malloc+0xc>)
 800bf7e:	4601      	mov	r1, r0
 800bf80:	6818      	ldr	r0, [r3, #0]
 800bf82:	f000 b825 	b.w	800bfd0 <_malloc_r>
 800bf86:	bf00      	nop
 800bf88:	20000240 	.word	0x20000240

0800bf8c <sbrk_aligned>:
 800bf8c:	b570      	push	{r4, r5, r6, lr}
 800bf8e:	4e0f      	ldr	r6, [pc, #60]	@ (800bfcc <sbrk_aligned+0x40>)
 800bf90:	460c      	mov	r4, r1
 800bf92:	6831      	ldr	r1, [r6, #0]
 800bf94:	4605      	mov	r5, r0
 800bf96:	b911      	cbnz	r1, 800bf9e <sbrk_aligned+0x12>
 800bf98:	f001 fe04 	bl	800dba4 <_sbrk_r>
 800bf9c:	6030      	str	r0, [r6, #0]
 800bf9e:	4621      	mov	r1, r4
 800bfa0:	4628      	mov	r0, r5
 800bfa2:	f001 fdff 	bl	800dba4 <_sbrk_r>
 800bfa6:	1c43      	adds	r3, r0, #1
 800bfa8:	d103      	bne.n	800bfb2 <sbrk_aligned+0x26>
 800bfaa:	f04f 34ff 	mov.w	r4, #4294967295
 800bfae:	4620      	mov	r0, r4
 800bfb0:	bd70      	pop	{r4, r5, r6, pc}
 800bfb2:	1cc4      	adds	r4, r0, #3
 800bfb4:	f024 0403 	bic.w	r4, r4, #3
 800bfb8:	42a0      	cmp	r0, r4
 800bfba:	d0f8      	beq.n	800bfae <sbrk_aligned+0x22>
 800bfbc:	1a21      	subs	r1, r4, r0
 800bfbe:	4628      	mov	r0, r5
 800bfc0:	f001 fdf0 	bl	800dba4 <_sbrk_r>
 800bfc4:	3001      	adds	r0, #1
 800bfc6:	d1f2      	bne.n	800bfae <sbrk_aligned+0x22>
 800bfc8:	e7ef      	b.n	800bfaa <sbrk_aligned+0x1e>
 800bfca:	bf00      	nop
 800bfcc:	2000695c 	.word	0x2000695c

0800bfd0 <_malloc_r>:
 800bfd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfd4:	1ccd      	adds	r5, r1, #3
 800bfd6:	f025 0503 	bic.w	r5, r5, #3
 800bfda:	3508      	adds	r5, #8
 800bfdc:	2d0c      	cmp	r5, #12
 800bfde:	bf38      	it	cc
 800bfe0:	250c      	movcc	r5, #12
 800bfe2:	2d00      	cmp	r5, #0
 800bfe4:	4606      	mov	r6, r0
 800bfe6:	db01      	blt.n	800bfec <_malloc_r+0x1c>
 800bfe8:	42a9      	cmp	r1, r5
 800bfea:	d904      	bls.n	800bff6 <_malloc_r+0x26>
 800bfec:	230c      	movs	r3, #12
 800bfee:	6033      	str	r3, [r6, #0]
 800bff0:	2000      	movs	r0, #0
 800bff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bff6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c0cc <_malloc_r+0xfc>
 800bffa:	f000 f869 	bl	800c0d0 <__malloc_lock>
 800bffe:	f8d8 3000 	ldr.w	r3, [r8]
 800c002:	461c      	mov	r4, r3
 800c004:	bb44      	cbnz	r4, 800c058 <_malloc_r+0x88>
 800c006:	4629      	mov	r1, r5
 800c008:	4630      	mov	r0, r6
 800c00a:	f7ff ffbf 	bl	800bf8c <sbrk_aligned>
 800c00e:	1c43      	adds	r3, r0, #1
 800c010:	4604      	mov	r4, r0
 800c012:	d158      	bne.n	800c0c6 <_malloc_r+0xf6>
 800c014:	f8d8 4000 	ldr.w	r4, [r8]
 800c018:	4627      	mov	r7, r4
 800c01a:	2f00      	cmp	r7, #0
 800c01c:	d143      	bne.n	800c0a6 <_malloc_r+0xd6>
 800c01e:	2c00      	cmp	r4, #0
 800c020:	d04b      	beq.n	800c0ba <_malloc_r+0xea>
 800c022:	6823      	ldr	r3, [r4, #0]
 800c024:	4639      	mov	r1, r7
 800c026:	4630      	mov	r0, r6
 800c028:	eb04 0903 	add.w	r9, r4, r3
 800c02c:	f001 fdba 	bl	800dba4 <_sbrk_r>
 800c030:	4581      	cmp	r9, r0
 800c032:	d142      	bne.n	800c0ba <_malloc_r+0xea>
 800c034:	6821      	ldr	r1, [r4, #0]
 800c036:	1a6d      	subs	r5, r5, r1
 800c038:	4629      	mov	r1, r5
 800c03a:	4630      	mov	r0, r6
 800c03c:	f7ff ffa6 	bl	800bf8c <sbrk_aligned>
 800c040:	3001      	adds	r0, #1
 800c042:	d03a      	beq.n	800c0ba <_malloc_r+0xea>
 800c044:	6823      	ldr	r3, [r4, #0]
 800c046:	442b      	add	r3, r5
 800c048:	6023      	str	r3, [r4, #0]
 800c04a:	f8d8 3000 	ldr.w	r3, [r8]
 800c04e:	685a      	ldr	r2, [r3, #4]
 800c050:	bb62      	cbnz	r2, 800c0ac <_malloc_r+0xdc>
 800c052:	f8c8 7000 	str.w	r7, [r8]
 800c056:	e00f      	b.n	800c078 <_malloc_r+0xa8>
 800c058:	6822      	ldr	r2, [r4, #0]
 800c05a:	1b52      	subs	r2, r2, r5
 800c05c:	d420      	bmi.n	800c0a0 <_malloc_r+0xd0>
 800c05e:	2a0b      	cmp	r2, #11
 800c060:	d917      	bls.n	800c092 <_malloc_r+0xc2>
 800c062:	1961      	adds	r1, r4, r5
 800c064:	42a3      	cmp	r3, r4
 800c066:	6025      	str	r5, [r4, #0]
 800c068:	bf18      	it	ne
 800c06a:	6059      	strne	r1, [r3, #4]
 800c06c:	6863      	ldr	r3, [r4, #4]
 800c06e:	bf08      	it	eq
 800c070:	f8c8 1000 	streq.w	r1, [r8]
 800c074:	5162      	str	r2, [r4, r5]
 800c076:	604b      	str	r3, [r1, #4]
 800c078:	4630      	mov	r0, r6
 800c07a:	f000 f82f 	bl	800c0dc <__malloc_unlock>
 800c07e:	f104 000b 	add.w	r0, r4, #11
 800c082:	1d23      	adds	r3, r4, #4
 800c084:	f020 0007 	bic.w	r0, r0, #7
 800c088:	1ac2      	subs	r2, r0, r3
 800c08a:	bf1c      	itt	ne
 800c08c:	1a1b      	subne	r3, r3, r0
 800c08e:	50a3      	strne	r3, [r4, r2]
 800c090:	e7af      	b.n	800bff2 <_malloc_r+0x22>
 800c092:	6862      	ldr	r2, [r4, #4]
 800c094:	42a3      	cmp	r3, r4
 800c096:	bf0c      	ite	eq
 800c098:	f8c8 2000 	streq.w	r2, [r8]
 800c09c:	605a      	strne	r2, [r3, #4]
 800c09e:	e7eb      	b.n	800c078 <_malloc_r+0xa8>
 800c0a0:	4623      	mov	r3, r4
 800c0a2:	6864      	ldr	r4, [r4, #4]
 800c0a4:	e7ae      	b.n	800c004 <_malloc_r+0x34>
 800c0a6:	463c      	mov	r4, r7
 800c0a8:	687f      	ldr	r7, [r7, #4]
 800c0aa:	e7b6      	b.n	800c01a <_malloc_r+0x4a>
 800c0ac:	461a      	mov	r2, r3
 800c0ae:	685b      	ldr	r3, [r3, #4]
 800c0b0:	42a3      	cmp	r3, r4
 800c0b2:	d1fb      	bne.n	800c0ac <_malloc_r+0xdc>
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	6053      	str	r3, [r2, #4]
 800c0b8:	e7de      	b.n	800c078 <_malloc_r+0xa8>
 800c0ba:	230c      	movs	r3, #12
 800c0bc:	6033      	str	r3, [r6, #0]
 800c0be:	4630      	mov	r0, r6
 800c0c0:	f000 f80c 	bl	800c0dc <__malloc_unlock>
 800c0c4:	e794      	b.n	800bff0 <_malloc_r+0x20>
 800c0c6:	6005      	str	r5, [r0, #0]
 800c0c8:	e7d6      	b.n	800c078 <_malloc_r+0xa8>
 800c0ca:	bf00      	nop
 800c0cc:	20006960 	.word	0x20006960

0800c0d0 <__malloc_lock>:
 800c0d0:	4801      	ldr	r0, [pc, #4]	@ (800c0d8 <__malloc_lock+0x8>)
 800c0d2:	f7ff b8a6 	b.w	800b222 <__retarget_lock_acquire_recursive>
 800c0d6:	bf00      	nop
 800c0d8:	20006958 	.word	0x20006958

0800c0dc <__malloc_unlock>:
 800c0dc:	4801      	ldr	r0, [pc, #4]	@ (800c0e4 <__malloc_unlock+0x8>)
 800c0de:	f7ff b8a1 	b.w	800b224 <__retarget_lock_release_recursive>
 800c0e2:	bf00      	nop
 800c0e4:	20006958 	.word	0x20006958

0800c0e8 <_Balloc>:
 800c0e8:	b570      	push	{r4, r5, r6, lr}
 800c0ea:	69c6      	ldr	r6, [r0, #28]
 800c0ec:	4604      	mov	r4, r0
 800c0ee:	460d      	mov	r5, r1
 800c0f0:	b976      	cbnz	r6, 800c110 <_Balloc+0x28>
 800c0f2:	2010      	movs	r0, #16
 800c0f4:	f7ff ff42 	bl	800bf7c <malloc>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	61e0      	str	r0, [r4, #28]
 800c0fc:	b920      	cbnz	r0, 800c108 <_Balloc+0x20>
 800c0fe:	4b18      	ldr	r3, [pc, #96]	@ (800c160 <_Balloc+0x78>)
 800c100:	4818      	ldr	r0, [pc, #96]	@ (800c164 <_Balloc+0x7c>)
 800c102:	216b      	movs	r1, #107	@ 0x6b
 800c104:	f001 fd74 	bl	800dbf0 <__assert_func>
 800c108:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c10c:	6006      	str	r6, [r0, #0]
 800c10e:	60c6      	str	r6, [r0, #12]
 800c110:	69e6      	ldr	r6, [r4, #28]
 800c112:	68f3      	ldr	r3, [r6, #12]
 800c114:	b183      	cbz	r3, 800c138 <_Balloc+0x50>
 800c116:	69e3      	ldr	r3, [r4, #28]
 800c118:	68db      	ldr	r3, [r3, #12]
 800c11a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c11e:	b9b8      	cbnz	r0, 800c150 <_Balloc+0x68>
 800c120:	2101      	movs	r1, #1
 800c122:	fa01 f605 	lsl.w	r6, r1, r5
 800c126:	1d72      	adds	r2, r6, #5
 800c128:	0092      	lsls	r2, r2, #2
 800c12a:	4620      	mov	r0, r4
 800c12c:	f001 fd7e 	bl	800dc2c <_calloc_r>
 800c130:	b160      	cbz	r0, 800c14c <_Balloc+0x64>
 800c132:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c136:	e00e      	b.n	800c156 <_Balloc+0x6e>
 800c138:	2221      	movs	r2, #33	@ 0x21
 800c13a:	2104      	movs	r1, #4
 800c13c:	4620      	mov	r0, r4
 800c13e:	f001 fd75 	bl	800dc2c <_calloc_r>
 800c142:	69e3      	ldr	r3, [r4, #28]
 800c144:	60f0      	str	r0, [r6, #12]
 800c146:	68db      	ldr	r3, [r3, #12]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d1e4      	bne.n	800c116 <_Balloc+0x2e>
 800c14c:	2000      	movs	r0, #0
 800c14e:	bd70      	pop	{r4, r5, r6, pc}
 800c150:	6802      	ldr	r2, [r0, #0]
 800c152:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c156:	2300      	movs	r3, #0
 800c158:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c15c:	e7f7      	b.n	800c14e <_Balloc+0x66>
 800c15e:	bf00      	nop
 800c160:	080101be 	.word	0x080101be
 800c164:	0801023e 	.word	0x0801023e

0800c168 <_Bfree>:
 800c168:	b570      	push	{r4, r5, r6, lr}
 800c16a:	69c6      	ldr	r6, [r0, #28]
 800c16c:	4605      	mov	r5, r0
 800c16e:	460c      	mov	r4, r1
 800c170:	b976      	cbnz	r6, 800c190 <_Bfree+0x28>
 800c172:	2010      	movs	r0, #16
 800c174:	f7ff ff02 	bl	800bf7c <malloc>
 800c178:	4602      	mov	r2, r0
 800c17a:	61e8      	str	r0, [r5, #28]
 800c17c:	b920      	cbnz	r0, 800c188 <_Bfree+0x20>
 800c17e:	4b09      	ldr	r3, [pc, #36]	@ (800c1a4 <_Bfree+0x3c>)
 800c180:	4809      	ldr	r0, [pc, #36]	@ (800c1a8 <_Bfree+0x40>)
 800c182:	218f      	movs	r1, #143	@ 0x8f
 800c184:	f001 fd34 	bl	800dbf0 <__assert_func>
 800c188:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c18c:	6006      	str	r6, [r0, #0]
 800c18e:	60c6      	str	r6, [r0, #12]
 800c190:	b13c      	cbz	r4, 800c1a2 <_Bfree+0x3a>
 800c192:	69eb      	ldr	r3, [r5, #28]
 800c194:	6862      	ldr	r2, [r4, #4]
 800c196:	68db      	ldr	r3, [r3, #12]
 800c198:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c19c:	6021      	str	r1, [r4, #0]
 800c19e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c1a2:	bd70      	pop	{r4, r5, r6, pc}
 800c1a4:	080101be 	.word	0x080101be
 800c1a8:	0801023e 	.word	0x0801023e

0800c1ac <__multadd>:
 800c1ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1b0:	690d      	ldr	r5, [r1, #16]
 800c1b2:	4607      	mov	r7, r0
 800c1b4:	460c      	mov	r4, r1
 800c1b6:	461e      	mov	r6, r3
 800c1b8:	f101 0c14 	add.w	ip, r1, #20
 800c1bc:	2000      	movs	r0, #0
 800c1be:	f8dc 3000 	ldr.w	r3, [ip]
 800c1c2:	b299      	uxth	r1, r3
 800c1c4:	fb02 6101 	mla	r1, r2, r1, r6
 800c1c8:	0c1e      	lsrs	r6, r3, #16
 800c1ca:	0c0b      	lsrs	r3, r1, #16
 800c1cc:	fb02 3306 	mla	r3, r2, r6, r3
 800c1d0:	b289      	uxth	r1, r1
 800c1d2:	3001      	adds	r0, #1
 800c1d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c1d8:	4285      	cmp	r5, r0
 800c1da:	f84c 1b04 	str.w	r1, [ip], #4
 800c1de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c1e2:	dcec      	bgt.n	800c1be <__multadd+0x12>
 800c1e4:	b30e      	cbz	r6, 800c22a <__multadd+0x7e>
 800c1e6:	68a3      	ldr	r3, [r4, #8]
 800c1e8:	42ab      	cmp	r3, r5
 800c1ea:	dc19      	bgt.n	800c220 <__multadd+0x74>
 800c1ec:	6861      	ldr	r1, [r4, #4]
 800c1ee:	4638      	mov	r0, r7
 800c1f0:	3101      	adds	r1, #1
 800c1f2:	f7ff ff79 	bl	800c0e8 <_Balloc>
 800c1f6:	4680      	mov	r8, r0
 800c1f8:	b928      	cbnz	r0, 800c206 <__multadd+0x5a>
 800c1fa:	4602      	mov	r2, r0
 800c1fc:	4b0c      	ldr	r3, [pc, #48]	@ (800c230 <__multadd+0x84>)
 800c1fe:	480d      	ldr	r0, [pc, #52]	@ (800c234 <__multadd+0x88>)
 800c200:	21ba      	movs	r1, #186	@ 0xba
 800c202:	f001 fcf5 	bl	800dbf0 <__assert_func>
 800c206:	6922      	ldr	r2, [r4, #16]
 800c208:	3202      	adds	r2, #2
 800c20a:	f104 010c 	add.w	r1, r4, #12
 800c20e:	0092      	lsls	r2, r2, #2
 800c210:	300c      	adds	r0, #12
 800c212:	f001 fcd7 	bl	800dbc4 <memcpy>
 800c216:	4621      	mov	r1, r4
 800c218:	4638      	mov	r0, r7
 800c21a:	f7ff ffa5 	bl	800c168 <_Bfree>
 800c21e:	4644      	mov	r4, r8
 800c220:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c224:	3501      	adds	r5, #1
 800c226:	615e      	str	r6, [r3, #20]
 800c228:	6125      	str	r5, [r4, #16]
 800c22a:	4620      	mov	r0, r4
 800c22c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c230:	0801022d 	.word	0x0801022d
 800c234:	0801023e 	.word	0x0801023e

0800c238 <__s2b>:
 800c238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c23c:	460c      	mov	r4, r1
 800c23e:	4615      	mov	r5, r2
 800c240:	461f      	mov	r7, r3
 800c242:	2209      	movs	r2, #9
 800c244:	3308      	adds	r3, #8
 800c246:	4606      	mov	r6, r0
 800c248:	fb93 f3f2 	sdiv	r3, r3, r2
 800c24c:	2100      	movs	r1, #0
 800c24e:	2201      	movs	r2, #1
 800c250:	429a      	cmp	r2, r3
 800c252:	db09      	blt.n	800c268 <__s2b+0x30>
 800c254:	4630      	mov	r0, r6
 800c256:	f7ff ff47 	bl	800c0e8 <_Balloc>
 800c25a:	b940      	cbnz	r0, 800c26e <__s2b+0x36>
 800c25c:	4602      	mov	r2, r0
 800c25e:	4b19      	ldr	r3, [pc, #100]	@ (800c2c4 <__s2b+0x8c>)
 800c260:	4819      	ldr	r0, [pc, #100]	@ (800c2c8 <__s2b+0x90>)
 800c262:	21d3      	movs	r1, #211	@ 0xd3
 800c264:	f001 fcc4 	bl	800dbf0 <__assert_func>
 800c268:	0052      	lsls	r2, r2, #1
 800c26a:	3101      	adds	r1, #1
 800c26c:	e7f0      	b.n	800c250 <__s2b+0x18>
 800c26e:	9b08      	ldr	r3, [sp, #32]
 800c270:	6143      	str	r3, [r0, #20]
 800c272:	2d09      	cmp	r5, #9
 800c274:	f04f 0301 	mov.w	r3, #1
 800c278:	6103      	str	r3, [r0, #16]
 800c27a:	dd16      	ble.n	800c2aa <__s2b+0x72>
 800c27c:	f104 0909 	add.w	r9, r4, #9
 800c280:	46c8      	mov	r8, r9
 800c282:	442c      	add	r4, r5
 800c284:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c288:	4601      	mov	r1, r0
 800c28a:	3b30      	subs	r3, #48	@ 0x30
 800c28c:	220a      	movs	r2, #10
 800c28e:	4630      	mov	r0, r6
 800c290:	f7ff ff8c 	bl	800c1ac <__multadd>
 800c294:	45a0      	cmp	r8, r4
 800c296:	d1f5      	bne.n	800c284 <__s2b+0x4c>
 800c298:	f1a5 0408 	sub.w	r4, r5, #8
 800c29c:	444c      	add	r4, r9
 800c29e:	1b2d      	subs	r5, r5, r4
 800c2a0:	1963      	adds	r3, r4, r5
 800c2a2:	42bb      	cmp	r3, r7
 800c2a4:	db04      	blt.n	800c2b0 <__s2b+0x78>
 800c2a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2aa:	340a      	adds	r4, #10
 800c2ac:	2509      	movs	r5, #9
 800c2ae:	e7f6      	b.n	800c29e <__s2b+0x66>
 800c2b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c2b4:	4601      	mov	r1, r0
 800c2b6:	3b30      	subs	r3, #48	@ 0x30
 800c2b8:	220a      	movs	r2, #10
 800c2ba:	4630      	mov	r0, r6
 800c2bc:	f7ff ff76 	bl	800c1ac <__multadd>
 800c2c0:	e7ee      	b.n	800c2a0 <__s2b+0x68>
 800c2c2:	bf00      	nop
 800c2c4:	0801022d 	.word	0x0801022d
 800c2c8:	0801023e 	.word	0x0801023e

0800c2cc <__hi0bits>:
 800c2cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	bf36      	itet	cc
 800c2d4:	0403      	lslcc	r3, r0, #16
 800c2d6:	2000      	movcs	r0, #0
 800c2d8:	2010      	movcc	r0, #16
 800c2da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c2de:	bf3c      	itt	cc
 800c2e0:	021b      	lslcc	r3, r3, #8
 800c2e2:	3008      	addcc	r0, #8
 800c2e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c2e8:	bf3c      	itt	cc
 800c2ea:	011b      	lslcc	r3, r3, #4
 800c2ec:	3004      	addcc	r0, #4
 800c2ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2f2:	bf3c      	itt	cc
 800c2f4:	009b      	lslcc	r3, r3, #2
 800c2f6:	3002      	addcc	r0, #2
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	db05      	blt.n	800c308 <__hi0bits+0x3c>
 800c2fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c300:	f100 0001 	add.w	r0, r0, #1
 800c304:	bf08      	it	eq
 800c306:	2020      	moveq	r0, #32
 800c308:	4770      	bx	lr

0800c30a <__lo0bits>:
 800c30a:	6803      	ldr	r3, [r0, #0]
 800c30c:	4602      	mov	r2, r0
 800c30e:	f013 0007 	ands.w	r0, r3, #7
 800c312:	d00b      	beq.n	800c32c <__lo0bits+0x22>
 800c314:	07d9      	lsls	r1, r3, #31
 800c316:	d421      	bmi.n	800c35c <__lo0bits+0x52>
 800c318:	0798      	lsls	r0, r3, #30
 800c31a:	bf49      	itett	mi
 800c31c:	085b      	lsrmi	r3, r3, #1
 800c31e:	089b      	lsrpl	r3, r3, #2
 800c320:	2001      	movmi	r0, #1
 800c322:	6013      	strmi	r3, [r2, #0]
 800c324:	bf5c      	itt	pl
 800c326:	6013      	strpl	r3, [r2, #0]
 800c328:	2002      	movpl	r0, #2
 800c32a:	4770      	bx	lr
 800c32c:	b299      	uxth	r1, r3
 800c32e:	b909      	cbnz	r1, 800c334 <__lo0bits+0x2a>
 800c330:	0c1b      	lsrs	r3, r3, #16
 800c332:	2010      	movs	r0, #16
 800c334:	b2d9      	uxtb	r1, r3
 800c336:	b909      	cbnz	r1, 800c33c <__lo0bits+0x32>
 800c338:	3008      	adds	r0, #8
 800c33a:	0a1b      	lsrs	r3, r3, #8
 800c33c:	0719      	lsls	r1, r3, #28
 800c33e:	bf04      	itt	eq
 800c340:	091b      	lsreq	r3, r3, #4
 800c342:	3004      	addeq	r0, #4
 800c344:	0799      	lsls	r1, r3, #30
 800c346:	bf04      	itt	eq
 800c348:	089b      	lsreq	r3, r3, #2
 800c34a:	3002      	addeq	r0, #2
 800c34c:	07d9      	lsls	r1, r3, #31
 800c34e:	d403      	bmi.n	800c358 <__lo0bits+0x4e>
 800c350:	085b      	lsrs	r3, r3, #1
 800c352:	f100 0001 	add.w	r0, r0, #1
 800c356:	d003      	beq.n	800c360 <__lo0bits+0x56>
 800c358:	6013      	str	r3, [r2, #0]
 800c35a:	4770      	bx	lr
 800c35c:	2000      	movs	r0, #0
 800c35e:	4770      	bx	lr
 800c360:	2020      	movs	r0, #32
 800c362:	4770      	bx	lr

0800c364 <__i2b>:
 800c364:	b510      	push	{r4, lr}
 800c366:	460c      	mov	r4, r1
 800c368:	2101      	movs	r1, #1
 800c36a:	f7ff febd 	bl	800c0e8 <_Balloc>
 800c36e:	4602      	mov	r2, r0
 800c370:	b928      	cbnz	r0, 800c37e <__i2b+0x1a>
 800c372:	4b05      	ldr	r3, [pc, #20]	@ (800c388 <__i2b+0x24>)
 800c374:	4805      	ldr	r0, [pc, #20]	@ (800c38c <__i2b+0x28>)
 800c376:	f240 1145 	movw	r1, #325	@ 0x145
 800c37a:	f001 fc39 	bl	800dbf0 <__assert_func>
 800c37e:	2301      	movs	r3, #1
 800c380:	6144      	str	r4, [r0, #20]
 800c382:	6103      	str	r3, [r0, #16]
 800c384:	bd10      	pop	{r4, pc}
 800c386:	bf00      	nop
 800c388:	0801022d 	.word	0x0801022d
 800c38c:	0801023e 	.word	0x0801023e

0800c390 <__multiply>:
 800c390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c394:	4617      	mov	r7, r2
 800c396:	690a      	ldr	r2, [r1, #16]
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	429a      	cmp	r2, r3
 800c39c:	bfa8      	it	ge
 800c39e:	463b      	movge	r3, r7
 800c3a0:	4689      	mov	r9, r1
 800c3a2:	bfa4      	itt	ge
 800c3a4:	460f      	movge	r7, r1
 800c3a6:	4699      	movge	r9, r3
 800c3a8:	693d      	ldr	r5, [r7, #16]
 800c3aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	6879      	ldr	r1, [r7, #4]
 800c3b2:	eb05 060a 	add.w	r6, r5, sl
 800c3b6:	42b3      	cmp	r3, r6
 800c3b8:	b085      	sub	sp, #20
 800c3ba:	bfb8      	it	lt
 800c3bc:	3101      	addlt	r1, #1
 800c3be:	f7ff fe93 	bl	800c0e8 <_Balloc>
 800c3c2:	b930      	cbnz	r0, 800c3d2 <__multiply+0x42>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	4b41      	ldr	r3, [pc, #260]	@ (800c4cc <__multiply+0x13c>)
 800c3c8:	4841      	ldr	r0, [pc, #260]	@ (800c4d0 <__multiply+0x140>)
 800c3ca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c3ce:	f001 fc0f 	bl	800dbf0 <__assert_func>
 800c3d2:	f100 0414 	add.w	r4, r0, #20
 800c3d6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c3da:	4623      	mov	r3, r4
 800c3dc:	2200      	movs	r2, #0
 800c3de:	4573      	cmp	r3, lr
 800c3e0:	d320      	bcc.n	800c424 <__multiply+0x94>
 800c3e2:	f107 0814 	add.w	r8, r7, #20
 800c3e6:	f109 0114 	add.w	r1, r9, #20
 800c3ea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c3ee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c3f2:	9302      	str	r3, [sp, #8]
 800c3f4:	1beb      	subs	r3, r5, r7
 800c3f6:	3b15      	subs	r3, #21
 800c3f8:	f023 0303 	bic.w	r3, r3, #3
 800c3fc:	3304      	adds	r3, #4
 800c3fe:	3715      	adds	r7, #21
 800c400:	42bd      	cmp	r5, r7
 800c402:	bf38      	it	cc
 800c404:	2304      	movcc	r3, #4
 800c406:	9301      	str	r3, [sp, #4]
 800c408:	9b02      	ldr	r3, [sp, #8]
 800c40a:	9103      	str	r1, [sp, #12]
 800c40c:	428b      	cmp	r3, r1
 800c40e:	d80c      	bhi.n	800c42a <__multiply+0x9a>
 800c410:	2e00      	cmp	r6, #0
 800c412:	dd03      	ble.n	800c41c <__multiply+0x8c>
 800c414:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d055      	beq.n	800c4c8 <__multiply+0x138>
 800c41c:	6106      	str	r6, [r0, #16]
 800c41e:	b005      	add	sp, #20
 800c420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c424:	f843 2b04 	str.w	r2, [r3], #4
 800c428:	e7d9      	b.n	800c3de <__multiply+0x4e>
 800c42a:	f8b1 a000 	ldrh.w	sl, [r1]
 800c42e:	f1ba 0f00 	cmp.w	sl, #0
 800c432:	d01f      	beq.n	800c474 <__multiply+0xe4>
 800c434:	46c4      	mov	ip, r8
 800c436:	46a1      	mov	r9, r4
 800c438:	2700      	movs	r7, #0
 800c43a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c43e:	f8d9 3000 	ldr.w	r3, [r9]
 800c442:	fa1f fb82 	uxth.w	fp, r2
 800c446:	b29b      	uxth	r3, r3
 800c448:	fb0a 330b 	mla	r3, sl, fp, r3
 800c44c:	443b      	add	r3, r7
 800c44e:	f8d9 7000 	ldr.w	r7, [r9]
 800c452:	0c12      	lsrs	r2, r2, #16
 800c454:	0c3f      	lsrs	r7, r7, #16
 800c456:	fb0a 7202 	mla	r2, sl, r2, r7
 800c45a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c45e:	b29b      	uxth	r3, r3
 800c460:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c464:	4565      	cmp	r5, ip
 800c466:	f849 3b04 	str.w	r3, [r9], #4
 800c46a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c46e:	d8e4      	bhi.n	800c43a <__multiply+0xaa>
 800c470:	9b01      	ldr	r3, [sp, #4]
 800c472:	50e7      	str	r7, [r4, r3]
 800c474:	9b03      	ldr	r3, [sp, #12]
 800c476:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c47a:	3104      	adds	r1, #4
 800c47c:	f1b9 0f00 	cmp.w	r9, #0
 800c480:	d020      	beq.n	800c4c4 <__multiply+0x134>
 800c482:	6823      	ldr	r3, [r4, #0]
 800c484:	4647      	mov	r7, r8
 800c486:	46a4      	mov	ip, r4
 800c488:	f04f 0a00 	mov.w	sl, #0
 800c48c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c490:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c494:	fb09 220b 	mla	r2, r9, fp, r2
 800c498:	4452      	add	r2, sl
 800c49a:	b29b      	uxth	r3, r3
 800c49c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4a0:	f84c 3b04 	str.w	r3, [ip], #4
 800c4a4:	f857 3b04 	ldr.w	r3, [r7], #4
 800c4a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c4ac:	f8bc 3000 	ldrh.w	r3, [ip]
 800c4b0:	fb09 330a 	mla	r3, r9, sl, r3
 800c4b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c4b8:	42bd      	cmp	r5, r7
 800c4ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c4be:	d8e5      	bhi.n	800c48c <__multiply+0xfc>
 800c4c0:	9a01      	ldr	r2, [sp, #4]
 800c4c2:	50a3      	str	r3, [r4, r2]
 800c4c4:	3404      	adds	r4, #4
 800c4c6:	e79f      	b.n	800c408 <__multiply+0x78>
 800c4c8:	3e01      	subs	r6, #1
 800c4ca:	e7a1      	b.n	800c410 <__multiply+0x80>
 800c4cc:	0801022d 	.word	0x0801022d
 800c4d0:	0801023e 	.word	0x0801023e

0800c4d4 <__pow5mult>:
 800c4d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4d8:	4615      	mov	r5, r2
 800c4da:	f012 0203 	ands.w	r2, r2, #3
 800c4de:	4607      	mov	r7, r0
 800c4e0:	460e      	mov	r6, r1
 800c4e2:	d007      	beq.n	800c4f4 <__pow5mult+0x20>
 800c4e4:	4c25      	ldr	r4, [pc, #148]	@ (800c57c <__pow5mult+0xa8>)
 800c4e6:	3a01      	subs	r2, #1
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c4ee:	f7ff fe5d 	bl	800c1ac <__multadd>
 800c4f2:	4606      	mov	r6, r0
 800c4f4:	10ad      	asrs	r5, r5, #2
 800c4f6:	d03d      	beq.n	800c574 <__pow5mult+0xa0>
 800c4f8:	69fc      	ldr	r4, [r7, #28]
 800c4fa:	b97c      	cbnz	r4, 800c51c <__pow5mult+0x48>
 800c4fc:	2010      	movs	r0, #16
 800c4fe:	f7ff fd3d 	bl	800bf7c <malloc>
 800c502:	4602      	mov	r2, r0
 800c504:	61f8      	str	r0, [r7, #28]
 800c506:	b928      	cbnz	r0, 800c514 <__pow5mult+0x40>
 800c508:	4b1d      	ldr	r3, [pc, #116]	@ (800c580 <__pow5mult+0xac>)
 800c50a:	481e      	ldr	r0, [pc, #120]	@ (800c584 <__pow5mult+0xb0>)
 800c50c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c510:	f001 fb6e 	bl	800dbf0 <__assert_func>
 800c514:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c518:	6004      	str	r4, [r0, #0]
 800c51a:	60c4      	str	r4, [r0, #12]
 800c51c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c520:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c524:	b94c      	cbnz	r4, 800c53a <__pow5mult+0x66>
 800c526:	f240 2171 	movw	r1, #625	@ 0x271
 800c52a:	4638      	mov	r0, r7
 800c52c:	f7ff ff1a 	bl	800c364 <__i2b>
 800c530:	2300      	movs	r3, #0
 800c532:	f8c8 0008 	str.w	r0, [r8, #8]
 800c536:	4604      	mov	r4, r0
 800c538:	6003      	str	r3, [r0, #0]
 800c53a:	f04f 0900 	mov.w	r9, #0
 800c53e:	07eb      	lsls	r3, r5, #31
 800c540:	d50a      	bpl.n	800c558 <__pow5mult+0x84>
 800c542:	4631      	mov	r1, r6
 800c544:	4622      	mov	r2, r4
 800c546:	4638      	mov	r0, r7
 800c548:	f7ff ff22 	bl	800c390 <__multiply>
 800c54c:	4631      	mov	r1, r6
 800c54e:	4680      	mov	r8, r0
 800c550:	4638      	mov	r0, r7
 800c552:	f7ff fe09 	bl	800c168 <_Bfree>
 800c556:	4646      	mov	r6, r8
 800c558:	106d      	asrs	r5, r5, #1
 800c55a:	d00b      	beq.n	800c574 <__pow5mult+0xa0>
 800c55c:	6820      	ldr	r0, [r4, #0]
 800c55e:	b938      	cbnz	r0, 800c570 <__pow5mult+0x9c>
 800c560:	4622      	mov	r2, r4
 800c562:	4621      	mov	r1, r4
 800c564:	4638      	mov	r0, r7
 800c566:	f7ff ff13 	bl	800c390 <__multiply>
 800c56a:	6020      	str	r0, [r4, #0]
 800c56c:	f8c0 9000 	str.w	r9, [r0]
 800c570:	4604      	mov	r4, r0
 800c572:	e7e4      	b.n	800c53e <__pow5mult+0x6a>
 800c574:	4630      	mov	r0, r6
 800c576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c57a:	bf00      	nop
 800c57c:	08010350 	.word	0x08010350
 800c580:	080101be 	.word	0x080101be
 800c584:	0801023e 	.word	0x0801023e

0800c588 <__lshift>:
 800c588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c58c:	460c      	mov	r4, r1
 800c58e:	6849      	ldr	r1, [r1, #4]
 800c590:	6923      	ldr	r3, [r4, #16]
 800c592:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c596:	68a3      	ldr	r3, [r4, #8]
 800c598:	4607      	mov	r7, r0
 800c59a:	4691      	mov	r9, r2
 800c59c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c5a0:	f108 0601 	add.w	r6, r8, #1
 800c5a4:	42b3      	cmp	r3, r6
 800c5a6:	db0b      	blt.n	800c5c0 <__lshift+0x38>
 800c5a8:	4638      	mov	r0, r7
 800c5aa:	f7ff fd9d 	bl	800c0e8 <_Balloc>
 800c5ae:	4605      	mov	r5, r0
 800c5b0:	b948      	cbnz	r0, 800c5c6 <__lshift+0x3e>
 800c5b2:	4602      	mov	r2, r0
 800c5b4:	4b28      	ldr	r3, [pc, #160]	@ (800c658 <__lshift+0xd0>)
 800c5b6:	4829      	ldr	r0, [pc, #164]	@ (800c65c <__lshift+0xd4>)
 800c5b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c5bc:	f001 fb18 	bl	800dbf0 <__assert_func>
 800c5c0:	3101      	adds	r1, #1
 800c5c2:	005b      	lsls	r3, r3, #1
 800c5c4:	e7ee      	b.n	800c5a4 <__lshift+0x1c>
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	f100 0114 	add.w	r1, r0, #20
 800c5cc:	f100 0210 	add.w	r2, r0, #16
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	4553      	cmp	r3, sl
 800c5d4:	db33      	blt.n	800c63e <__lshift+0xb6>
 800c5d6:	6920      	ldr	r0, [r4, #16]
 800c5d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c5dc:	f104 0314 	add.w	r3, r4, #20
 800c5e0:	f019 091f 	ands.w	r9, r9, #31
 800c5e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c5e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c5ec:	d02b      	beq.n	800c646 <__lshift+0xbe>
 800c5ee:	f1c9 0e20 	rsb	lr, r9, #32
 800c5f2:	468a      	mov	sl, r1
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	6818      	ldr	r0, [r3, #0]
 800c5f8:	fa00 f009 	lsl.w	r0, r0, r9
 800c5fc:	4310      	orrs	r0, r2
 800c5fe:	f84a 0b04 	str.w	r0, [sl], #4
 800c602:	f853 2b04 	ldr.w	r2, [r3], #4
 800c606:	459c      	cmp	ip, r3
 800c608:	fa22 f20e 	lsr.w	r2, r2, lr
 800c60c:	d8f3      	bhi.n	800c5f6 <__lshift+0x6e>
 800c60e:	ebac 0304 	sub.w	r3, ip, r4
 800c612:	3b15      	subs	r3, #21
 800c614:	f023 0303 	bic.w	r3, r3, #3
 800c618:	3304      	adds	r3, #4
 800c61a:	f104 0015 	add.w	r0, r4, #21
 800c61e:	4560      	cmp	r0, ip
 800c620:	bf88      	it	hi
 800c622:	2304      	movhi	r3, #4
 800c624:	50ca      	str	r2, [r1, r3]
 800c626:	b10a      	cbz	r2, 800c62c <__lshift+0xa4>
 800c628:	f108 0602 	add.w	r6, r8, #2
 800c62c:	3e01      	subs	r6, #1
 800c62e:	4638      	mov	r0, r7
 800c630:	612e      	str	r6, [r5, #16]
 800c632:	4621      	mov	r1, r4
 800c634:	f7ff fd98 	bl	800c168 <_Bfree>
 800c638:	4628      	mov	r0, r5
 800c63a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c63e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c642:	3301      	adds	r3, #1
 800c644:	e7c5      	b.n	800c5d2 <__lshift+0x4a>
 800c646:	3904      	subs	r1, #4
 800c648:	f853 2b04 	ldr.w	r2, [r3], #4
 800c64c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c650:	459c      	cmp	ip, r3
 800c652:	d8f9      	bhi.n	800c648 <__lshift+0xc0>
 800c654:	e7ea      	b.n	800c62c <__lshift+0xa4>
 800c656:	bf00      	nop
 800c658:	0801022d 	.word	0x0801022d
 800c65c:	0801023e 	.word	0x0801023e

0800c660 <__mcmp>:
 800c660:	690a      	ldr	r2, [r1, #16]
 800c662:	4603      	mov	r3, r0
 800c664:	6900      	ldr	r0, [r0, #16]
 800c666:	1a80      	subs	r0, r0, r2
 800c668:	b530      	push	{r4, r5, lr}
 800c66a:	d10e      	bne.n	800c68a <__mcmp+0x2a>
 800c66c:	3314      	adds	r3, #20
 800c66e:	3114      	adds	r1, #20
 800c670:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c674:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c678:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c67c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c680:	4295      	cmp	r5, r2
 800c682:	d003      	beq.n	800c68c <__mcmp+0x2c>
 800c684:	d205      	bcs.n	800c692 <__mcmp+0x32>
 800c686:	f04f 30ff 	mov.w	r0, #4294967295
 800c68a:	bd30      	pop	{r4, r5, pc}
 800c68c:	42a3      	cmp	r3, r4
 800c68e:	d3f3      	bcc.n	800c678 <__mcmp+0x18>
 800c690:	e7fb      	b.n	800c68a <__mcmp+0x2a>
 800c692:	2001      	movs	r0, #1
 800c694:	e7f9      	b.n	800c68a <__mcmp+0x2a>
	...

0800c698 <__mdiff>:
 800c698:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c69c:	4689      	mov	r9, r1
 800c69e:	4606      	mov	r6, r0
 800c6a0:	4611      	mov	r1, r2
 800c6a2:	4648      	mov	r0, r9
 800c6a4:	4614      	mov	r4, r2
 800c6a6:	f7ff ffdb 	bl	800c660 <__mcmp>
 800c6aa:	1e05      	subs	r5, r0, #0
 800c6ac:	d112      	bne.n	800c6d4 <__mdiff+0x3c>
 800c6ae:	4629      	mov	r1, r5
 800c6b0:	4630      	mov	r0, r6
 800c6b2:	f7ff fd19 	bl	800c0e8 <_Balloc>
 800c6b6:	4602      	mov	r2, r0
 800c6b8:	b928      	cbnz	r0, 800c6c6 <__mdiff+0x2e>
 800c6ba:	4b3f      	ldr	r3, [pc, #252]	@ (800c7b8 <__mdiff+0x120>)
 800c6bc:	f240 2137 	movw	r1, #567	@ 0x237
 800c6c0:	483e      	ldr	r0, [pc, #248]	@ (800c7bc <__mdiff+0x124>)
 800c6c2:	f001 fa95 	bl	800dbf0 <__assert_func>
 800c6c6:	2301      	movs	r3, #1
 800c6c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c6cc:	4610      	mov	r0, r2
 800c6ce:	b003      	add	sp, #12
 800c6d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6d4:	bfbc      	itt	lt
 800c6d6:	464b      	movlt	r3, r9
 800c6d8:	46a1      	movlt	r9, r4
 800c6da:	4630      	mov	r0, r6
 800c6dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c6e0:	bfba      	itte	lt
 800c6e2:	461c      	movlt	r4, r3
 800c6e4:	2501      	movlt	r5, #1
 800c6e6:	2500      	movge	r5, #0
 800c6e8:	f7ff fcfe 	bl	800c0e8 <_Balloc>
 800c6ec:	4602      	mov	r2, r0
 800c6ee:	b918      	cbnz	r0, 800c6f8 <__mdiff+0x60>
 800c6f0:	4b31      	ldr	r3, [pc, #196]	@ (800c7b8 <__mdiff+0x120>)
 800c6f2:	f240 2145 	movw	r1, #581	@ 0x245
 800c6f6:	e7e3      	b.n	800c6c0 <__mdiff+0x28>
 800c6f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c6fc:	6926      	ldr	r6, [r4, #16]
 800c6fe:	60c5      	str	r5, [r0, #12]
 800c700:	f109 0310 	add.w	r3, r9, #16
 800c704:	f109 0514 	add.w	r5, r9, #20
 800c708:	f104 0e14 	add.w	lr, r4, #20
 800c70c:	f100 0b14 	add.w	fp, r0, #20
 800c710:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c714:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c718:	9301      	str	r3, [sp, #4]
 800c71a:	46d9      	mov	r9, fp
 800c71c:	f04f 0c00 	mov.w	ip, #0
 800c720:	9b01      	ldr	r3, [sp, #4]
 800c722:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c726:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c72a:	9301      	str	r3, [sp, #4]
 800c72c:	fa1f f38a 	uxth.w	r3, sl
 800c730:	4619      	mov	r1, r3
 800c732:	b283      	uxth	r3, r0
 800c734:	1acb      	subs	r3, r1, r3
 800c736:	0c00      	lsrs	r0, r0, #16
 800c738:	4463      	add	r3, ip
 800c73a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c73e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c742:	b29b      	uxth	r3, r3
 800c744:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c748:	4576      	cmp	r6, lr
 800c74a:	f849 3b04 	str.w	r3, [r9], #4
 800c74e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c752:	d8e5      	bhi.n	800c720 <__mdiff+0x88>
 800c754:	1b33      	subs	r3, r6, r4
 800c756:	3b15      	subs	r3, #21
 800c758:	f023 0303 	bic.w	r3, r3, #3
 800c75c:	3415      	adds	r4, #21
 800c75e:	3304      	adds	r3, #4
 800c760:	42a6      	cmp	r6, r4
 800c762:	bf38      	it	cc
 800c764:	2304      	movcc	r3, #4
 800c766:	441d      	add	r5, r3
 800c768:	445b      	add	r3, fp
 800c76a:	461e      	mov	r6, r3
 800c76c:	462c      	mov	r4, r5
 800c76e:	4544      	cmp	r4, r8
 800c770:	d30e      	bcc.n	800c790 <__mdiff+0xf8>
 800c772:	f108 0103 	add.w	r1, r8, #3
 800c776:	1b49      	subs	r1, r1, r5
 800c778:	f021 0103 	bic.w	r1, r1, #3
 800c77c:	3d03      	subs	r5, #3
 800c77e:	45a8      	cmp	r8, r5
 800c780:	bf38      	it	cc
 800c782:	2100      	movcc	r1, #0
 800c784:	440b      	add	r3, r1
 800c786:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c78a:	b191      	cbz	r1, 800c7b2 <__mdiff+0x11a>
 800c78c:	6117      	str	r7, [r2, #16]
 800c78e:	e79d      	b.n	800c6cc <__mdiff+0x34>
 800c790:	f854 1b04 	ldr.w	r1, [r4], #4
 800c794:	46e6      	mov	lr, ip
 800c796:	0c08      	lsrs	r0, r1, #16
 800c798:	fa1c fc81 	uxtah	ip, ip, r1
 800c79c:	4471      	add	r1, lr
 800c79e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c7a2:	b289      	uxth	r1, r1
 800c7a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c7a8:	f846 1b04 	str.w	r1, [r6], #4
 800c7ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c7b0:	e7dd      	b.n	800c76e <__mdiff+0xd6>
 800c7b2:	3f01      	subs	r7, #1
 800c7b4:	e7e7      	b.n	800c786 <__mdiff+0xee>
 800c7b6:	bf00      	nop
 800c7b8:	0801022d 	.word	0x0801022d
 800c7bc:	0801023e 	.word	0x0801023e

0800c7c0 <__ulp>:
 800c7c0:	b082      	sub	sp, #8
 800c7c2:	ed8d 0b00 	vstr	d0, [sp]
 800c7c6:	9a01      	ldr	r2, [sp, #4]
 800c7c8:	4b0f      	ldr	r3, [pc, #60]	@ (800c808 <__ulp+0x48>)
 800c7ca:	4013      	ands	r3, r2
 800c7cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	dc08      	bgt.n	800c7e6 <__ulp+0x26>
 800c7d4:	425b      	negs	r3, r3
 800c7d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c7da:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c7de:	da04      	bge.n	800c7ea <__ulp+0x2a>
 800c7e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c7e4:	4113      	asrs	r3, r2
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	e008      	b.n	800c7fc <__ulp+0x3c>
 800c7ea:	f1a2 0314 	sub.w	r3, r2, #20
 800c7ee:	2b1e      	cmp	r3, #30
 800c7f0:	bfda      	itte	le
 800c7f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c7f6:	40da      	lsrle	r2, r3
 800c7f8:	2201      	movgt	r2, #1
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	4619      	mov	r1, r3
 800c7fe:	4610      	mov	r0, r2
 800c800:	ec41 0b10 	vmov	d0, r0, r1
 800c804:	b002      	add	sp, #8
 800c806:	4770      	bx	lr
 800c808:	7ff00000 	.word	0x7ff00000

0800c80c <__b2d>:
 800c80c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c810:	6906      	ldr	r6, [r0, #16]
 800c812:	f100 0814 	add.w	r8, r0, #20
 800c816:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c81a:	1f37      	subs	r7, r6, #4
 800c81c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c820:	4610      	mov	r0, r2
 800c822:	f7ff fd53 	bl	800c2cc <__hi0bits>
 800c826:	f1c0 0320 	rsb	r3, r0, #32
 800c82a:	280a      	cmp	r0, #10
 800c82c:	600b      	str	r3, [r1, #0]
 800c82e:	491b      	ldr	r1, [pc, #108]	@ (800c89c <__b2d+0x90>)
 800c830:	dc15      	bgt.n	800c85e <__b2d+0x52>
 800c832:	f1c0 0c0b 	rsb	ip, r0, #11
 800c836:	fa22 f30c 	lsr.w	r3, r2, ip
 800c83a:	45b8      	cmp	r8, r7
 800c83c:	ea43 0501 	orr.w	r5, r3, r1
 800c840:	bf34      	ite	cc
 800c842:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c846:	2300      	movcs	r3, #0
 800c848:	3015      	adds	r0, #21
 800c84a:	fa02 f000 	lsl.w	r0, r2, r0
 800c84e:	fa23 f30c 	lsr.w	r3, r3, ip
 800c852:	4303      	orrs	r3, r0
 800c854:	461c      	mov	r4, r3
 800c856:	ec45 4b10 	vmov	d0, r4, r5
 800c85a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c85e:	45b8      	cmp	r8, r7
 800c860:	bf3a      	itte	cc
 800c862:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c866:	f1a6 0708 	subcc.w	r7, r6, #8
 800c86a:	2300      	movcs	r3, #0
 800c86c:	380b      	subs	r0, #11
 800c86e:	d012      	beq.n	800c896 <__b2d+0x8a>
 800c870:	f1c0 0120 	rsb	r1, r0, #32
 800c874:	fa23 f401 	lsr.w	r4, r3, r1
 800c878:	4082      	lsls	r2, r0
 800c87a:	4322      	orrs	r2, r4
 800c87c:	4547      	cmp	r7, r8
 800c87e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c882:	bf8c      	ite	hi
 800c884:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c888:	2200      	movls	r2, #0
 800c88a:	4083      	lsls	r3, r0
 800c88c:	40ca      	lsrs	r2, r1
 800c88e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c892:	4313      	orrs	r3, r2
 800c894:	e7de      	b.n	800c854 <__b2d+0x48>
 800c896:	ea42 0501 	orr.w	r5, r2, r1
 800c89a:	e7db      	b.n	800c854 <__b2d+0x48>
 800c89c:	3ff00000 	.word	0x3ff00000

0800c8a0 <__d2b>:
 800c8a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c8a4:	460f      	mov	r7, r1
 800c8a6:	2101      	movs	r1, #1
 800c8a8:	ec59 8b10 	vmov	r8, r9, d0
 800c8ac:	4616      	mov	r6, r2
 800c8ae:	f7ff fc1b 	bl	800c0e8 <_Balloc>
 800c8b2:	4604      	mov	r4, r0
 800c8b4:	b930      	cbnz	r0, 800c8c4 <__d2b+0x24>
 800c8b6:	4602      	mov	r2, r0
 800c8b8:	4b23      	ldr	r3, [pc, #140]	@ (800c948 <__d2b+0xa8>)
 800c8ba:	4824      	ldr	r0, [pc, #144]	@ (800c94c <__d2b+0xac>)
 800c8bc:	f240 310f 	movw	r1, #783	@ 0x30f
 800c8c0:	f001 f996 	bl	800dbf0 <__assert_func>
 800c8c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c8c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c8cc:	b10d      	cbz	r5, 800c8d2 <__d2b+0x32>
 800c8ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8d2:	9301      	str	r3, [sp, #4]
 800c8d4:	f1b8 0300 	subs.w	r3, r8, #0
 800c8d8:	d023      	beq.n	800c922 <__d2b+0x82>
 800c8da:	4668      	mov	r0, sp
 800c8dc:	9300      	str	r3, [sp, #0]
 800c8de:	f7ff fd14 	bl	800c30a <__lo0bits>
 800c8e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c8e6:	b1d0      	cbz	r0, 800c91e <__d2b+0x7e>
 800c8e8:	f1c0 0320 	rsb	r3, r0, #32
 800c8ec:	fa02 f303 	lsl.w	r3, r2, r3
 800c8f0:	430b      	orrs	r3, r1
 800c8f2:	40c2      	lsrs	r2, r0
 800c8f4:	6163      	str	r3, [r4, #20]
 800c8f6:	9201      	str	r2, [sp, #4]
 800c8f8:	9b01      	ldr	r3, [sp, #4]
 800c8fa:	61a3      	str	r3, [r4, #24]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	bf0c      	ite	eq
 800c900:	2201      	moveq	r2, #1
 800c902:	2202      	movne	r2, #2
 800c904:	6122      	str	r2, [r4, #16]
 800c906:	b1a5      	cbz	r5, 800c932 <__d2b+0x92>
 800c908:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c90c:	4405      	add	r5, r0
 800c90e:	603d      	str	r5, [r7, #0]
 800c910:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c914:	6030      	str	r0, [r6, #0]
 800c916:	4620      	mov	r0, r4
 800c918:	b003      	add	sp, #12
 800c91a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c91e:	6161      	str	r1, [r4, #20]
 800c920:	e7ea      	b.n	800c8f8 <__d2b+0x58>
 800c922:	a801      	add	r0, sp, #4
 800c924:	f7ff fcf1 	bl	800c30a <__lo0bits>
 800c928:	9b01      	ldr	r3, [sp, #4]
 800c92a:	6163      	str	r3, [r4, #20]
 800c92c:	3020      	adds	r0, #32
 800c92e:	2201      	movs	r2, #1
 800c930:	e7e8      	b.n	800c904 <__d2b+0x64>
 800c932:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c936:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c93a:	6038      	str	r0, [r7, #0]
 800c93c:	6918      	ldr	r0, [r3, #16]
 800c93e:	f7ff fcc5 	bl	800c2cc <__hi0bits>
 800c942:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c946:	e7e5      	b.n	800c914 <__d2b+0x74>
 800c948:	0801022d 	.word	0x0801022d
 800c94c:	0801023e 	.word	0x0801023e

0800c950 <__ratio>:
 800c950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c954:	b085      	sub	sp, #20
 800c956:	e9cd 1000 	strd	r1, r0, [sp]
 800c95a:	a902      	add	r1, sp, #8
 800c95c:	f7ff ff56 	bl	800c80c <__b2d>
 800c960:	9800      	ldr	r0, [sp, #0]
 800c962:	a903      	add	r1, sp, #12
 800c964:	ec55 4b10 	vmov	r4, r5, d0
 800c968:	f7ff ff50 	bl	800c80c <__b2d>
 800c96c:	9b01      	ldr	r3, [sp, #4]
 800c96e:	6919      	ldr	r1, [r3, #16]
 800c970:	9b00      	ldr	r3, [sp, #0]
 800c972:	691b      	ldr	r3, [r3, #16]
 800c974:	1ac9      	subs	r1, r1, r3
 800c976:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c97a:	1a9b      	subs	r3, r3, r2
 800c97c:	ec5b ab10 	vmov	sl, fp, d0
 800c980:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c984:	2b00      	cmp	r3, #0
 800c986:	bfce      	itee	gt
 800c988:	462a      	movgt	r2, r5
 800c98a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c98e:	465a      	movle	r2, fp
 800c990:	462f      	mov	r7, r5
 800c992:	46d9      	mov	r9, fp
 800c994:	bfcc      	ite	gt
 800c996:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c99a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c99e:	464b      	mov	r3, r9
 800c9a0:	4652      	mov	r2, sl
 800c9a2:	4620      	mov	r0, r4
 800c9a4:	4639      	mov	r1, r7
 800c9a6:	f7f3 ff79 	bl	800089c <__aeabi_ddiv>
 800c9aa:	ec41 0b10 	vmov	d0, r0, r1
 800c9ae:	b005      	add	sp, #20
 800c9b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c9b4 <__copybits>:
 800c9b4:	3901      	subs	r1, #1
 800c9b6:	b570      	push	{r4, r5, r6, lr}
 800c9b8:	1149      	asrs	r1, r1, #5
 800c9ba:	6914      	ldr	r4, [r2, #16]
 800c9bc:	3101      	adds	r1, #1
 800c9be:	f102 0314 	add.w	r3, r2, #20
 800c9c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c9c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c9ca:	1f05      	subs	r5, r0, #4
 800c9cc:	42a3      	cmp	r3, r4
 800c9ce:	d30c      	bcc.n	800c9ea <__copybits+0x36>
 800c9d0:	1aa3      	subs	r3, r4, r2
 800c9d2:	3b11      	subs	r3, #17
 800c9d4:	f023 0303 	bic.w	r3, r3, #3
 800c9d8:	3211      	adds	r2, #17
 800c9da:	42a2      	cmp	r2, r4
 800c9dc:	bf88      	it	hi
 800c9de:	2300      	movhi	r3, #0
 800c9e0:	4418      	add	r0, r3
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	4288      	cmp	r0, r1
 800c9e6:	d305      	bcc.n	800c9f4 <__copybits+0x40>
 800c9e8:	bd70      	pop	{r4, r5, r6, pc}
 800c9ea:	f853 6b04 	ldr.w	r6, [r3], #4
 800c9ee:	f845 6f04 	str.w	r6, [r5, #4]!
 800c9f2:	e7eb      	b.n	800c9cc <__copybits+0x18>
 800c9f4:	f840 3b04 	str.w	r3, [r0], #4
 800c9f8:	e7f4      	b.n	800c9e4 <__copybits+0x30>

0800c9fa <__any_on>:
 800c9fa:	f100 0214 	add.w	r2, r0, #20
 800c9fe:	6900      	ldr	r0, [r0, #16]
 800ca00:	114b      	asrs	r3, r1, #5
 800ca02:	4298      	cmp	r0, r3
 800ca04:	b510      	push	{r4, lr}
 800ca06:	db11      	blt.n	800ca2c <__any_on+0x32>
 800ca08:	dd0a      	ble.n	800ca20 <__any_on+0x26>
 800ca0a:	f011 011f 	ands.w	r1, r1, #31
 800ca0e:	d007      	beq.n	800ca20 <__any_on+0x26>
 800ca10:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ca14:	fa24 f001 	lsr.w	r0, r4, r1
 800ca18:	fa00 f101 	lsl.w	r1, r0, r1
 800ca1c:	428c      	cmp	r4, r1
 800ca1e:	d10b      	bne.n	800ca38 <__any_on+0x3e>
 800ca20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d803      	bhi.n	800ca30 <__any_on+0x36>
 800ca28:	2000      	movs	r0, #0
 800ca2a:	bd10      	pop	{r4, pc}
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	e7f7      	b.n	800ca20 <__any_on+0x26>
 800ca30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca34:	2900      	cmp	r1, #0
 800ca36:	d0f5      	beq.n	800ca24 <__any_on+0x2a>
 800ca38:	2001      	movs	r0, #1
 800ca3a:	e7f6      	b.n	800ca2a <__any_on+0x30>

0800ca3c <sulp>:
 800ca3c:	b570      	push	{r4, r5, r6, lr}
 800ca3e:	4604      	mov	r4, r0
 800ca40:	460d      	mov	r5, r1
 800ca42:	ec45 4b10 	vmov	d0, r4, r5
 800ca46:	4616      	mov	r6, r2
 800ca48:	f7ff feba 	bl	800c7c0 <__ulp>
 800ca4c:	ec51 0b10 	vmov	r0, r1, d0
 800ca50:	b17e      	cbz	r6, 800ca72 <sulp+0x36>
 800ca52:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ca56:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	dd09      	ble.n	800ca72 <sulp+0x36>
 800ca5e:	051b      	lsls	r3, r3, #20
 800ca60:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ca64:	2400      	movs	r4, #0
 800ca66:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ca6a:	4622      	mov	r2, r4
 800ca6c:	462b      	mov	r3, r5
 800ca6e:	f7f3 fdeb 	bl	8000648 <__aeabi_dmul>
 800ca72:	ec41 0b10 	vmov	d0, r0, r1
 800ca76:	bd70      	pop	{r4, r5, r6, pc}

0800ca78 <_strtod_l>:
 800ca78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca7c:	b09f      	sub	sp, #124	@ 0x7c
 800ca7e:	460c      	mov	r4, r1
 800ca80:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ca82:	2200      	movs	r2, #0
 800ca84:	921a      	str	r2, [sp, #104]	@ 0x68
 800ca86:	9005      	str	r0, [sp, #20]
 800ca88:	f04f 0a00 	mov.w	sl, #0
 800ca8c:	f04f 0b00 	mov.w	fp, #0
 800ca90:	460a      	mov	r2, r1
 800ca92:	9219      	str	r2, [sp, #100]	@ 0x64
 800ca94:	7811      	ldrb	r1, [r2, #0]
 800ca96:	292b      	cmp	r1, #43	@ 0x2b
 800ca98:	d04a      	beq.n	800cb30 <_strtod_l+0xb8>
 800ca9a:	d838      	bhi.n	800cb0e <_strtod_l+0x96>
 800ca9c:	290d      	cmp	r1, #13
 800ca9e:	d832      	bhi.n	800cb06 <_strtod_l+0x8e>
 800caa0:	2908      	cmp	r1, #8
 800caa2:	d832      	bhi.n	800cb0a <_strtod_l+0x92>
 800caa4:	2900      	cmp	r1, #0
 800caa6:	d03b      	beq.n	800cb20 <_strtod_l+0xa8>
 800caa8:	2200      	movs	r2, #0
 800caaa:	920e      	str	r2, [sp, #56]	@ 0x38
 800caac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800caae:	782a      	ldrb	r2, [r5, #0]
 800cab0:	2a30      	cmp	r2, #48	@ 0x30
 800cab2:	f040 80b2 	bne.w	800cc1a <_strtod_l+0x1a2>
 800cab6:	786a      	ldrb	r2, [r5, #1]
 800cab8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cabc:	2a58      	cmp	r2, #88	@ 0x58
 800cabe:	d16e      	bne.n	800cb9e <_strtod_l+0x126>
 800cac0:	9302      	str	r3, [sp, #8]
 800cac2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cac4:	9301      	str	r3, [sp, #4]
 800cac6:	ab1a      	add	r3, sp, #104	@ 0x68
 800cac8:	9300      	str	r3, [sp, #0]
 800caca:	4a8f      	ldr	r2, [pc, #572]	@ (800cd08 <_strtod_l+0x290>)
 800cacc:	9805      	ldr	r0, [sp, #20]
 800cace:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cad0:	a919      	add	r1, sp, #100	@ 0x64
 800cad2:	f001 f927 	bl	800dd24 <__gethex>
 800cad6:	f010 060f 	ands.w	r6, r0, #15
 800cada:	4604      	mov	r4, r0
 800cadc:	d005      	beq.n	800caea <_strtod_l+0x72>
 800cade:	2e06      	cmp	r6, #6
 800cae0:	d128      	bne.n	800cb34 <_strtod_l+0xbc>
 800cae2:	3501      	adds	r5, #1
 800cae4:	2300      	movs	r3, #0
 800cae6:	9519      	str	r5, [sp, #100]	@ 0x64
 800cae8:	930e      	str	r3, [sp, #56]	@ 0x38
 800caea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800caec:	2b00      	cmp	r3, #0
 800caee:	f040 858e 	bne.w	800d60e <_strtod_l+0xb96>
 800caf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800caf4:	b1cb      	cbz	r3, 800cb2a <_strtod_l+0xb2>
 800caf6:	4652      	mov	r2, sl
 800caf8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800cafc:	ec43 2b10 	vmov	d0, r2, r3
 800cb00:	b01f      	add	sp, #124	@ 0x7c
 800cb02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb06:	2920      	cmp	r1, #32
 800cb08:	d1ce      	bne.n	800caa8 <_strtod_l+0x30>
 800cb0a:	3201      	adds	r2, #1
 800cb0c:	e7c1      	b.n	800ca92 <_strtod_l+0x1a>
 800cb0e:	292d      	cmp	r1, #45	@ 0x2d
 800cb10:	d1ca      	bne.n	800caa8 <_strtod_l+0x30>
 800cb12:	2101      	movs	r1, #1
 800cb14:	910e      	str	r1, [sp, #56]	@ 0x38
 800cb16:	1c51      	adds	r1, r2, #1
 800cb18:	9119      	str	r1, [sp, #100]	@ 0x64
 800cb1a:	7852      	ldrb	r2, [r2, #1]
 800cb1c:	2a00      	cmp	r2, #0
 800cb1e:	d1c5      	bne.n	800caac <_strtod_l+0x34>
 800cb20:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cb22:	9419      	str	r4, [sp, #100]	@ 0x64
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	f040 8570 	bne.w	800d60a <_strtod_l+0xb92>
 800cb2a:	4652      	mov	r2, sl
 800cb2c:	465b      	mov	r3, fp
 800cb2e:	e7e5      	b.n	800cafc <_strtod_l+0x84>
 800cb30:	2100      	movs	r1, #0
 800cb32:	e7ef      	b.n	800cb14 <_strtod_l+0x9c>
 800cb34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cb36:	b13a      	cbz	r2, 800cb48 <_strtod_l+0xd0>
 800cb38:	2135      	movs	r1, #53	@ 0x35
 800cb3a:	a81c      	add	r0, sp, #112	@ 0x70
 800cb3c:	f7ff ff3a 	bl	800c9b4 <__copybits>
 800cb40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb42:	9805      	ldr	r0, [sp, #20]
 800cb44:	f7ff fb10 	bl	800c168 <_Bfree>
 800cb48:	3e01      	subs	r6, #1
 800cb4a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800cb4c:	2e04      	cmp	r6, #4
 800cb4e:	d806      	bhi.n	800cb5e <_strtod_l+0xe6>
 800cb50:	e8df f006 	tbb	[pc, r6]
 800cb54:	201d0314 	.word	0x201d0314
 800cb58:	14          	.byte	0x14
 800cb59:	00          	.byte	0x00
 800cb5a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800cb5e:	05e1      	lsls	r1, r4, #23
 800cb60:	bf48      	it	mi
 800cb62:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cb66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb6a:	0d1b      	lsrs	r3, r3, #20
 800cb6c:	051b      	lsls	r3, r3, #20
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d1bb      	bne.n	800caea <_strtod_l+0x72>
 800cb72:	f7fe fb2b 	bl	800b1cc <__errno>
 800cb76:	2322      	movs	r3, #34	@ 0x22
 800cb78:	6003      	str	r3, [r0, #0]
 800cb7a:	e7b6      	b.n	800caea <_strtod_l+0x72>
 800cb7c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800cb80:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cb84:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800cb88:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cb8c:	e7e7      	b.n	800cb5e <_strtod_l+0xe6>
 800cb8e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800cd10 <_strtod_l+0x298>
 800cb92:	e7e4      	b.n	800cb5e <_strtod_l+0xe6>
 800cb94:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cb98:	f04f 3aff 	mov.w	sl, #4294967295
 800cb9c:	e7df      	b.n	800cb5e <_strtod_l+0xe6>
 800cb9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cba0:	1c5a      	adds	r2, r3, #1
 800cba2:	9219      	str	r2, [sp, #100]	@ 0x64
 800cba4:	785b      	ldrb	r3, [r3, #1]
 800cba6:	2b30      	cmp	r3, #48	@ 0x30
 800cba8:	d0f9      	beq.n	800cb9e <_strtod_l+0x126>
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d09d      	beq.n	800caea <_strtod_l+0x72>
 800cbae:	2301      	movs	r3, #1
 800cbb0:	2700      	movs	r7, #0
 800cbb2:	9308      	str	r3, [sp, #32]
 800cbb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbb6:	930c      	str	r3, [sp, #48]	@ 0x30
 800cbb8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800cbba:	46b9      	mov	r9, r7
 800cbbc:	220a      	movs	r2, #10
 800cbbe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800cbc0:	7805      	ldrb	r5, [r0, #0]
 800cbc2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800cbc6:	b2d9      	uxtb	r1, r3
 800cbc8:	2909      	cmp	r1, #9
 800cbca:	d928      	bls.n	800cc1e <_strtod_l+0x1a6>
 800cbcc:	494f      	ldr	r1, [pc, #316]	@ (800cd0c <_strtod_l+0x294>)
 800cbce:	2201      	movs	r2, #1
 800cbd0:	f000 ffd6 	bl	800db80 <strncmp>
 800cbd4:	2800      	cmp	r0, #0
 800cbd6:	d032      	beq.n	800cc3e <_strtod_l+0x1c6>
 800cbd8:	2000      	movs	r0, #0
 800cbda:	462a      	mov	r2, r5
 800cbdc:	900a      	str	r0, [sp, #40]	@ 0x28
 800cbde:	464d      	mov	r5, r9
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	2a65      	cmp	r2, #101	@ 0x65
 800cbe4:	d001      	beq.n	800cbea <_strtod_l+0x172>
 800cbe6:	2a45      	cmp	r2, #69	@ 0x45
 800cbe8:	d114      	bne.n	800cc14 <_strtod_l+0x19c>
 800cbea:	b91d      	cbnz	r5, 800cbf4 <_strtod_l+0x17c>
 800cbec:	9a08      	ldr	r2, [sp, #32]
 800cbee:	4302      	orrs	r2, r0
 800cbf0:	d096      	beq.n	800cb20 <_strtod_l+0xa8>
 800cbf2:	2500      	movs	r5, #0
 800cbf4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800cbf6:	1c62      	adds	r2, r4, #1
 800cbf8:	9219      	str	r2, [sp, #100]	@ 0x64
 800cbfa:	7862      	ldrb	r2, [r4, #1]
 800cbfc:	2a2b      	cmp	r2, #43	@ 0x2b
 800cbfe:	d07a      	beq.n	800ccf6 <_strtod_l+0x27e>
 800cc00:	2a2d      	cmp	r2, #45	@ 0x2d
 800cc02:	d07e      	beq.n	800cd02 <_strtod_l+0x28a>
 800cc04:	f04f 0c00 	mov.w	ip, #0
 800cc08:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cc0c:	2909      	cmp	r1, #9
 800cc0e:	f240 8085 	bls.w	800cd1c <_strtod_l+0x2a4>
 800cc12:	9419      	str	r4, [sp, #100]	@ 0x64
 800cc14:	f04f 0800 	mov.w	r8, #0
 800cc18:	e0a5      	b.n	800cd66 <_strtod_l+0x2ee>
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	e7c8      	b.n	800cbb0 <_strtod_l+0x138>
 800cc1e:	f1b9 0f08 	cmp.w	r9, #8
 800cc22:	bfd8      	it	le
 800cc24:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800cc26:	f100 0001 	add.w	r0, r0, #1
 800cc2a:	bfda      	itte	le
 800cc2c:	fb02 3301 	mlale	r3, r2, r1, r3
 800cc30:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800cc32:	fb02 3707 	mlagt	r7, r2, r7, r3
 800cc36:	f109 0901 	add.w	r9, r9, #1
 800cc3a:	9019      	str	r0, [sp, #100]	@ 0x64
 800cc3c:	e7bf      	b.n	800cbbe <_strtod_l+0x146>
 800cc3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc40:	1c5a      	adds	r2, r3, #1
 800cc42:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc44:	785a      	ldrb	r2, [r3, #1]
 800cc46:	f1b9 0f00 	cmp.w	r9, #0
 800cc4a:	d03b      	beq.n	800ccc4 <_strtod_l+0x24c>
 800cc4c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc4e:	464d      	mov	r5, r9
 800cc50:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800cc54:	2b09      	cmp	r3, #9
 800cc56:	d912      	bls.n	800cc7e <_strtod_l+0x206>
 800cc58:	2301      	movs	r3, #1
 800cc5a:	e7c2      	b.n	800cbe2 <_strtod_l+0x16a>
 800cc5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc5e:	1c5a      	adds	r2, r3, #1
 800cc60:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc62:	785a      	ldrb	r2, [r3, #1]
 800cc64:	3001      	adds	r0, #1
 800cc66:	2a30      	cmp	r2, #48	@ 0x30
 800cc68:	d0f8      	beq.n	800cc5c <_strtod_l+0x1e4>
 800cc6a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cc6e:	2b08      	cmp	r3, #8
 800cc70:	f200 84d2 	bhi.w	800d618 <_strtod_l+0xba0>
 800cc74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc76:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc78:	2000      	movs	r0, #0
 800cc7a:	930c      	str	r3, [sp, #48]	@ 0x30
 800cc7c:	4605      	mov	r5, r0
 800cc7e:	3a30      	subs	r2, #48	@ 0x30
 800cc80:	f100 0301 	add.w	r3, r0, #1
 800cc84:	d018      	beq.n	800ccb8 <_strtod_l+0x240>
 800cc86:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cc88:	4419      	add	r1, r3
 800cc8a:	910a      	str	r1, [sp, #40]	@ 0x28
 800cc8c:	462e      	mov	r6, r5
 800cc8e:	f04f 0e0a 	mov.w	lr, #10
 800cc92:	1c71      	adds	r1, r6, #1
 800cc94:	eba1 0c05 	sub.w	ip, r1, r5
 800cc98:	4563      	cmp	r3, ip
 800cc9a:	dc15      	bgt.n	800ccc8 <_strtod_l+0x250>
 800cc9c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800cca0:	182b      	adds	r3, r5, r0
 800cca2:	2b08      	cmp	r3, #8
 800cca4:	f105 0501 	add.w	r5, r5, #1
 800cca8:	4405      	add	r5, r0
 800ccaa:	dc1a      	bgt.n	800cce2 <_strtod_l+0x26a>
 800ccac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ccae:	230a      	movs	r3, #10
 800ccb0:	fb03 2301 	mla	r3, r3, r1, r2
 800ccb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ccba:	1c51      	adds	r1, r2, #1
 800ccbc:	9119      	str	r1, [sp, #100]	@ 0x64
 800ccbe:	7852      	ldrb	r2, [r2, #1]
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	e7c5      	b.n	800cc50 <_strtod_l+0x1d8>
 800ccc4:	4648      	mov	r0, r9
 800ccc6:	e7ce      	b.n	800cc66 <_strtod_l+0x1ee>
 800ccc8:	2e08      	cmp	r6, #8
 800ccca:	dc05      	bgt.n	800ccd8 <_strtod_l+0x260>
 800cccc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ccce:	fb0e f606 	mul.w	r6, lr, r6
 800ccd2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ccd4:	460e      	mov	r6, r1
 800ccd6:	e7dc      	b.n	800cc92 <_strtod_l+0x21a>
 800ccd8:	2910      	cmp	r1, #16
 800ccda:	bfd8      	it	le
 800ccdc:	fb0e f707 	mulle.w	r7, lr, r7
 800cce0:	e7f8      	b.n	800ccd4 <_strtod_l+0x25c>
 800cce2:	2b0f      	cmp	r3, #15
 800cce4:	bfdc      	itt	le
 800cce6:	230a      	movle	r3, #10
 800cce8:	fb03 2707 	mlale	r7, r3, r7, r2
 800ccec:	e7e3      	b.n	800ccb6 <_strtod_l+0x23e>
 800ccee:	2300      	movs	r3, #0
 800ccf0:	930a      	str	r3, [sp, #40]	@ 0x28
 800ccf2:	2301      	movs	r3, #1
 800ccf4:	e77a      	b.n	800cbec <_strtod_l+0x174>
 800ccf6:	f04f 0c00 	mov.w	ip, #0
 800ccfa:	1ca2      	adds	r2, r4, #2
 800ccfc:	9219      	str	r2, [sp, #100]	@ 0x64
 800ccfe:	78a2      	ldrb	r2, [r4, #2]
 800cd00:	e782      	b.n	800cc08 <_strtod_l+0x190>
 800cd02:	f04f 0c01 	mov.w	ip, #1
 800cd06:	e7f8      	b.n	800ccfa <_strtod_l+0x282>
 800cd08:	08010464 	.word	0x08010464
 800cd0c:	08010297 	.word	0x08010297
 800cd10:	7ff00000 	.word	0x7ff00000
 800cd14:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd16:	1c51      	adds	r1, r2, #1
 800cd18:	9119      	str	r1, [sp, #100]	@ 0x64
 800cd1a:	7852      	ldrb	r2, [r2, #1]
 800cd1c:	2a30      	cmp	r2, #48	@ 0x30
 800cd1e:	d0f9      	beq.n	800cd14 <_strtod_l+0x29c>
 800cd20:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800cd24:	2908      	cmp	r1, #8
 800cd26:	f63f af75 	bhi.w	800cc14 <_strtod_l+0x19c>
 800cd2a:	3a30      	subs	r2, #48	@ 0x30
 800cd2c:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd2e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd30:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cd32:	f04f 080a 	mov.w	r8, #10
 800cd36:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd38:	1c56      	adds	r6, r2, #1
 800cd3a:	9619      	str	r6, [sp, #100]	@ 0x64
 800cd3c:	7852      	ldrb	r2, [r2, #1]
 800cd3e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cd42:	f1be 0f09 	cmp.w	lr, #9
 800cd46:	d939      	bls.n	800cdbc <_strtod_l+0x344>
 800cd48:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cd4a:	1a76      	subs	r6, r6, r1
 800cd4c:	2e08      	cmp	r6, #8
 800cd4e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800cd52:	dc03      	bgt.n	800cd5c <_strtod_l+0x2e4>
 800cd54:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cd56:	4588      	cmp	r8, r1
 800cd58:	bfa8      	it	ge
 800cd5a:	4688      	movge	r8, r1
 800cd5c:	f1bc 0f00 	cmp.w	ip, #0
 800cd60:	d001      	beq.n	800cd66 <_strtod_l+0x2ee>
 800cd62:	f1c8 0800 	rsb	r8, r8, #0
 800cd66:	2d00      	cmp	r5, #0
 800cd68:	d14e      	bne.n	800ce08 <_strtod_l+0x390>
 800cd6a:	9908      	ldr	r1, [sp, #32]
 800cd6c:	4308      	orrs	r0, r1
 800cd6e:	f47f aebc 	bne.w	800caea <_strtod_l+0x72>
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	f47f aed4 	bne.w	800cb20 <_strtod_l+0xa8>
 800cd78:	2a69      	cmp	r2, #105	@ 0x69
 800cd7a:	d028      	beq.n	800cdce <_strtod_l+0x356>
 800cd7c:	dc25      	bgt.n	800cdca <_strtod_l+0x352>
 800cd7e:	2a49      	cmp	r2, #73	@ 0x49
 800cd80:	d025      	beq.n	800cdce <_strtod_l+0x356>
 800cd82:	2a4e      	cmp	r2, #78	@ 0x4e
 800cd84:	f47f aecc 	bne.w	800cb20 <_strtod_l+0xa8>
 800cd88:	499a      	ldr	r1, [pc, #616]	@ (800cff4 <_strtod_l+0x57c>)
 800cd8a:	a819      	add	r0, sp, #100	@ 0x64
 800cd8c:	f001 f9ec 	bl	800e168 <__match>
 800cd90:	2800      	cmp	r0, #0
 800cd92:	f43f aec5 	beq.w	800cb20 <_strtod_l+0xa8>
 800cd96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd98:	781b      	ldrb	r3, [r3, #0]
 800cd9a:	2b28      	cmp	r3, #40	@ 0x28
 800cd9c:	d12e      	bne.n	800cdfc <_strtod_l+0x384>
 800cd9e:	4996      	ldr	r1, [pc, #600]	@ (800cff8 <_strtod_l+0x580>)
 800cda0:	aa1c      	add	r2, sp, #112	@ 0x70
 800cda2:	a819      	add	r0, sp, #100	@ 0x64
 800cda4:	f001 f9f4 	bl	800e190 <__hexnan>
 800cda8:	2805      	cmp	r0, #5
 800cdaa:	d127      	bne.n	800cdfc <_strtod_l+0x384>
 800cdac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cdae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cdb2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cdb6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cdba:	e696      	b.n	800caea <_strtod_l+0x72>
 800cdbc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cdbe:	fb08 2101 	mla	r1, r8, r1, r2
 800cdc2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cdc6:	9209      	str	r2, [sp, #36]	@ 0x24
 800cdc8:	e7b5      	b.n	800cd36 <_strtod_l+0x2be>
 800cdca:	2a6e      	cmp	r2, #110	@ 0x6e
 800cdcc:	e7da      	b.n	800cd84 <_strtod_l+0x30c>
 800cdce:	498b      	ldr	r1, [pc, #556]	@ (800cffc <_strtod_l+0x584>)
 800cdd0:	a819      	add	r0, sp, #100	@ 0x64
 800cdd2:	f001 f9c9 	bl	800e168 <__match>
 800cdd6:	2800      	cmp	r0, #0
 800cdd8:	f43f aea2 	beq.w	800cb20 <_strtod_l+0xa8>
 800cddc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdde:	4988      	ldr	r1, [pc, #544]	@ (800d000 <_strtod_l+0x588>)
 800cde0:	3b01      	subs	r3, #1
 800cde2:	a819      	add	r0, sp, #100	@ 0x64
 800cde4:	9319      	str	r3, [sp, #100]	@ 0x64
 800cde6:	f001 f9bf 	bl	800e168 <__match>
 800cdea:	b910      	cbnz	r0, 800cdf2 <_strtod_l+0x37a>
 800cdec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdee:	3301      	adds	r3, #1
 800cdf0:	9319      	str	r3, [sp, #100]	@ 0x64
 800cdf2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800d010 <_strtod_l+0x598>
 800cdf6:	f04f 0a00 	mov.w	sl, #0
 800cdfa:	e676      	b.n	800caea <_strtod_l+0x72>
 800cdfc:	4881      	ldr	r0, [pc, #516]	@ (800d004 <_strtod_l+0x58c>)
 800cdfe:	f000 feef 	bl	800dbe0 <nan>
 800ce02:	ec5b ab10 	vmov	sl, fp, d0
 800ce06:	e670      	b.n	800caea <_strtod_l+0x72>
 800ce08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce0a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ce0c:	eba8 0303 	sub.w	r3, r8, r3
 800ce10:	f1b9 0f00 	cmp.w	r9, #0
 800ce14:	bf08      	it	eq
 800ce16:	46a9      	moveq	r9, r5
 800ce18:	2d10      	cmp	r5, #16
 800ce1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce1c:	462c      	mov	r4, r5
 800ce1e:	bfa8      	it	ge
 800ce20:	2410      	movge	r4, #16
 800ce22:	f7f3 fb97 	bl	8000554 <__aeabi_ui2d>
 800ce26:	2d09      	cmp	r5, #9
 800ce28:	4682      	mov	sl, r0
 800ce2a:	468b      	mov	fp, r1
 800ce2c:	dc13      	bgt.n	800ce56 <_strtod_l+0x3de>
 800ce2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	f43f ae5a 	beq.w	800caea <_strtod_l+0x72>
 800ce36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce38:	dd78      	ble.n	800cf2c <_strtod_l+0x4b4>
 800ce3a:	2b16      	cmp	r3, #22
 800ce3c:	dc5f      	bgt.n	800cefe <_strtod_l+0x486>
 800ce3e:	4972      	ldr	r1, [pc, #456]	@ (800d008 <_strtod_l+0x590>)
 800ce40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ce44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce48:	4652      	mov	r2, sl
 800ce4a:	465b      	mov	r3, fp
 800ce4c:	f7f3 fbfc 	bl	8000648 <__aeabi_dmul>
 800ce50:	4682      	mov	sl, r0
 800ce52:	468b      	mov	fp, r1
 800ce54:	e649      	b.n	800caea <_strtod_l+0x72>
 800ce56:	4b6c      	ldr	r3, [pc, #432]	@ (800d008 <_strtod_l+0x590>)
 800ce58:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ce5c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ce60:	f7f3 fbf2 	bl	8000648 <__aeabi_dmul>
 800ce64:	4682      	mov	sl, r0
 800ce66:	4638      	mov	r0, r7
 800ce68:	468b      	mov	fp, r1
 800ce6a:	f7f3 fb73 	bl	8000554 <__aeabi_ui2d>
 800ce6e:	4602      	mov	r2, r0
 800ce70:	460b      	mov	r3, r1
 800ce72:	4650      	mov	r0, sl
 800ce74:	4659      	mov	r1, fp
 800ce76:	f7f3 fa31 	bl	80002dc <__adddf3>
 800ce7a:	2d0f      	cmp	r5, #15
 800ce7c:	4682      	mov	sl, r0
 800ce7e:	468b      	mov	fp, r1
 800ce80:	ddd5      	ble.n	800ce2e <_strtod_l+0x3b6>
 800ce82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce84:	1b2c      	subs	r4, r5, r4
 800ce86:	441c      	add	r4, r3
 800ce88:	2c00      	cmp	r4, #0
 800ce8a:	f340 8093 	ble.w	800cfb4 <_strtod_l+0x53c>
 800ce8e:	f014 030f 	ands.w	r3, r4, #15
 800ce92:	d00a      	beq.n	800ceaa <_strtod_l+0x432>
 800ce94:	495c      	ldr	r1, [pc, #368]	@ (800d008 <_strtod_l+0x590>)
 800ce96:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ce9a:	4652      	mov	r2, sl
 800ce9c:	465b      	mov	r3, fp
 800ce9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cea2:	f7f3 fbd1 	bl	8000648 <__aeabi_dmul>
 800cea6:	4682      	mov	sl, r0
 800cea8:	468b      	mov	fp, r1
 800ceaa:	f034 040f 	bics.w	r4, r4, #15
 800ceae:	d073      	beq.n	800cf98 <_strtod_l+0x520>
 800ceb0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ceb4:	dd49      	ble.n	800cf4a <_strtod_l+0x4d2>
 800ceb6:	2400      	movs	r4, #0
 800ceb8:	46a0      	mov	r8, r4
 800ceba:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cebc:	46a1      	mov	r9, r4
 800cebe:	9a05      	ldr	r2, [sp, #20]
 800cec0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800d010 <_strtod_l+0x598>
 800cec4:	2322      	movs	r3, #34	@ 0x22
 800cec6:	6013      	str	r3, [r2, #0]
 800cec8:	f04f 0a00 	mov.w	sl, #0
 800cecc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cece:	2b00      	cmp	r3, #0
 800ced0:	f43f ae0b 	beq.w	800caea <_strtod_l+0x72>
 800ced4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ced6:	9805      	ldr	r0, [sp, #20]
 800ced8:	f7ff f946 	bl	800c168 <_Bfree>
 800cedc:	9805      	ldr	r0, [sp, #20]
 800cede:	4649      	mov	r1, r9
 800cee0:	f7ff f942 	bl	800c168 <_Bfree>
 800cee4:	9805      	ldr	r0, [sp, #20]
 800cee6:	4641      	mov	r1, r8
 800cee8:	f7ff f93e 	bl	800c168 <_Bfree>
 800ceec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ceee:	9805      	ldr	r0, [sp, #20]
 800cef0:	f7ff f93a 	bl	800c168 <_Bfree>
 800cef4:	9805      	ldr	r0, [sp, #20]
 800cef6:	4621      	mov	r1, r4
 800cef8:	f7ff f936 	bl	800c168 <_Bfree>
 800cefc:	e5f5      	b.n	800caea <_strtod_l+0x72>
 800cefe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf00:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cf04:	4293      	cmp	r3, r2
 800cf06:	dbbc      	blt.n	800ce82 <_strtod_l+0x40a>
 800cf08:	4c3f      	ldr	r4, [pc, #252]	@ (800d008 <_strtod_l+0x590>)
 800cf0a:	f1c5 050f 	rsb	r5, r5, #15
 800cf0e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cf12:	4652      	mov	r2, sl
 800cf14:	465b      	mov	r3, fp
 800cf16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf1a:	f7f3 fb95 	bl	8000648 <__aeabi_dmul>
 800cf1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf20:	1b5d      	subs	r5, r3, r5
 800cf22:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cf26:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cf2a:	e78f      	b.n	800ce4c <_strtod_l+0x3d4>
 800cf2c:	3316      	adds	r3, #22
 800cf2e:	dba8      	blt.n	800ce82 <_strtod_l+0x40a>
 800cf30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf32:	eba3 0808 	sub.w	r8, r3, r8
 800cf36:	4b34      	ldr	r3, [pc, #208]	@ (800d008 <_strtod_l+0x590>)
 800cf38:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cf3c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cf40:	4650      	mov	r0, sl
 800cf42:	4659      	mov	r1, fp
 800cf44:	f7f3 fcaa 	bl	800089c <__aeabi_ddiv>
 800cf48:	e782      	b.n	800ce50 <_strtod_l+0x3d8>
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	4f2f      	ldr	r7, [pc, #188]	@ (800d00c <_strtod_l+0x594>)
 800cf4e:	1124      	asrs	r4, r4, #4
 800cf50:	4650      	mov	r0, sl
 800cf52:	4659      	mov	r1, fp
 800cf54:	461e      	mov	r6, r3
 800cf56:	2c01      	cmp	r4, #1
 800cf58:	dc21      	bgt.n	800cf9e <_strtod_l+0x526>
 800cf5a:	b10b      	cbz	r3, 800cf60 <_strtod_l+0x4e8>
 800cf5c:	4682      	mov	sl, r0
 800cf5e:	468b      	mov	fp, r1
 800cf60:	492a      	ldr	r1, [pc, #168]	@ (800d00c <_strtod_l+0x594>)
 800cf62:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cf66:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cf6a:	4652      	mov	r2, sl
 800cf6c:	465b      	mov	r3, fp
 800cf6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf72:	f7f3 fb69 	bl	8000648 <__aeabi_dmul>
 800cf76:	4b26      	ldr	r3, [pc, #152]	@ (800d010 <_strtod_l+0x598>)
 800cf78:	460a      	mov	r2, r1
 800cf7a:	400b      	ands	r3, r1
 800cf7c:	4925      	ldr	r1, [pc, #148]	@ (800d014 <_strtod_l+0x59c>)
 800cf7e:	428b      	cmp	r3, r1
 800cf80:	4682      	mov	sl, r0
 800cf82:	d898      	bhi.n	800ceb6 <_strtod_l+0x43e>
 800cf84:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cf88:	428b      	cmp	r3, r1
 800cf8a:	bf86      	itte	hi
 800cf8c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800d018 <_strtod_l+0x5a0>
 800cf90:	f04f 3aff 	movhi.w	sl, #4294967295
 800cf94:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cf98:	2300      	movs	r3, #0
 800cf9a:	9308      	str	r3, [sp, #32]
 800cf9c:	e076      	b.n	800d08c <_strtod_l+0x614>
 800cf9e:	07e2      	lsls	r2, r4, #31
 800cfa0:	d504      	bpl.n	800cfac <_strtod_l+0x534>
 800cfa2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cfa6:	f7f3 fb4f 	bl	8000648 <__aeabi_dmul>
 800cfaa:	2301      	movs	r3, #1
 800cfac:	3601      	adds	r6, #1
 800cfae:	1064      	asrs	r4, r4, #1
 800cfb0:	3708      	adds	r7, #8
 800cfb2:	e7d0      	b.n	800cf56 <_strtod_l+0x4de>
 800cfb4:	d0f0      	beq.n	800cf98 <_strtod_l+0x520>
 800cfb6:	4264      	negs	r4, r4
 800cfb8:	f014 020f 	ands.w	r2, r4, #15
 800cfbc:	d00a      	beq.n	800cfd4 <_strtod_l+0x55c>
 800cfbe:	4b12      	ldr	r3, [pc, #72]	@ (800d008 <_strtod_l+0x590>)
 800cfc0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfc4:	4650      	mov	r0, sl
 800cfc6:	4659      	mov	r1, fp
 800cfc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfcc:	f7f3 fc66 	bl	800089c <__aeabi_ddiv>
 800cfd0:	4682      	mov	sl, r0
 800cfd2:	468b      	mov	fp, r1
 800cfd4:	1124      	asrs	r4, r4, #4
 800cfd6:	d0df      	beq.n	800cf98 <_strtod_l+0x520>
 800cfd8:	2c1f      	cmp	r4, #31
 800cfda:	dd1f      	ble.n	800d01c <_strtod_l+0x5a4>
 800cfdc:	2400      	movs	r4, #0
 800cfde:	46a0      	mov	r8, r4
 800cfe0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cfe2:	46a1      	mov	r9, r4
 800cfe4:	9a05      	ldr	r2, [sp, #20]
 800cfe6:	2322      	movs	r3, #34	@ 0x22
 800cfe8:	f04f 0a00 	mov.w	sl, #0
 800cfec:	f04f 0b00 	mov.w	fp, #0
 800cff0:	6013      	str	r3, [r2, #0]
 800cff2:	e76b      	b.n	800cecc <_strtod_l+0x454>
 800cff4:	08010185 	.word	0x08010185
 800cff8:	08010450 	.word	0x08010450
 800cffc:	0801017d 	.word	0x0801017d
 800d000:	080101b4 	.word	0x080101b4
 800d004:	080102ed 	.word	0x080102ed
 800d008:	08010388 	.word	0x08010388
 800d00c:	08010360 	.word	0x08010360
 800d010:	7ff00000 	.word	0x7ff00000
 800d014:	7ca00000 	.word	0x7ca00000
 800d018:	7fefffff 	.word	0x7fefffff
 800d01c:	f014 0310 	ands.w	r3, r4, #16
 800d020:	bf18      	it	ne
 800d022:	236a      	movne	r3, #106	@ 0x6a
 800d024:	4ea9      	ldr	r6, [pc, #676]	@ (800d2cc <_strtod_l+0x854>)
 800d026:	9308      	str	r3, [sp, #32]
 800d028:	4650      	mov	r0, sl
 800d02a:	4659      	mov	r1, fp
 800d02c:	2300      	movs	r3, #0
 800d02e:	07e7      	lsls	r7, r4, #31
 800d030:	d504      	bpl.n	800d03c <_strtod_l+0x5c4>
 800d032:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d036:	f7f3 fb07 	bl	8000648 <__aeabi_dmul>
 800d03a:	2301      	movs	r3, #1
 800d03c:	1064      	asrs	r4, r4, #1
 800d03e:	f106 0608 	add.w	r6, r6, #8
 800d042:	d1f4      	bne.n	800d02e <_strtod_l+0x5b6>
 800d044:	b10b      	cbz	r3, 800d04a <_strtod_l+0x5d2>
 800d046:	4682      	mov	sl, r0
 800d048:	468b      	mov	fp, r1
 800d04a:	9b08      	ldr	r3, [sp, #32]
 800d04c:	b1b3      	cbz	r3, 800d07c <_strtod_l+0x604>
 800d04e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d052:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d056:	2b00      	cmp	r3, #0
 800d058:	4659      	mov	r1, fp
 800d05a:	dd0f      	ble.n	800d07c <_strtod_l+0x604>
 800d05c:	2b1f      	cmp	r3, #31
 800d05e:	dd56      	ble.n	800d10e <_strtod_l+0x696>
 800d060:	2b34      	cmp	r3, #52	@ 0x34
 800d062:	bfde      	ittt	le
 800d064:	f04f 33ff 	movle.w	r3, #4294967295
 800d068:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d06c:	4093      	lslle	r3, r2
 800d06e:	f04f 0a00 	mov.w	sl, #0
 800d072:	bfcc      	ite	gt
 800d074:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d078:	ea03 0b01 	andle.w	fp, r3, r1
 800d07c:	2200      	movs	r2, #0
 800d07e:	2300      	movs	r3, #0
 800d080:	4650      	mov	r0, sl
 800d082:	4659      	mov	r1, fp
 800d084:	f7f3 fd48 	bl	8000b18 <__aeabi_dcmpeq>
 800d088:	2800      	cmp	r0, #0
 800d08a:	d1a7      	bne.n	800cfdc <_strtod_l+0x564>
 800d08c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d08e:	9300      	str	r3, [sp, #0]
 800d090:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d092:	9805      	ldr	r0, [sp, #20]
 800d094:	462b      	mov	r3, r5
 800d096:	464a      	mov	r2, r9
 800d098:	f7ff f8ce 	bl	800c238 <__s2b>
 800d09c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d09e:	2800      	cmp	r0, #0
 800d0a0:	f43f af09 	beq.w	800ceb6 <_strtod_l+0x43e>
 800d0a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0a8:	2a00      	cmp	r2, #0
 800d0aa:	eba3 0308 	sub.w	r3, r3, r8
 800d0ae:	bfa8      	it	ge
 800d0b0:	2300      	movge	r3, #0
 800d0b2:	9312      	str	r3, [sp, #72]	@ 0x48
 800d0b4:	2400      	movs	r4, #0
 800d0b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d0ba:	9316      	str	r3, [sp, #88]	@ 0x58
 800d0bc:	46a0      	mov	r8, r4
 800d0be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0c0:	9805      	ldr	r0, [sp, #20]
 800d0c2:	6859      	ldr	r1, [r3, #4]
 800d0c4:	f7ff f810 	bl	800c0e8 <_Balloc>
 800d0c8:	4681      	mov	r9, r0
 800d0ca:	2800      	cmp	r0, #0
 800d0cc:	f43f aef7 	beq.w	800cebe <_strtod_l+0x446>
 800d0d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0d2:	691a      	ldr	r2, [r3, #16]
 800d0d4:	3202      	adds	r2, #2
 800d0d6:	f103 010c 	add.w	r1, r3, #12
 800d0da:	0092      	lsls	r2, r2, #2
 800d0dc:	300c      	adds	r0, #12
 800d0de:	f000 fd71 	bl	800dbc4 <memcpy>
 800d0e2:	ec4b ab10 	vmov	d0, sl, fp
 800d0e6:	9805      	ldr	r0, [sp, #20]
 800d0e8:	aa1c      	add	r2, sp, #112	@ 0x70
 800d0ea:	a91b      	add	r1, sp, #108	@ 0x6c
 800d0ec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d0f0:	f7ff fbd6 	bl	800c8a0 <__d2b>
 800d0f4:	901a      	str	r0, [sp, #104]	@ 0x68
 800d0f6:	2800      	cmp	r0, #0
 800d0f8:	f43f aee1 	beq.w	800cebe <_strtod_l+0x446>
 800d0fc:	9805      	ldr	r0, [sp, #20]
 800d0fe:	2101      	movs	r1, #1
 800d100:	f7ff f930 	bl	800c364 <__i2b>
 800d104:	4680      	mov	r8, r0
 800d106:	b948      	cbnz	r0, 800d11c <_strtod_l+0x6a4>
 800d108:	f04f 0800 	mov.w	r8, #0
 800d10c:	e6d7      	b.n	800cebe <_strtod_l+0x446>
 800d10e:	f04f 32ff 	mov.w	r2, #4294967295
 800d112:	fa02 f303 	lsl.w	r3, r2, r3
 800d116:	ea03 0a0a 	and.w	sl, r3, sl
 800d11a:	e7af      	b.n	800d07c <_strtod_l+0x604>
 800d11c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d11e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d120:	2d00      	cmp	r5, #0
 800d122:	bfab      	itete	ge
 800d124:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d126:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d128:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d12a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d12c:	bfac      	ite	ge
 800d12e:	18ef      	addge	r7, r5, r3
 800d130:	1b5e      	sublt	r6, r3, r5
 800d132:	9b08      	ldr	r3, [sp, #32]
 800d134:	1aed      	subs	r5, r5, r3
 800d136:	4415      	add	r5, r2
 800d138:	4b65      	ldr	r3, [pc, #404]	@ (800d2d0 <_strtod_l+0x858>)
 800d13a:	3d01      	subs	r5, #1
 800d13c:	429d      	cmp	r5, r3
 800d13e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d142:	da50      	bge.n	800d1e6 <_strtod_l+0x76e>
 800d144:	1b5b      	subs	r3, r3, r5
 800d146:	2b1f      	cmp	r3, #31
 800d148:	eba2 0203 	sub.w	r2, r2, r3
 800d14c:	f04f 0101 	mov.w	r1, #1
 800d150:	dc3d      	bgt.n	800d1ce <_strtod_l+0x756>
 800d152:	fa01 f303 	lsl.w	r3, r1, r3
 800d156:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d158:	2300      	movs	r3, #0
 800d15a:	9310      	str	r3, [sp, #64]	@ 0x40
 800d15c:	18bd      	adds	r5, r7, r2
 800d15e:	9b08      	ldr	r3, [sp, #32]
 800d160:	42af      	cmp	r7, r5
 800d162:	4416      	add	r6, r2
 800d164:	441e      	add	r6, r3
 800d166:	463b      	mov	r3, r7
 800d168:	bfa8      	it	ge
 800d16a:	462b      	movge	r3, r5
 800d16c:	42b3      	cmp	r3, r6
 800d16e:	bfa8      	it	ge
 800d170:	4633      	movge	r3, r6
 800d172:	2b00      	cmp	r3, #0
 800d174:	bfc2      	ittt	gt
 800d176:	1aed      	subgt	r5, r5, r3
 800d178:	1af6      	subgt	r6, r6, r3
 800d17a:	1aff      	subgt	r7, r7, r3
 800d17c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d17e:	2b00      	cmp	r3, #0
 800d180:	dd16      	ble.n	800d1b0 <_strtod_l+0x738>
 800d182:	4641      	mov	r1, r8
 800d184:	9805      	ldr	r0, [sp, #20]
 800d186:	461a      	mov	r2, r3
 800d188:	f7ff f9a4 	bl	800c4d4 <__pow5mult>
 800d18c:	4680      	mov	r8, r0
 800d18e:	2800      	cmp	r0, #0
 800d190:	d0ba      	beq.n	800d108 <_strtod_l+0x690>
 800d192:	4601      	mov	r1, r0
 800d194:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d196:	9805      	ldr	r0, [sp, #20]
 800d198:	f7ff f8fa 	bl	800c390 <__multiply>
 800d19c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d19e:	2800      	cmp	r0, #0
 800d1a0:	f43f ae8d 	beq.w	800cebe <_strtod_l+0x446>
 800d1a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d1a6:	9805      	ldr	r0, [sp, #20]
 800d1a8:	f7fe ffde 	bl	800c168 <_Bfree>
 800d1ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1ae:	931a      	str	r3, [sp, #104]	@ 0x68
 800d1b0:	2d00      	cmp	r5, #0
 800d1b2:	dc1d      	bgt.n	800d1f0 <_strtod_l+0x778>
 800d1b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	dd23      	ble.n	800d202 <_strtod_l+0x78a>
 800d1ba:	4649      	mov	r1, r9
 800d1bc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d1be:	9805      	ldr	r0, [sp, #20]
 800d1c0:	f7ff f988 	bl	800c4d4 <__pow5mult>
 800d1c4:	4681      	mov	r9, r0
 800d1c6:	b9e0      	cbnz	r0, 800d202 <_strtod_l+0x78a>
 800d1c8:	f04f 0900 	mov.w	r9, #0
 800d1cc:	e677      	b.n	800cebe <_strtod_l+0x446>
 800d1ce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d1d2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d1d6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d1da:	35e2      	adds	r5, #226	@ 0xe2
 800d1dc:	fa01 f305 	lsl.w	r3, r1, r5
 800d1e0:	9310      	str	r3, [sp, #64]	@ 0x40
 800d1e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d1e4:	e7ba      	b.n	800d15c <_strtod_l+0x6e4>
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	9310      	str	r3, [sp, #64]	@ 0x40
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d1ee:	e7b5      	b.n	800d15c <_strtod_l+0x6e4>
 800d1f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d1f2:	9805      	ldr	r0, [sp, #20]
 800d1f4:	462a      	mov	r2, r5
 800d1f6:	f7ff f9c7 	bl	800c588 <__lshift>
 800d1fa:	901a      	str	r0, [sp, #104]	@ 0x68
 800d1fc:	2800      	cmp	r0, #0
 800d1fe:	d1d9      	bne.n	800d1b4 <_strtod_l+0x73c>
 800d200:	e65d      	b.n	800cebe <_strtod_l+0x446>
 800d202:	2e00      	cmp	r6, #0
 800d204:	dd07      	ble.n	800d216 <_strtod_l+0x79e>
 800d206:	4649      	mov	r1, r9
 800d208:	9805      	ldr	r0, [sp, #20]
 800d20a:	4632      	mov	r2, r6
 800d20c:	f7ff f9bc 	bl	800c588 <__lshift>
 800d210:	4681      	mov	r9, r0
 800d212:	2800      	cmp	r0, #0
 800d214:	d0d8      	beq.n	800d1c8 <_strtod_l+0x750>
 800d216:	2f00      	cmp	r7, #0
 800d218:	dd08      	ble.n	800d22c <_strtod_l+0x7b4>
 800d21a:	4641      	mov	r1, r8
 800d21c:	9805      	ldr	r0, [sp, #20]
 800d21e:	463a      	mov	r2, r7
 800d220:	f7ff f9b2 	bl	800c588 <__lshift>
 800d224:	4680      	mov	r8, r0
 800d226:	2800      	cmp	r0, #0
 800d228:	f43f ae49 	beq.w	800cebe <_strtod_l+0x446>
 800d22c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d22e:	9805      	ldr	r0, [sp, #20]
 800d230:	464a      	mov	r2, r9
 800d232:	f7ff fa31 	bl	800c698 <__mdiff>
 800d236:	4604      	mov	r4, r0
 800d238:	2800      	cmp	r0, #0
 800d23a:	f43f ae40 	beq.w	800cebe <_strtod_l+0x446>
 800d23e:	68c3      	ldr	r3, [r0, #12]
 800d240:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d242:	2300      	movs	r3, #0
 800d244:	60c3      	str	r3, [r0, #12]
 800d246:	4641      	mov	r1, r8
 800d248:	f7ff fa0a 	bl	800c660 <__mcmp>
 800d24c:	2800      	cmp	r0, #0
 800d24e:	da45      	bge.n	800d2dc <_strtod_l+0x864>
 800d250:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d252:	ea53 030a 	orrs.w	r3, r3, sl
 800d256:	d16b      	bne.n	800d330 <_strtod_l+0x8b8>
 800d258:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d167      	bne.n	800d330 <_strtod_l+0x8b8>
 800d260:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d264:	0d1b      	lsrs	r3, r3, #20
 800d266:	051b      	lsls	r3, r3, #20
 800d268:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d26c:	d960      	bls.n	800d330 <_strtod_l+0x8b8>
 800d26e:	6963      	ldr	r3, [r4, #20]
 800d270:	b913      	cbnz	r3, 800d278 <_strtod_l+0x800>
 800d272:	6923      	ldr	r3, [r4, #16]
 800d274:	2b01      	cmp	r3, #1
 800d276:	dd5b      	ble.n	800d330 <_strtod_l+0x8b8>
 800d278:	4621      	mov	r1, r4
 800d27a:	2201      	movs	r2, #1
 800d27c:	9805      	ldr	r0, [sp, #20]
 800d27e:	f7ff f983 	bl	800c588 <__lshift>
 800d282:	4641      	mov	r1, r8
 800d284:	4604      	mov	r4, r0
 800d286:	f7ff f9eb 	bl	800c660 <__mcmp>
 800d28a:	2800      	cmp	r0, #0
 800d28c:	dd50      	ble.n	800d330 <_strtod_l+0x8b8>
 800d28e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d292:	9a08      	ldr	r2, [sp, #32]
 800d294:	0d1b      	lsrs	r3, r3, #20
 800d296:	051b      	lsls	r3, r3, #20
 800d298:	2a00      	cmp	r2, #0
 800d29a:	d06a      	beq.n	800d372 <_strtod_l+0x8fa>
 800d29c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d2a0:	d867      	bhi.n	800d372 <_strtod_l+0x8fa>
 800d2a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d2a6:	f67f ae9d 	bls.w	800cfe4 <_strtod_l+0x56c>
 800d2aa:	4b0a      	ldr	r3, [pc, #40]	@ (800d2d4 <_strtod_l+0x85c>)
 800d2ac:	4650      	mov	r0, sl
 800d2ae:	4659      	mov	r1, fp
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	f7f3 f9c9 	bl	8000648 <__aeabi_dmul>
 800d2b6:	4b08      	ldr	r3, [pc, #32]	@ (800d2d8 <_strtod_l+0x860>)
 800d2b8:	400b      	ands	r3, r1
 800d2ba:	4682      	mov	sl, r0
 800d2bc:	468b      	mov	fp, r1
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	f47f ae08 	bne.w	800ced4 <_strtod_l+0x45c>
 800d2c4:	9a05      	ldr	r2, [sp, #20]
 800d2c6:	2322      	movs	r3, #34	@ 0x22
 800d2c8:	6013      	str	r3, [r2, #0]
 800d2ca:	e603      	b.n	800ced4 <_strtod_l+0x45c>
 800d2cc:	08010478 	.word	0x08010478
 800d2d0:	fffffc02 	.word	0xfffffc02
 800d2d4:	39500000 	.word	0x39500000
 800d2d8:	7ff00000 	.word	0x7ff00000
 800d2dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d2e0:	d165      	bne.n	800d3ae <_strtod_l+0x936>
 800d2e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d2e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d2e8:	b35a      	cbz	r2, 800d342 <_strtod_l+0x8ca>
 800d2ea:	4a9f      	ldr	r2, [pc, #636]	@ (800d568 <_strtod_l+0xaf0>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d12b      	bne.n	800d348 <_strtod_l+0x8d0>
 800d2f0:	9b08      	ldr	r3, [sp, #32]
 800d2f2:	4651      	mov	r1, sl
 800d2f4:	b303      	cbz	r3, 800d338 <_strtod_l+0x8c0>
 800d2f6:	4b9d      	ldr	r3, [pc, #628]	@ (800d56c <_strtod_l+0xaf4>)
 800d2f8:	465a      	mov	r2, fp
 800d2fa:	4013      	ands	r3, r2
 800d2fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d300:	f04f 32ff 	mov.w	r2, #4294967295
 800d304:	d81b      	bhi.n	800d33e <_strtod_l+0x8c6>
 800d306:	0d1b      	lsrs	r3, r3, #20
 800d308:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d30c:	fa02 f303 	lsl.w	r3, r2, r3
 800d310:	4299      	cmp	r1, r3
 800d312:	d119      	bne.n	800d348 <_strtod_l+0x8d0>
 800d314:	4b96      	ldr	r3, [pc, #600]	@ (800d570 <_strtod_l+0xaf8>)
 800d316:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d318:	429a      	cmp	r2, r3
 800d31a:	d102      	bne.n	800d322 <_strtod_l+0x8aa>
 800d31c:	3101      	adds	r1, #1
 800d31e:	f43f adce 	beq.w	800cebe <_strtod_l+0x446>
 800d322:	4b92      	ldr	r3, [pc, #584]	@ (800d56c <_strtod_l+0xaf4>)
 800d324:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d326:	401a      	ands	r2, r3
 800d328:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d32c:	f04f 0a00 	mov.w	sl, #0
 800d330:	9b08      	ldr	r3, [sp, #32]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d1b9      	bne.n	800d2aa <_strtod_l+0x832>
 800d336:	e5cd      	b.n	800ced4 <_strtod_l+0x45c>
 800d338:	f04f 33ff 	mov.w	r3, #4294967295
 800d33c:	e7e8      	b.n	800d310 <_strtod_l+0x898>
 800d33e:	4613      	mov	r3, r2
 800d340:	e7e6      	b.n	800d310 <_strtod_l+0x898>
 800d342:	ea53 030a 	orrs.w	r3, r3, sl
 800d346:	d0a2      	beq.n	800d28e <_strtod_l+0x816>
 800d348:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d34a:	b1db      	cbz	r3, 800d384 <_strtod_l+0x90c>
 800d34c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d34e:	4213      	tst	r3, r2
 800d350:	d0ee      	beq.n	800d330 <_strtod_l+0x8b8>
 800d352:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d354:	9a08      	ldr	r2, [sp, #32]
 800d356:	4650      	mov	r0, sl
 800d358:	4659      	mov	r1, fp
 800d35a:	b1bb      	cbz	r3, 800d38c <_strtod_l+0x914>
 800d35c:	f7ff fb6e 	bl	800ca3c <sulp>
 800d360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d364:	ec53 2b10 	vmov	r2, r3, d0
 800d368:	f7f2 ffb8 	bl	80002dc <__adddf3>
 800d36c:	4682      	mov	sl, r0
 800d36e:	468b      	mov	fp, r1
 800d370:	e7de      	b.n	800d330 <_strtod_l+0x8b8>
 800d372:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d376:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d37a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d37e:	f04f 3aff 	mov.w	sl, #4294967295
 800d382:	e7d5      	b.n	800d330 <_strtod_l+0x8b8>
 800d384:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d386:	ea13 0f0a 	tst.w	r3, sl
 800d38a:	e7e1      	b.n	800d350 <_strtod_l+0x8d8>
 800d38c:	f7ff fb56 	bl	800ca3c <sulp>
 800d390:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d394:	ec53 2b10 	vmov	r2, r3, d0
 800d398:	f7f2 ff9e 	bl	80002d8 <__aeabi_dsub>
 800d39c:	2200      	movs	r2, #0
 800d39e:	2300      	movs	r3, #0
 800d3a0:	4682      	mov	sl, r0
 800d3a2:	468b      	mov	fp, r1
 800d3a4:	f7f3 fbb8 	bl	8000b18 <__aeabi_dcmpeq>
 800d3a8:	2800      	cmp	r0, #0
 800d3aa:	d0c1      	beq.n	800d330 <_strtod_l+0x8b8>
 800d3ac:	e61a      	b.n	800cfe4 <_strtod_l+0x56c>
 800d3ae:	4641      	mov	r1, r8
 800d3b0:	4620      	mov	r0, r4
 800d3b2:	f7ff facd 	bl	800c950 <__ratio>
 800d3b6:	ec57 6b10 	vmov	r6, r7, d0
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d3c0:	4630      	mov	r0, r6
 800d3c2:	4639      	mov	r1, r7
 800d3c4:	f7f3 fbbc 	bl	8000b40 <__aeabi_dcmple>
 800d3c8:	2800      	cmp	r0, #0
 800d3ca:	d06f      	beq.n	800d4ac <_strtod_l+0xa34>
 800d3cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d17a      	bne.n	800d4c8 <_strtod_l+0xa50>
 800d3d2:	f1ba 0f00 	cmp.w	sl, #0
 800d3d6:	d158      	bne.n	800d48a <_strtod_l+0xa12>
 800d3d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d15a      	bne.n	800d498 <_strtod_l+0xa20>
 800d3e2:	4b64      	ldr	r3, [pc, #400]	@ (800d574 <_strtod_l+0xafc>)
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	4630      	mov	r0, r6
 800d3e8:	4639      	mov	r1, r7
 800d3ea:	f7f3 fb9f 	bl	8000b2c <__aeabi_dcmplt>
 800d3ee:	2800      	cmp	r0, #0
 800d3f0:	d159      	bne.n	800d4a6 <_strtod_l+0xa2e>
 800d3f2:	4630      	mov	r0, r6
 800d3f4:	4639      	mov	r1, r7
 800d3f6:	4b60      	ldr	r3, [pc, #384]	@ (800d578 <_strtod_l+0xb00>)
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	f7f3 f925 	bl	8000648 <__aeabi_dmul>
 800d3fe:	4606      	mov	r6, r0
 800d400:	460f      	mov	r7, r1
 800d402:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d406:	9606      	str	r6, [sp, #24]
 800d408:	9307      	str	r3, [sp, #28]
 800d40a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d40e:	4d57      	ldr	r5, [pc, #348]	@ (800d56c <_strtod_l+0xaf4>)
 800d410:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d414:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d416:	401d      	ands	r5, r3
 800d418:	4b58      	ldr	r3, [pc, #352]	@ (800d57c <_strtod_l+0xb04>)
 800d41a:	429d      	cmp	r5, r3
 800d41c:	f040 80b2 	bne.w	800d584 <_strtod_l+0xb0c>
 800d420:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d422:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d426:	ec4b ab10 	vmov	d0, sl, fp
 800d42a:	f7ff f9c9 	bl	800c7c0 <__ulp>
 800d42e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d432:	ec51 0b10 	vmov	r0, r1, d0
 800d436:	f7f3 f907 	bl	8000648 <__aeabi_dmul>
 800d43a:	4652      	mov	r2, sl
 800d43c:	465b      	mov	r3, fp
 800d43e:	f7f2 ff4d 	bl	80002dc <__adddf3>
 800d442:	460b      	mov	r3, r1
 800d444:	4949      	ldr	r1, [pc, #292]	@ (800d56c <_strtod_l+0xaf4>)
 800d446:	4a4e      	ldr	r2, [pc, #312]	@ (800d580 <_strtod_l+0xb08>)
 800d448:	4019      	ands	r1, r3
 800d44a:	4291      	cmp	r1, r2
 800d44c:	4682      	mov	sl, r0
 800d44e:	d942      	bls.n	800d4d6 <_strtod_l+0xa5e>
 800d450:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d452:	4b47      	ldr	r3, [pc, #284]	@ (800d570 <_strtod_l+0xaf8>)
 800d454:	429a      	cmp	r2, r3
 800d456:	d103      	bne.n	800d460 <_strtod_l+0x9e8>
 800d458:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d45a:	3301      	adds	r3, #1
 800d45c:	f43f ad2f 	beq.w	800cebe <_strtod_l+0x446>
 800d460:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d570 <_strtod_l+0xaf8>
 800d464:	f04f 3aff 	mov.w	sl, #4294967295
 800d468:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d46a:	9805      	ldr	r0, [sp, #20]
 800d46c:	f7fe fe7c 	bl	800c168 <_Bfree>
 800d470:	9805      	ldr	r0, [sp, #20]
 800d472:	4649      	mov	r1, r9
 800d474:	f7fe fe78 	bl	800c168 <_Bfree>
 800d478:	9805      	ldr	r0, [sp, #20]
 800d47a:	4641      	mov	r1, r8
 800d47c:	f7fe fe74 	bl	800c168 <_Bfree>
 800d480:	9805      	ldr	r0, [sp, #20]
 800d482:	4621      	mov	r1, r4
 800d484:	f7fe fe70 	bl	800c168 <_Bfree>
 800d488:	e619      	b.n	800d0be <_strtod_l+0x646>
 800d48a:	f1ba 0f01 	cmp.w	sl, #1
 800d48e:	d103      	bne.n	800d498 <_strtod_l+0xa20>
 800d490:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d492:	2b00      	cmp	r3, #0
 800d494:	f43f ada6 	beq.w	800cfe4 <_strtod_l+0x56c>
 800d498:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d548 <_strtod_l+0xad0>
 800d49c:	4f35      	ldr	r7, [pc, #212]	@ (800d574 <_strtod_l+0xafc>)
 800d49e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d4a2:	2600      	movs	r6, #0
 800d4a4:	e7b1      	b.n	800d40a <_strtod_l+0x992>
 800d4a6:	4f34      	ldr	r7, [pc, #208]	@ (800d578 <_strtod_l+0xb00>)
 800d4a8:	2600      	movs	r6, #0
 800d4aa:	e7aa      	b.n	800d402 <_strtod_l+0x98a>
 800d4ac:	4b32      	ldr	r3, [pc, #200]	@ (800d578 <_strtod_l+0xb00>)
 800d4ae:	4630      	mov	r0, r6
 800d4b0:	4639      	mov	r1, r7
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	f7f3 f8c8 	bl	8000648 <__aeabi_dmul>
 800d4b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4ba:	4606      	mov	r6, r0
 800d4bc:	460f      	mov	r7, r1
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d09f      	beq.n	800d402 <_strtod_l+0x98a>
 800d4c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d4c6:	e7a0      	b.n	800d40a <_strtod_l+0x992>
 800d4c8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d550 <_strtod_l+0xad8>
 800d4cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d4d0:	ec57 6b17 	vmov	r6, r7, d7
 800d4d4:	e799      	b.n	800d40a <_strtod_l+0x992>
 800d4d6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d4da:	9b08      	ldr	r3, [sp, #32]
 800d4dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d1c1      	bne.n	800d468 <_strtod_l+0x9f0>
 800d4e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d4e8:	0d1b      	lsrs	r3, r3, #20
 800d4ea:	051b      	lsls	r3, r3, #20
 800d4ec:	429d      	cmp	r5, r3
 800d4ee:	d1bb      	bne.n	800d468 <_strtod_l+0x9f0>
 800d4f0:	4630      	mov	r0, r6
 800d4f2:	4639      	mov	r1, r7
 800d4f4:	f7f3 fc08 	bl	8000d08 <__aeabi_d2lz>
 800d4f8:	f7f3 f878 	bl	80005ec <__aeabi_l2d>
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	460b      	mov	r3, r1
 800d500:	4630      	mov	r0, r6
 800d502:	4639      	mov	r1, r7
 800d504:	f7f2 fee8 	bl	80002d8 <__aeabi_dsub>
 800d508:	460b      	mov	r3, r1
 800d50a:	4602      	mov	r2, r0
 800d50c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d510:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d514:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d516:	ea46 060a 	orr.w	r6, r6, sl
 800d51a:	431e      	orrs	r6, r3
 800d51c:	d06f      	beq.n	800d5fe <_strtod_l+0xb86>
 800d51e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d558 <_strtod_l+0xae0>)
 800d520:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d524:	f7f3 fb02 	bl	8000b2c <__aeabi_dcmplt>
 800d528:	2800      	cmp	r0, #0
 800d52a:	f47f acd3 	bne.w	800ced4 <_strtod_l+0x45c>
 800d52e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d560 <_strtod_l+0xae8>)
 800d530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d534:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d538:	f7f3 fb16 	bl	8000b68 <__aeabi_dcmpgt>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d093      	beq.n	800d468 <_strtod_l+0x9f0>
 800d540:	e4c8      	b.n	800ced4 <_strtod_l+0x45c>
 800d542:	bf00      	nop
 800d544:	f3af 8000 	nop.w
 800d548:	00000000 	.word	0x00000000
 800d54c:	bff00000 	.word	0xbff00000
 800d550:	00000000 	.word	0x00000000
 800d554:	3ff00000 	.word	0x3ff00000
 800d558:	94a03595 	.word	0x94a03595
 800d55c:	3fdfffff 	.word	0x3fdfffff
 800d560:	35afe535 	.word	0x35afe535
 800d564:	3fe00000 	.word	0x3fe00000
 800d568:	000fffff 	.word	0x000fffff
 800d56c:	7ff00000 	.word	0x7ff00000
 800d570:	7fefffff 	.word	0x7fefffff
 800d574:	3ff00000 	.word	0x3ff00000
 800d578:	3fe00000 	.word	0x3fe00000
 800d57c:	7fe00000 	.word	0x7fe00000
 800d580:	7c9fffff 	.word	0x7c9fffff
 800d584:	9b08      	ldr	r3, [sp, #32]
 800d586:	b323      	cbz	r3, 800d5d2 <_strtod_l+0xb5a>
 800d588:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d58c:	d821      	bhi.n	800d5d2 <_strtod_l+0xb5a>
 800d58e:	a328      	add	r3, pc, #160	@ (adr r3, 800d630 <_strtod_l+0xbb8>)
 800d590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d594:	4630      	mov	r0, r6
 800d596:	4639      	mov	r1, r7
 800d598:	f7f3 fad2 	bl	8000b40 <__aeabi_dcmple>
 800d59c:	b1a0      	cbz	r0, 800d5c8 <_strtod_l+0xb50>
 800d59e:	4639      	mov	r1, r7
 800d5a0:	4630      	mov	r0, r6
 800d5a2:	f7f3 fb29 	bl	8000bf8 <__aeabi_d2uiz>
 800d5a6:	2801      	cmp	r0, #1
 800d5a8:	bf38      	it	cc
 800d5aa:	2001      	movcc	r0, #1
 800d5ac:	f7f2 ffd2 	bl	8000554 <__aeabi_ui2d>
 800d5b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5b2:	4606      	mov	r6, r0
 800d5b4:	460f      	mov	r7, r1
 800d5b6:	b9fb      	cbnz	r3, 800d5f8 <_strtod_l+0xb80>
 800d5b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5bc:	9014      	str	r0, [sp, #80]	@ 0x50
 800d5be:	9315      	str	r3, [sp, #84]	@ 0x54
 800d5c0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d5c4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d5c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d5ca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d5ce:	1b5b      	subs	r3, r3, r5
 800d5d0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d5d2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d5d6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d5da:	f7ff f8f1 	bl	800c7c0 <__ulp>
 800d5de:	4650      	mov	r0, sl
 800d5e0:	ec53 2b10 	vmov	r2, r3, d0
 800d5e4:	4659      	mov	r1, fp
 800d5e6:	f7f3 f82f 	bl	8000648 <__aeabi_dmul>
 800d5ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d5ee:	f7f2 fe75 	bl	80002dc <__adddf3>
 800d5f2:	4682      	mov	sl, r0
 800d5f4:	468b      	mov	fp, r1
 800d5f6:	e770      	b.n	800d4da <_strtod_l+0xa62>
 800d5f8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d5fc:	e7e0      	b.n	800d5c0 <_strtod_l+0xb48>
 800d5fe:	a30e      	add	r3, pc, #56	@ (adr r3, 800d638 <_strtod_l+0xbc0>)
 800d600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d604:	f7f3 fa92 	bl	8000b2c <__aeabi_dcmplt>
 800d608:	e798      	b.n	800d53c <_strtod_l+0xac4>
 800d60a:	2300      	movs	r3, #0
 800d60c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d60e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d610:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d612:	6013      	str	r3, [r2, #0]
 800d614:	f7ff ba6d 	b.w	800caf2 <_strtod_l+0x7a>
 800d618:	2a65      	cmp	r2, #101	@ 0x65
 800d61a:	f43f ab68 	beq.w	800ccee <_strtod_l+0x276>
 800d61e:	2a45      	cmp	r2, #69	@ 0x45
 800d620:	f43f ab65 	beq.w	800ccee <_strtod_l+0x276>
 800d624:	2301      	movs	r3, #1
 800d626:	f7ff bba0 	b.w	800cd6a <_strtod_l+0x2f2>
 800d62a:	bf00      	nop
 800d62c:	f3af 8000 	nop.w
 800d630:	ffc00000 	.word	0xffc00000
 800d634:	41dfffff 	.word	0x41dfffff
 800d638:	94a03595 	.word	0x94a03595
 800d63c:	3fcfffff 	.word	0x3fcfffff

0800d640 <_strtod_r>:
 800d640:	4b01      	ldr	r3, [pc, #4]	@ (800d648 <_strtod_r+0x8>)
 800d642:	f7ff ba19 	b.w	800ca78 <_strtod_l>
 800d646:	bf00      	nop
 800d648:	20000290 	.word	0x20000290

0800d64c <_strtol_l.isra.0>:
 800d64c:	2b24      	cmp	r3, #36	@ 0x24
 800d64e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d652:	4686      	mov	lr, r0
 800d654:	4690      	mov	r8, r2
 800d656:	d801      	bhi.n	800d65c <_strtol_l.isra.0+0x10>
 800d658:	2b01      	cmp	r3, #1
 800d65a:	d106      	bne.n	800d66a <_strtol_l.isra.0+0x1e>
 800d65c:	f7fd fdb6 	bl	800b1cc <__errno>
 800d660:	2316      	movs	r3, #22
 800d662:	6003      	str	r3, [r0, #0]
 800d664:	2000      	movs	r0, #0
 800d666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d66a:	4834      	ldr	r0, [pc, #208]	@ (800d73c <_strtol_l.isra.0+0xf0>)
 800d66c:	460d      	mov	r5, r1
 800d66e:	462a      	mov	r2, r5
 800d670:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d674:	5d06      	ldrb	r6, [r0, r4]
 800d676:	f016 0608 	ands.w	r6, r6, #8
 800d67a:	d1f8      	bne.n	800d66e <_strtol_l.isra.0+0x22>
 800d67c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d67e:	d110      	bne.n	800d6a2 <_strtol_l.isra.0+0x56>
 800d680:	782c      	ldrb	r4, [r5, #0]
 800d682:	2601      	movs	r6, #1
 800d684:	1c95      	adds	r5, r2, #2
 800d686:	f033 0210 	bics.w	r2, r3, #16
 800d68a:	d115      	bne.n	800d6b8 <_strtol_l.isra.0+0x6c>
 800d68c:	2c30      	cmp	r4, #48	@ 0x30
 800d68e:	d10d      	bne.n	800d6ac <_strtol_l.isra.0+0x60>
 800d690:	782a      	ldrb	r2, [r5, #0]
 800d692:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d696:	2a58      	cmp	r2, #88	@ 0x58
 800d698:	d108      	bne.n	800d6ac <_strtol_l.isra.0+0x60>
 800d69a:	786c      	ldrb	r4, [r5, #1]
 800d69c:	3502      	adds	r5, #2
 800d69e:	2310      	movs	r3, #16
 800d6a0:	e00a      	b.n	800d6b8 <_strtol_l.isra.0+0x6c>
 800d6a2:	2c2b      	cmp	r4, #43	@ 0x2b
 800d6a4:	bf04      	itt	eq
 800d6a6:	782c      	ldrbeq	r4, [r5, #0]
 800d6a8:	1c95      	addeq	r5, r2, #2
 800d6aa:	e7ec      	b.n	800d686 <_strtol_l.isra.0+0x3a>
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d1f6      	bne.n	800d69e <_strtol_l.isra.0+0x52>
 800d6b0:	2c30      	cmp	r4, #48	@ 0x30
 800d6b2:	bf14      	ite	ne
 800d6b4:	230a      	movne	r3, #10
 800d6b6:	2308      	moveq	r3, #8
 800d6b8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d6bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	fbbc f9f3 	udiv	r9, ip, r3
 800d6c6:	4610      	mov	r0, r2
 800d6c8:	fb03 ca19 	mls	sl, r3, r9, ip
 800d6cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d6d0:	2f09      	cmp	r7, #9
 800d6d2:	d80f      	bhi.n	800d6f4 <_strtol_l.isra.0+0xa8>
 800d6d4:	463c      	mov	r4, r7
 800d6d6:	42a3      	cmp	r3, r4
 800d6d8:	dd1b      	ble.n	800d712 <_strtol_l.isra.0+0xc6>
 800d6da:	1c57      	adds	r7, r2, #1
 800d6dc:	d007      	beq.n	800d6ee <_strtol_l.isra.0+0xa2>
 800d6de:	4581      	cmp	r9, r0
 800d6e0:	d314      	bcc.n	800d70c <_strtol_l.isra.0+0xc0>
 800d6e2:	d101      	bne.n	800d6e8 <_strtol_l.isra.0+0x9c>
 800d6e4:	45a2      	cmp	sl, r4
 800d6e6:	db11      	blt.n	800d70c <_strtol_l.isra.0+0xc0>
 800d6e8:	fb00 4003 	mla	r0, r0, r3, r4
 800d6ec:	2201      	movs	r2, #1
 800d6ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d6f2:	e7eb      	b.n	800d6cc <_strtol_l.isra.0+0x80>
 800d6f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d6f8:	2f19      	cmp	r7, #25
 800d6fa:	d801      	bhi.n	800d700 <_strtol_l.isra.0+0xb4>
 800d6fc:	3c37      	subs	r4, #55	@ 0x37
 800d6fe:	e7ea      	b.n	800d6d6 <_strtol_l.isra.0+0x8a>
 800d700:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d704:	2f19      	cmp	r7, #25
 800d706:	d804      	bhi.n	800d712 <_strtol_l.isra.0+0xc6>
 800d708:	3c57      	subs	r4, #87	@ 0x57
 800d70a:	e7e4      	b.n	800d6d6 <_strtol_l.isra.0+0x8a>
 800d70c:	f04f 32ff 	mov.w	r2, #4294967295
 800d710:	e7ed      	b.n	800d6ee <_strtol_l.isra.0+0xa2>
 800d712:	1c53      	adds	r3, r2, #1
 800d714:	d108      	bne.n	800d728 <_strtol_l.isra.0+0xdc>
 800d716:	2322      	movs	r3, #34	@ 0x22
 800d718:	f8ce 3000 	str.w	r3, [lr]
 800d71c:	4660      	mov	r0, ip
 800d71e:	f1b8 0f00 	cmp.w	r8, #0
 800d722:	d0a0      	beq.n	800d666 <_strtol_l.isra.0+0x1a>
 800d724:	1e69      	subs	r1, r5, #1
 800d726:	e006      	b.n	800d736 <_strtol_l.isra.0+0xea>
 800d728:	b106      	cbz	r6, 800d72c <_strtol_l.isra.0+0xe0>
 800d72a:	4240      	negs	r0, r0
 800d72c:	f1b8 0f00 	cmp.w	r8, #0
 800d730:	d099      	beq.n	800d666 <_strtol_l.isra.0+0x1a>
 800d732:	2a00      	cmp	r2, #0
 800d734:	d1f6      	bne.n	800d724 <_strtol_l.isra.0+0xd8>
 800d736:	f8c8 1000 	str.w	r1, [r8]
 800d73a:	e794      	b.n	800d666 <_strtol_l.isra.0+0x1a>
 800d73c:	080104a1 	.word	0x080104a1

0800d740 <_strtol_r>:
 800d740:	f7ff bf84 	b.w	800d64c <_strtol_l.isra.0>

0800d744 <__ssputs_r>:
 800d744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d748:	688e      	ldr	r6, [r1, #8]
 800d74a:	461f      	mov	r7, r3
 800d74c:	42be      	cmp	r6, r7
 800d74e:	680b      	ldr	r3, [r1, #0]
 800d750:	4682      	mov	sl, r0
 800d752:	460c      	mov	r4, r1
 800d754:	4690      	mov	r8, r2
 800d756:	d82d      	bhi.n	800d7b4 <__ssputs_r+0x70>
 800d758:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d75c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d760:	d026      	beq.n	800d7b0 <__ssputs_r+0x6c>
 800d762:	6965      	ldr	r5, [r4, #20]
 800d764:	6909      	ldr	r1, [r1, #16]
 800d766:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d76a:	eba3 0901 	sub.w	r9, r3, r1
 800d76e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d772:	1c7b      	adds	r3, r7, #1
 800d774:	444b      	add	r3, r9
 800d776:	106d      	asrs	r5, r5, #1
 800d778:	429d      	cmp	r5, r3
 800d77a:	bf38      	it	cc
 800d77c:	461d      	movcc	r5, r3
 800d77e:	0553      	lsls	r3, r2, #21
 800d780:	d527      	bpl.n	800d7d2 <__ssputs_r+0x8e>
 800d782:	4629      	mov	r1, r5
 800d784:	f7fe fc24 	bl	800bfd0 <_malloc_r>
 800d788:	4606      	mov	r6, r0
 800d78a:	b360      	cbz	r0, 800d7e6 <__ssputs_r+0xa2>
 800d78c:	6921      	ldr	r1, [r4, #16]
 800d78e:	464a      	mov	r2, r9
 800d790:	f000 fa18 	bl	800dbc4 <memcpy>
 800d794:	89a3      	ldrh	r3, [r4, #12]
 800d796:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d79a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d79e:	81a3      	strh	r3, [r4, #12]
 800d7a0:	6126      	str	r6, [r4, #16]
 800d7a2:	6165      	str	r5, [r4, #20]
 800d7a4:	444e      	add	r6, r9
 800d7a6:	eba5 0509 	sub.w	r5, r5, r9
 800d7aa:	6026      	str	r6, [r4, #0]
 800d7ac:	60a5      	str	r5, [r4, #8]
 800d7ae:	463e      	mov	r6, r7
 800d7b0:	42be      	cmp	r6, r7
 800d7b2:	d900      	bls.n	800d7b6 <__ssputs_r+0x72>
 800d7b4:	463e      	mov	r6, r7
 800d7b6:	6820      	ldr	r0, [r4, #0]
 800d7b8:	4632      	mov	r2, r6
 800d7ba:	4641      	mov	r1, r8
 800d7bc:	f000 f9c6 	bl	800db4c <memmove>
 800d7c0:	68a3      	ldr	r3, [r4, #8]
 800d7c2:	1b9b      	subs	r3, r3, r6
 800d7c4:	60a3      	str	r3, [r4, #8]
 800d7c6:	6823      	ldr	r3, [r4, #0]
 800d7c8:	4433      	add	r3, r6
 800d7ca:	6023      	str	r3, [r4, #0]
 800d7cc:	2000      	movs	r0, #0
 800d7ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7d2:	462a      	mov	r2, r5
 800d7d4:	f000 fd89 	bl	800e2ea <_realloc_r>
 800d7d8:	4606      	mov	r6, r0
 800d7da:	2800      	cmp	r0, #0
 800d7dc:	d1e0      	bne.n	800d7a0 <__ssputs_r+0x5c>
 800d7de:	6921      	ldr	r1, [r4, #16]
 800d7e0:	4650      	mov	r0, sl
 800d7e2:	f7fe fb81 	bl	800bee8 <_free_r>
 800d7e6:	230c      	movs	r3, #12
 800d7e8:	f8ca 3000 	str.w	r3, [sl]
 800d7ec:	89a3      	ldrh	r3, [r4, #12]
 800d7ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7f2:	81a3      	strh	r3, [r4, #12]
 800d7f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d7f8:	e7e9      	b.n	800d7ce <__ssputs_r+0x8a>
	...

0800d7fc <_svfiprintf_r>:
 800d7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d800:	4698      	mov	r8, r3
 800d802:	898b      	ldrh	r3, [r1, #12]
 800d804:	061b      	lsls	r3, r3, #24
 800d806:	b09d      	sub	sp, #116	@ 0x74
 800d808:	4607      	mov	r7, r0
 800d80a:	460d      	mov	r5, r1
 800d80c:	4614      	mov	r4, r2
 800d80e:	d510      	bpl.n	800d832 <_svfiprintf_r+0x36>
 800d810:	690b      	ldr	r3, [r1, #16]
 800d812:	b973      	cbnz	r3, 800d832 <_svfiprintf_r+0x36>
 800d814:	2140      	movs	r1, #64	@ 0x40
 800d816:	f7fe fbdb 	bl	800bfd0 <_malloc_r>
 800d81a:	6028      	str	r0, [r5, #0]
 800d81c:	6128      	str	r0, [r5, #16]
 800d81e:	b930      	cbnz	r0, 800d82e <_svfiprintf_r+0x32>
 800d820:	230c      	movs	r3, #12
 800d822:	603b      	str	r3, [r7, #0]
 800d824:	f04f 30ff 	mov.w	r0, #4294967295
 800d828:	b01d      	add	sp, #116	@ 0x74
 800d82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d82e:	2340      	movs	r3, #64	@ 0x40
 800d830:	616b      	str	r3, [r5, #20]
 800d832:	2300      	movs	r3, #0
 800d834:	9309      	str	r3, [sp, #36]	@ 0x24
 800d836:	2320      	movs	r3, #32
 800d838:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d83c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d840:	2330      	movs	r3, #48	@ 0x30
 800d842:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d9e0 <_svfiprintf_r+0x1e4>
 800d846:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d84a:	f04f 0901 	mov.w	r9, #1
 800d84e:	4623      	mov	r3, r4
 800d850:	469a      	mov	sl, r3
 800d852:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d856:	b10a      	cbz	r2, 800d85c <_svfiprintf_r+0x60>
 800d858:	2a25      	cmp	r2, #37	@ 0x25
 800d85a:	d1f9      	bne.n	800d850 <_svfiprintf_r+0x54>
 800d85c:	ebba 0b04 	subs.w	fp, sl, r4
 800d860:	d00b      	beq.n	800d87a <_svfiprintf_r+0x7e>
 800d862:	465b      	mov	r3, fp
 800d864:	4622      	mov	r2, r4
 800d866:	4629      	mov	r1, r5
 800d868:	4638      	mov	r0, r7
 800d86a:	f7ff ff6b 	bl	800d744 <__ssputs_r>
 800d86e:	3001      	adds	r0, #1
 800d870:	f000 80a7 	beq.w	800d9c2 <_svfiprintf_r+0x1c6>
 800d874:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d876:	445a      	add	r2, fp
 800d878:	9209      	str	r2, [sp, #36]	@ 0x24
 800d87a:	f89a 3000 	ldrb.w	r3, [sl]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	f000 809f 	beq.w	800d9c2 <_svfiprintf_r+0x1c6>
 800d884:	2300      	movs	r3, #0
 800d886:	f04f 32ff 	mov.w	r2, #4294967295
 800d88a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d88e:	f10a 0a01 	add.w	sl, sl, #1
 800d892:	9304      	str	r3, [sp, #16]
 800d894:	9307      	str	r3, [sp, #28]
 800d896:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d89a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d89c:	4654      	mov	r4, sl
 800d89e:	2205      	movs	r2, #5
 800d8a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8a4:	484e      	ldr	r0, [pc, #312]	@ (800d9e0 <_svfiprintf_r+0x1e4>)
 800d8a6:	f7f2 fcbb 	bl	8000220 <memchr>
 800d8aa:	9a04      	ldr	r2, [sp, #16]
 800d8ac:	b9d8      	cbnz	r0, 800d8e6 <_svfiprintf_r+0xea>
 800d8ae:	06d0      	lsls	r0, r2, #27
 800d8b0:	bf44      	itt	mi
 800d8b2:	2320      	movmi	r3, #32
 800d8b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8b8:	0711      	lsls	r1, r2, #28
 800d8ba:	bf44      	itt	mi
 800d8bc:	232b      	movmi	r3, #43	@ 0x2b
 800d8be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8c2:	f89a 3000 	ldrb.w	r3, [sl]
 800d8c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8c8:	d015      	beq.n	800d8f6 <_svfiprintf_r+0xfa>
 800d8ca:	9a07      	ldr	r2, [sp, #28]
 800d8cc:	4654      	mov	r4, sl
 800d8ce:	2000      	movs	r0, #0
 800d8d0:	f04f 0c0a 	mov.w	ip, #10
 800d8d4:	4621      	mov	r1, r4
 800d8d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8da:	3b30      	subs	r3, #48	@ 0x30
 800d8dc:	2b09      	cmp	r3, #9
 800d8de:	d94b      	bls.n	800d978 <_svfiprintf_r+0x17c>
 800d8e0:	b1b0      	cbz	r0, 800d910 <_svfiprintf_r+0x114>
 800d8e2:	9207      	str	r2, [sp, #28]
 800d8e4:	e014      	b.n	800d910 <_svfiprintf_r+0x114>
 800d8e6:	eba0 0308 	sub.w	r3, r0, r8
 800d8ea:	fa09 f303 	lsl.w	r3, r9, r3
 800d8ee:	4313      	orrs	r3, r2
 800d8f0:	9304      	str	r3, [sp, #16]
 800d8f2:	46a2      	mov	sl, r4
 800d8f4:	e7d2      	b.n	800d89c <_svfiprintf_r+0xa0>
 800d8f6:	9b03      	ldr	r3, [sp, #12]
 800d8f8:	1d19      	adds	r1, r3, #4
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	9103      	str	r1, [sp, #12]
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	bfbb      	ittet	lt
 800d902:	425b      	neglt	r3, r3
 800d904:	f042 0202 	orrlt.w	r2, r2, #2
 800d908:	9307      	strge	r3, [sp, #28]
 800d90a:	9307      	strlt	r3, [sp, #28]
 800d90c:	bfb8      	it	lt
 800d90e:	9204      	strlt	r2, [sp, #16]
 800d910:	7823      	ldrb	r3, [r4, #0]
 800d912:	2b2e      	cmp	r3, #46	@ 0x2e
 800d914:	d10a      	bne.n	800d92c <_svfiprintf_r+0x130>
 800d916:	7863      	ldrb	r3, [r4, #1]
 800d918:	2b2a      	cmp	r3, #42	@ 0x2a
 800d91a:	d132      	bne.n	800d982 <_svfiprintf_r+0x186>
 800d91c:	9b03      	ldr	r3, [sp, #12]
 800d91e:	1d1a      	adds	r2, r3, #4
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	9203      	str	r2, [sp, #12]
 800d924:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d928:	3402      	adds	r4, #2
 800d92a:	9305      	str	r3, [sp, #20]
 800d92c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d9f0 <_svfiprintf_r+0x1f4>
 800d930:	7821      	ldrb	r1, [r4, #0]
 800d932:	2203      	movs	r2, #3
 800d934:	4650      	mov	r0, sl
 800d936:	f7f2 fc73 	bl	8000220 <memchr>
 800d93a:	b138      	cbz	r0, 800d94c <_svfiprintf_r+0x150>
 800d93c:	9b04      	ldr	r3, [sp, #16]
 800d93e:	eba0 000a 	sub.w	r0, r0, sl
 800d942:	2240      	movs	r2, #64	@ 0x40
 800d944:	4082      	lsls	r2, r0
 800d946:	4313      	orrs	r3, r2
 800d948:	3401      	adds	r4, #1
 800d94a:	9304      	str	r3, [sp, #16]
 800d94c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d950:	4824      	ldr	r0, [pc, #144]	@ (800d9e4 <_svfiprintf_r+0x1e8>)
 800d952:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d956:	2206      	movs	r2, #6
 800d958:	f7f2 fc62 	bl	8000220 <memchr>
 800d95c:	2800      	cmp	r0, #0
 800d95e:	d036      	beq.n	800d9ce <_svfiprintf_r+0x1d2>
 800d960:	4b21      	ldr	r3, [pc, #132]	@ (800d9e8 <_svfiprintf_r+0x1ec>)
 800d962:	bb1b      	cbnz	r3, 800d9ac <_svfiprintf_r+0x1b0>
 800d964:	9b03      	ldr	r3, [sp, #12]
 800d966:	3307      	adds	r3, #7
 800d968:	f023 0307 	bic.w	r3, r3, #7
 800d96c:	3308      	adds	r3, #8
 800d96e:	9303      	str	r3, [sp, #12]
 800d970:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d972:	4433      	add	r3, r6
 800d974:	9309      	str	r3, [sp, #36]	@ 0x24
 800d976:	e76a      	b.n	800d84e <_svfiprintf_r+0x52>
 800d978:	fb0c 3202 	mla	r2, ip, r2, r3
 800d97c:	460c      	mov	r4, r1
 800d97e:	2001      	movs	r0, #1
 800d980:	e7a8      	b.n	800d8d4 <_svfiprintf_r+0xd8>
 800d982:	2300      	movs	r3, #0
 800d984:	3401      	adds	r4, #1
 800d986:	9305      	str	r3, [sp, #20]
 800d988:	4619      	mov	r1, r3
 800d98a:	f04f 0c0a 	mov.w	ip, #10
 800d98e:	4620      	mov	r0, r4
 800d990:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d994:	3a30      	subs	r2, #48	@ 0x30
 800d996:	2a09      	cmp	r2, #9
 800d998:	d903      	bls.n	800d9a2 <_svfiprintf_r+0x1a6>
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d0c6      	beq.n	800d92c <_svfiprintf_r+0x130>
 800d99e:	9105      	str	r1, [sp, #20]
 800d9a0:	e7c4      	b.n	800d92c <_svfiprintf_r+0x130>
 800d9a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9a6:	4604      	mov	r4, r0
 800d9a8:	2301      	movs	r3, #1
 800d9aa:	e7f0      	b.n	800d98e <_svfiprintf_r+0x192>
 800d9ac:	ab03      	add	r3, sp, #12
 800d9ae:	9300      	str	r3, [sp, #0]
 800d9b0:	462a      	mov	r2, r5
 800d9b2:	4b0e      	ldr	r3, [pc, #56]	@ (800d9ec <_svfiprintf_r+0x1f0>)
 800d9b4:	a904      	add	r1, sp, #16
 800d9b6:	4638      	mov	r0, r7
 800d9b8:	f7fc fcca 	bl	800a350 <_printf_float>
 800d9bc:	1c42      	adds	r2, r0, #1
 800d9be:	4606      	mov	r6, r0
 800d9c0:	d1d6      	bne.n	800d970 <_svfiprintf_r+0x174>
 800d9c2:	89ab      	ldrh	r3, [r5, #12]
 800d9c4:	065b      	lsls	r3, r3, #25
 800d9c6:	f53f af2d 	bmi.w	800d824 <_svfiprintf_r+0x28>
 800d9ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d9cc:	e72c      	b.n	800d828 <_svfiprintf_r+0x2c>
 800d9ce:	ab03      	add	r3, sp, #12
 800d9d0:	9300      	str	r3, [sp, #0]
 800d9d2:	462a      	mov	r2, r5
 800d9d4:	4b05      	ldr	r3, [pc, #20]	@ (800d9ec <_svfiprintf_r+0x1f0>)
 800d9d6:	a904      	add	r1, sp, #16
 800d9d8:	4638      	mov	r0, r7
 800d9da:	f7fc ff51 	bl	800a880 <_printf_i>
 800d9de:	e7ed      	b.n	800d9bc <_svfiprintf_r+0x1c0>
 800d9e0:	08010299 	.word	0x08010299
 800d9e4:	080102a3 	.word	0x080102a3
 800d9e8:	0800a351 	.word	0x0800a351
 800d9ec:	0800d745 	.word	0x0800d745
 800d9f0:	0801029f 	.word	0x0801029f

0800d9f4 <__sflush_r>:
 800d9f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d9f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9fc:	0716      	lsls	r6, r2, #28
 800d9fe:	4605      	mov	r5, r0
 800da00:	460c      	mov	r4, r1
 800da02:	d454      	bmi.n	800daae <__sflush_r+0xba>
 800da04:	684b      	ldr	r3, [r1, #4]
 800da06:	2b00      	cmp	r3, #0
 800da08:	dc02      	bgt.n	800da10 <__sflush_r+0x1c>
 800da0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	dd48      	ble.n	800daa2 <__sflush_r+0xae>
 800da10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da12:	2e00      	cmp	r6, #0
 800da14:	d045      	beq.n	800daa2 <__sflush_r+0xae>
 800da16:	2300      	movs	r3, #0
 800da18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800da1c:	682f      	ldr	r7, [r5, #0]
 800da1e:	6a21      	ldr	r1, [r4, #32]
 800da20:	602b      	str	r3, [r5, #0]
 800da22:	d030      	beq.n	800da86 <__sflush_r+0x92>
 800da24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800da26:	89a3      	ldrh	r3, [r4, #12]
 800da28:	0759      	lsls	r1, r3, #29
 800da2a:	d505      	bpl.n	800da38 <__sflush_r+0x44>
 800da2c:	6863      	ldr	r3, [r4, #4]
 800da2e:	1ad2      	subs	r2, r2, r3
 800da30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800da32:	b10b      	cbz	r3, 800da38 <__sflush_r+0x44>
 800da34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800da36:	1ad2      	subs	r2, r2, r3
 800da38:	2300      	movs	r3, #0
 800da3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da3c:	6a21      	ldr	r1, [r4, #32]
 800da3e:	4628      	mov	r0, r5
 800da40:	47b0      	blx	r6
 800da42:	1c43      	adds	r3, r0, #1
 800da44:	89a3      	ldrh	r3, [r4, #12]
 800da46:	d106      	bne.n	800da56 <__sflush_r+0x62>
 800da48:	6829      	ldr	r1, [r5, #0]
 800da4a:	291d      	cmp	r1, #29
 800da4c:	d82b      	bhi.n	800daa6 <__sflush_r+0xb2>
 800da4e:	4a2a      	ldr	r2, [pc, #168]	@ (800daf8 <__sflush_r+0x104>)
 800da50:	40ca      	lsrs	r2, r1
 800da52:	07d6      	lsls	r6, r2, #31
 800da54:	d527      	bpl.n	800daa6 <__sflush_r+0xb2>
 800da56:	2200      	movs	r2, #0
 800da58:	6062      	str	r2, [r4, #4]
 800da5a:	04d9      	lsls	r1, r3, #19
 800da5c:	6922      	ldr	r2, [r4, #16]
 800da5e:	6022      	str	r2, [r4, #0]
 800da60:	d504      	bpl.n	800da6c <__sflush_r+0x78>
 800da62:	1c42      	adds	r2, r0, #1
 800da64:	d101      	bne.n	800da6a <__sflush_r+0x76>
 800da66:	682b      	ldr	r3, [r5, #0]
 800da68:	b903      	cbnz	r3, 800da6c <__sflush_r+0x78>
 800da6a:	6560      	str	r0, [r4, #84]	@ 0x54
 800da6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da6e:	602f      	str	r7, [r5, #0]
 800da70:	b1b9      	cbz	r1, 800daa2 <__sflush_r+0xae>
 800da72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da76:	4299      	cmp	r1, r3
 800da78:	d002      	beq.n	800da80 <__sflush_r+0x8c>
 800da7a:	4628      	mov	r0, r5
 800da7c:	f7fe fa34 	bl	800bee8 <_free_r>
 800da80:	2300      	movs	r3, #0
 800da82:	6363      	str	r3, [r4, #52]	@ 0x34
 800da84:	e00d      	b.n	800daa2 <__sflush_r+0xae>
 800da86:	2301      	movs	r3, #1
 800da88:	4628      	mov	r0, r5
 800da8a:	47b0      	blx	r6
 800da8c:	4602      	mov	r2, r0
 800da8e:	1c50      	adds	r0, r2, #1
 800da90:	d1c9      	bne.n	800da26 <__sflush_r+0x32>
 800da92:	682b      	ldr	r3, [r5, #0]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d0c6      	beq.n	800da26 <__sflush_r+0x32>
 800da98:	2b1d      	cmp	r3, #29
 800da9a:	d001      	beq.n	800daa0 <__sflush_r+0xac>
 800da9c:	2b16      	cmp	r3, #22
 800da9e:	d11e      	bne.n	800dade <__sflush_r+0xea>
 800daa0:	602f      	str	r7, [r5, #0]
 800daa2:	2000      	movs	r0, #0
 800daa4:	e022      	b.n	800daec <__sflush_r+0xf8>
 800daa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800daaa:	b21b      	sxth	r3, r3
 800daac:	e01b      	b.n	800dae6 <__sflush_r+0xf2>
 800daae:	690f      	ldr	r7, [r1, #16]
 800dab0:	2f00      	cmp	r7, #0
 800dab2:	d0f6      	beq.n	800daa2 <__sflush_r+0xae>
 800dab4:	0793      	lsls	r3, r2, #30
 800dab6:	680e      	ldr	r6, [r1, #0]
 800dab8:	bf08      	it	eq
 800daba:	694b      	ldreq	r3, [r1, #20]
 800dabc:	600f      	str	r7, [r1, #0]
 800dabe:	bf18      	it	ne
 800dac0:	2300      	movne	r3, #0
 800dac2:	eba6 0807 	sub.w	r8, r6, r7
 800dac6:	608b      	str	r3, [r1, #8]
 800dac8:	f1b8 0f00 	cmp.w	r8, #0
 800dacc:	dde9      	ble.n	800daa2 <__sflush_r+0xae>
 800dace:	6a21      	ldr	r1, [r4, #32]
 800dad0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dad2:	4643      	mov	r3, r8
 800dad4:	463a      	mov	r2, r7
 800dad6:	4628      	mov	r0, r5
 800dad8:	47b0      	blx	r6
 800dada:	2800      	cmp	r0, #0
 800dadc:	dc08      	bgt.n	800daf0 <__sflush_r+0xfc>
 800dade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dae6:	81a3      	strh	r3, [r4, #12]
 800dae8:	f04f 30ff 	mov.w	r0, #4294967295
 800daec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800daf0:	4407      	add	r7, r0
 800daf2:	eba8 0800 	sub.w	r8, r8, r0
 800daf6:	e7e7      	b.n	800dac8 <__sflush_r+0xd4>
 800daf8:	20400001 	.word	0x20400001

0800dafc <_fflush_r>:
 800dafc:	b538      	push	{r3, r4, r5, lr}
 800dafe:	690b      	ldr	r3, [r1, #16]
 800db00:	4605      	mov	r5, r0
 800db02:	460c      	mov	r4, r1
 800db04:	b913      	cbnz	r3, 800db0c <_fflush_r+0x10>
 800db06:	2500      	movs	r5, #0
 800db08:	4628      	mov	r0, r5
 800db0a:	bd38      	pop	{r3, r4, r5, pc}
 800db0c:	b118      	cbz	r0, 800db16 <_fflush_r+0x1a>
 800db0e:	6a03      	ldr	r3, [r0, #32]
 800db10:	b90b      	cbnz	r3, 800db16 <_fflush_r+0x1a>
 800db12:	f7fd fa6d 	bl	800aff0 <__sinit>
 800db16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d0f3      	beq.n	800db06 <_fflush_r+0xa>
 800db1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800db20:	07d0      	lsls	r0, r2, #31
 800db22:	d404      	bmi.n	800db2e <_fflush_r+0x32>
 800db24:	0599      	lsls	r1, r3, #22
 800db26:	d402      	bmi.n	800db2e <_fflush_r+0x32>
 800db28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db2a:	f7fd fb7a 	bl	800b222 <__retarget_lock_acquire_recursive>
 800db2e:	4628      	mov	r0, r5
 800db30:	4621      	mov	r1, r4
 800db32:	f7ff ff5f 	bl	800d9f4 <__sflush_r>
 800db36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db38:	07da      	lsls	r2, r3, #31
 800db3a:	4605      	mov	r5, r0
 800db3c:	d4e4      	bmi.n	800db08 <_fflush_r+0xc>
 800db3e:	89a3      	ldrh	r3, [r4, #12]
 800db40:	059b      	lsls	r3, r3, #22
 800db42:	d4e1      	bmi.n	800db08 <_fflush_r+0xc>
 800db44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db46:	f7fd fb6d 	bl	800b224 <__retarget_lock_release_recursive>
 800db4a:	e7dd      	b.n	800db08 <_fflush_r+0xc>

0800db4c <memmove>:
 800db4c:	4288      	cmp	r0, r1
 800db4e:	b510      	push	{r4, lr}
 800db50:	eb01 0402 	add.w	r4, r1, r2
 800db54:	d902      	bls.n	800db5c <memmove+0x10>
 800db56:	4284      	cmp	r4, r0
 800db58:	4623      	mov	r3, r4
 800db5a:	d807      	bhi.n	800db6c <memmove+0x20>
 800db5c:	1e43      	subs	r3, r0, #1
 800db5e:	42a1      	cmp	r1, r4
 800db60:	d008      	beq.n	800db74 <memmove+0x28>
 800db62:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db66:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db6a:	e7f8      	b.n	800db5e <memmove+0x12>
 800db6c:	4402      	add	r2, r0
 800db6e:	4601      	mov	r1, r0
 800db70:	428a      	cmp	r2, r1
 800db72:	d100      	bne.n	800db76 <memmove+0x2a>
 800db74:	bd10      	pop	{r4, pc}
 800db76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db7e:	e7f7      	b.n	800db70 <memmove+0x24>

0800db80 <strncmp>:
 800db80:	b510      	push	{r4, lr}
 800db82:	b16a      	cbz	r2, 800dba0 <strncmp+0x20>
 800db84:	3901      	subs	r1, #1
 800db86:	1884      	adds	r4, r0, r2
 800db88:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db8c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800db90:	429a      	cmp	r2, r3
 800db92:	d103      	bne.n	800db9c <strncmp+0x1c>
 800db94:	42a0      	cmp	r0, r4
 800db96:	d001      	beq.n	800db9c <strncmp+0x1c>
 800db98:	2a00      	cmp	r2, #0
 800db9a:	d1f5      	bne.n	800db88 <strncmp+0x8>
 800db9c:	1ad0      	subs	r0, r2, r3
 800db9e:	bd10      	pop	{r4, pc}
 800dba0:	4610      	mov	r0, r2
 800dba2:	e7fc      	b.n	800db9e <strncmp+0x1e>

0800dba4 <_sbrk_r>:
 800dba4:	b538      	push	{r3, r4, r5, lr}
 800dba6:	4d06      	ldr	r5, [pc, #24]	@ (800dbc0 <_sbrk_r+0x1c>)
 800dba8:	2300      	movs	r3, #0
 800dbaa:	4604      	mov	r4, r0
 800dbac:	4608      	mov	r0, r1
 800dbae:	602b      	str	r3, [r5, #0]
 800dbb0:	f7f6 fad0 	bl	8004154 <_sbrk>
 800dbb4:	1c43      	adds	r3, r0, #1
 800dbb6:	d102      	bne.n	800dbbe <_sbrk_r+0x1a>
 800dbb8:	682b      	ldr	r3, [r5, #0]
 800dbba:	b103      	cbz	r3, 800dbbe <_sbrk_r+0x1a>
 800dbbc:	6023      	str	r3, [r4, #0]
 800dbbe:	bd38      	pop	{r3, r4, r5, pc}
 800dbc0:	20006954 	.word	0x20006954

0800dbc4 <memcpy>:
 800dbc4:	440a      	add	r2, r1
 800dbc6:	4291      	cmp	r1, r2
 800dbc8:	f100 33ff 	add.w	r3, r0, #4294967295
 800dbcc:	d100      	bne.n	800dbd0 <memcpy+0xc>
 800dbce:	4770      	bx	lr
 800dbd0:	b510      	push	{r4, lr}
 800dbd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbda:	4291      	cmp	r1, r2
 800dbdc:	d1f9      	bne.n	800dbd2 <memcpy+0xe>
 800dbde:	bd10      	pop	{r4, pc}

0800dbe0 <nan>:
 800dbe0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dbe8 <nan+0x8>
 800dbe4:	4770      	bx	lr
 800dbe6:	bf00      	nop
 800dbe8:	00000000 	.word	0x00000000
 800dbec:	7ff80000 	.word	0x7ff80000

0800dbf0 <__assert_func>:
 800dbf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dbf2:	4614      	mov	r4, r2
 800dbf4:	461a      	mov	r2, r3
 800dbf6:	4b09      	ldr	r3, [pc, #36]	@ (800dc1c <__assert_func+0x2c>)
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	4605      	mov	r5, r0
 800dbfc:	68d8      	ldr	r0, [r3, #12]
 800dbfe:	b14c      	cbz	r4, 800dc14 <__assert_func+0x24>
 800dc00:	4b07      	ldr	r3, [pc, #28]	@ (800dc20 <__assert_func+0x30>)
 800dc02:	9100      	str	r1, [sp, #0]
 800dc04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc08:	4906      	ldr	r1, [pc, #24]	@ (800dc24 <__assert_func+0x34>)
 800dc0a:	462b      	mov	r3, r5
 800dc0c:	f000 fba8 	bl	800e360 <fiprintf>
 800dc10:	f000 fbb8 	bl	800e384 <abort>
 800dc14:	4b04      	ldr	r3, [pc, #16]	@ (800dc28 <__assert_func+0x38>)
 800dc16:	461c      	mov	r4, r3
 800dc18:	e7f3      	b.n	800dc02 <__assert_func+0x12>
 800dc1a:	bf00      	nop
 800dc1c:	20000240 	.word	0x20000240
 800dc20:	080102b2 	.word	0x080102b2
 800dc24:	080102bf 	.word	0x080102bf
 800dc28:	080102ed 	.word	0x080102ed

0800dc2c <_calloc_r>:
 800dc2c:	b570      	push	{r4, r5, r6, lr}
 800dc2e:	fba1 5402 	umull	r5, r4, r1, r2
 800dc32:	b934      	cbnz	r4, 800dc42 <_calloc_r+0x16>
 800dc34:	4629      	mov	r1, r5
 800dc36:	f7fe f9cb 	bl	800bfd0 <_malloc_r>
 800dc3a:	4606      	mov	r6, r0
 800dc3c:	b928      	cbnz	r0, 800dc4a <_calloc_r+0x1e>
 800dc3e:	4630      	mov	r0, r6
 800dc40:	bd70      	pop	{r4, r5, r6, pc}
 800dc42:	220c      	movs	r2, #12
 800dc44:	6002      	str	r2, [r0, #0]
 800dc46:	2600      	movs	r6, #0
 800dc48:	e7f9      	b.n	800dc3e <_calloc_r+0x12>
 800dc4a:	462a      	mov	r2, r5
 800dc4c:	4621      	mov	r1, r4
 800dc4e:	f7fd fa6a 	bl	800b126 <memset>
 800dc52:	e7f4      	b.n	800dc3e <_calloc_r+0x12>

0800dc54 <rshift>:
 800dc54:	6903      	ldr	r3, [r0, #16]
 800dc56:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dc5a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc5e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dc62:	f100 0414 	add.w	r4, r0, #20
 800dc66:	dd45      	ble.n	800dcf4 <rshift+0xa0>
 800dc68:	f011 011f 	ands.w	r1, r1, #31
 800dc6c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dc70:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dc74:	d10c      	bne.n	800dc90 <rshift+0x3c>
 800dc76:	f100 0710 	add.w	r7, r0, #16
 800dc7a:	4629      	mov	r1, r5
 800dc7c:	42b1      	cmp	r1, r6
 800dc7e:	d334      	bcc.n	800dcea <rshift+0x96>
 800dc80:	1a9b      	subs	r3, r3, r2
 800dc82:	009b      	lsls	r3, r3, #2
 800dc84:	1eea      	subs	r2, r5, #3
 800dc86:	4296      	cmp	r6, r2
 800dc88:	bf38      	it	cc
 800dc8a:	2300      	movcc	r3, #0
 800dc8c:	4423      	add	r3, r4
 800dc8e:	e015      	b.n	800dcbc <rshift+0x68>
 800dc90:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dc94:	f1c1 0820 	rsb	r8, r1, #32
 800dc98:	40cf      	lsrs	r7, r1
 800dc9a:	f105 0e04 	add.w	lr, r5, #4
 800dc9e:	46a1      	mov	r9, r4
 800dca0:	4576      	cmp	r6, lr
 800dca2:	46f4      	mov	ip, lr
 800dca4:	d815      	bhi.n	800dcd2 <rshift+0x7e>
 800dca6:	1a9a      	subs	r2, r3, r2
 800dca8:	0092      	lsls	r2, r2, #2
 800dcaa:	3a04      	subs	r2, #4
 800dcac:	3501      	adds	r5, #1
 800dcae:	42ae      	cmp	r6, r5
 800dcb0:	bf38      	it	cc
 800dcb2:	2200      	movcc	r2, #0
 800dcb4:	18a3      	adds	r3, r4, r2
 800dcb6:	50a7      	str	r7, [r4, r2]
 800dcb8:	b107      	cbz	r7, 800dcbc <rshift+0x68>
 800dcba:	3304      	adds	r3, #4
 800dcbc:	1b1a      	subs	r2, r3, r4
 800dcbe:	42a3      	cmp	r3, r4
 800dcc0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dcc4:	bf08      	it	eq
 800dcc6:	2300      	moveq	r3, #0
 800dcc8:	6102      	str	r2, [r0, #16]
 800dcca:	bf08      	it	eq
 800dccc:	6143      	streq	r3, [r0, #20]
 800dcce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcd2:	f8dc c000 	ldr.w	ip, [ip]
 800dcd6:	fa0c fc08 	lsl.w	ip, ip, r8
 800dcda:	ea4c 0707 	orr.w	r7, ip, r7
 800dcde:	f849 7b04 	str.w	r7, [r9], #4
 800dce2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dce6:	40cf      	lsrs	r7, r1
 800dce8:	e7da      	b.n	800dca0 <rshift+0x4c>
 800dcea:	f851 cb04 	ldr.w	ip, [r1], #4
 800dcee:	f847 cf04 	str.w	ip, [r7, #4]!
 800dcf2:	e7c3      	b.n	800dc7c <rshift+0x28>
 800dcf4:	4623      	mov	r3, r4
 800dcf6:	e7e1      	b.n	800dcbc <rshift+0x68>

0800dcf8 <__hexdig_fun>:
 800dcf8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dcfc:	2b09      	cmp	r3, #9
 800dcfe:	d802      	bhi.n	800dd06 <__hexdig_fun+0xe>
 800dd00:	3820      	subs	r0, #32
 800dd02:	b2c0      	uxtb	r0, r0
 800dd04:	4770      	bx	lr
 800dd06:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dd0a:	2b05      	cmp	r3, #5
 800dd0c:	d801      	bhi.n	800dd12 <__hexdig_fun+0x1a>
 800dd0e:	3847      	subs	r0, #71	@ 0x47
 800dd10:	e7f7      	b.n	800dd02 <__hexdig_fun+0xa>
 800dd12:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dd16:	2b05      	cmp	r3, #5
 800dd18:	d801      	bhi.n	800dd1e <__hexdig_fun+0x26>
 800dd1a:	3827      	subs	r0, #39	@ 0x27
 800dd1c:	e7f1      	b.n	800dd02 <__hexdig_fun+0xa>
 800dd1e:	2000      	movs	r0, #0
 800dd20:	4770      	bx	lr
	...

0800dd24 <__gethex>:
 800dd24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd28:	b085      	sub	sp, #20
 800dd2a:	468a      	mov	sl, r1
 800dd2c:	9302      	str	r3, [sp, #8]
 800dd2e:	680b      	ldr	r3, [r1, #0]
 800dd30:	9001      	str	r0, [sp, #4]
 800dd32:	4690      	mov	r8, r2
 800dd34:	1c9c      	adds	r4, r3, #2
 800dd36:	46a1      	mov	r9, r4
 800dd38:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dd3c:	2830      	cmp	r0, #48	@ 0x30
 800dd3e:	d0fa      	beq.n	800dd36 <__gethex+0x12>
 800dd40:	eba9 0303 	sub.w	r3, r9, r3
 800dd44:	f1a3 0b02 	sub.w	fp, r3, #2
 800dd48:	f7ff ffd6 	bl	800dcf8 <__hexdig_fun>
 800dd4c:	4605      	mov	r5, r0
 800dd4e:	2800      	cmp	r0, #0
 800dd50:	d168      	bne.n	800de24 <__gethex+0x100>
 800dd52:	49a0      	ldr	r1, [pc, #640]	@ (800dfd4 <__gethex+0x2b0>)
 800dd54:	2201      	movs	r2, #1
 800dd56:	4648      	mov	r0, r9
 800dd58:	f7ff ff12 	bl	800db80 <strncmp>
 800dd5c:	4607      	mov	r7, r0
 800dd5e:	2800      	cmp	r0, #0
 800dd60:	d167      	bne.n	800de32 <__gethex+0x10e>
 800dd62:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dd66:	4626      	mov	r6, r4
 800dd68:	f7ff ffc6 	bl	800dcf8 <__hexdig_fun>
 800dd6c:	2800      	cmp	r0, #0
 800dd6e:	d062      	beq.n	800de36 <__gethex+0x112>
 800dd70:	4623      	mov	r3, r4
 800dd72:	7818      	ldrb	r0, [r3, #0]
 800dd74:	2830      	cmp	r0, #48	@ 0x30
 800dd76:	4699      	mov	r9, r3
 800dd78:	f103 0301 	add.w	r3, r3, #1
 800dd7c:	d0f9      	beq.n	800dd72 <__gethex+0x4e>
 800dd7e:	f7ff ffbb 	bl	800dcf8 <__hexdig_fun>
 800dd82:	fab0 f580 	clz	r5, r0
 800dd86:	096d      	lsrs	r5, r5, #5
 800dd88:	f04f 0b01 	mov.w	fp, #1
 800dd8c:	464a      	mov	r2, r9
 800dd8e:	4616      	mov	r6, r2
 800dd90:	3201      	adds	r2, #1
 800dd92:	7830      	ldrb	r0, [r6, #0]
 800dd94:	f7ff ffb0 	bl	800dcf8 <__hexdig_fun>
 800dd98:	2800      	cmp	r0, #0
 800dd9a:	d1f8      	bne.n	800dd8e <__gethex+0x6a>
 800dd9c:	498d      	ldr	r1, [pc, #564]	@ (800dfd4 <__gethex+0x2b0>)
 800dd9e:	2201      	movs	r2, #1
 800dda0:	4630      	mov	r0, r6
 800dda2:	f7ff feed 	bl	800db80 <strncmp>
 800dda6:	2800      	cmp	r0, #0
 800dda8:	d13f      	bne.n	800de2a <__gethex+0x106>
 800ddaa:	b944      	cbnz	r4, 800ddbe <__gethex+0x9a>
 800ddac:	1c74      	adds	r4, r6, #1
 800ddae:	4622      	mov	r2, r4
 800ddb0:	4616      	mov	r6, r2
 800ddb2:	3201      	adds	r2, #1
 800ddb4:	7830      	ldrb	r0, [r6, #0]
 800ddb6:	f7ff ff9f 	bl	800dcf8 <__hexdig_fun>
 800ddba:	2800      	cmp	r0, #0
 800ddbc:	d1f8      	bne.n	800ddb0 <__gethex+0x8c>
 800ddbe:	1ba4      	subs	r4, r4, r6
 800ddc0:	00a7      	lsls	r7, r4, #2
 800ddc2:	7833      	ldrb	r3, [r6, #0]
 800ddc4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ddc8:	2b50      	cmp	r3, #80	@ 0x50
 800ddca:	d13e      	bne.n	800de4a <__gethex+0x126>
 800ddcc:	7873      	ldrb	r3, [r6, #1]
 800ddce:	2b2b      	cmp	r3, #43	@ 0x2b
 800ddd0:	d033      	beq.n	800de3a <__gethex+0x116>
 800ddd2:	2b2d      	cmp	r3, #45	@ 0x2d
 800ddd4:	d034      	beq.n	800de40 <__gethex+0x11c>
 800ddd6:	1c71      	adds	r1, r6, #1
 800ddd8:	2400      	movs	r4, #0
 800ddda:	7808      	ldrb	r0, [r1, #0]
 800dddc:	f7ff ff8c 	bl	800dcf8 <__hexdig_fun>
 800dde0:	1e43      	subs	r3, r0, #1
 800dde2:	b2db      	uxtb	r3, r3
 800dde4:	2b18      	cmp	r3, #24
 800dde6:	d830      	bhi.n	800de4a <__gethex+0x126>
 800dde8:	f1a0 0210 	sub.w	r2, r0, #16
 800ddec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ddf0:	f7ff ff82 	bl	800dcf8 <__hexdig_fun>
 800ddf4:	f100 3cff 	add.w	ip, r0, #4294967295
 800ddf8:	fa5f fc8c 	uxtb.w	ip, ip
 800ddfc:	f1bc 0f18 	cmp.w	ip, #24
 800de00:	f04f 030a 	mov.w	r3, #10
 800de04:	d91e      	bls.n	800de44 <__gethex+0x120>
 800de06:	b104      	cbz	r4, 800de0a <__gethex+0xe6>
 800de08:	4252      	negs	r2, r2
 800de0a:	4417      	add	r7, r2
 800de0c:	f8ca 1000 	str.w	r1, [sl]
 800de10:	b1ed      	cbz	r5, 800de4e <__gethex+0x12a>
 800de12:	f1bb 0f00 	cmp.w	fp, #0
 800de16:	bf0c      	ite	eq
 800de18:	2506      	moveq	r5, #6
 800de1a:	2500      	movne	r5, #0
 800de1c:	4628      	mov	r0, r5
 800de1e:	b005      	add	sp, #20
 800de20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de24:	2500      	movs	r5, #0
 800de26:	462c      	mov	r4, r5
 800de28:	e7b0      	b.n	800dd8c <__gethex+0x68>
 800de2a:	2c00      	cmp	r4, #0
 800de2c:	d1c7      	bne.n	800ddbe <__gethex+0x9a>
 800de2e:	4627      	mov	r7, r4
 800de30:	e7c7      	b.n	800ddc2 <__gethex+0x9e>
 800de32:	464e      	mov	r6, r9
 800de34:	462f      	mov	r7, r5
 800de36:	2501      	movs	r5, #1
 800de38:	e7c3      	b.n	800ddc2 <__gethex+0x9e>
 800de3a:	2400      	movs	r4, #0
 800de3c:	1cb1      	adds	r1, r6, #2
 800de3e:	e7cc      	b.n	800ddda <__gethex+0xb6>
 800de40:	2401      	movs	r4, #1
 800de42:	e7fb      	b.n	800de3c <__gethex+0x118>
 800de44:	fb03 0002 	mla	r0, r3, r2, r0
 800de48:	e7ce      	b.n	800dde8 <__gethex+0xc4>
 800de4a:	4631      	mov	r1, r6
 800de4c:	e7de      	b.n	800de0c <__gethex+0xe8>
 800de4e:	eba6 0309 	sub.w	r3, r6, r9
 800de52:	3b01      	subs	r3, #1
 800de54:	4629      	mov	r1, r5
 800de56:	2b07      	cmp	r3, #7
 800de58:	dc0a      	bgt.n	800de70 <__gethex+0x14c>
 800de5a:	9801      	ldr	r0, [sp, #4]
 800de5c:	f7fe f944 	bl	800c0e8 <_Balloc>
 800de60:	4604      	mov	r4, r0
 800de62:	b940      	cbnz	r0, 800de76 <__gethex+0x152>
 800de64:	4b5c      	ldr	r3, [pc, #368]	@ (800dfd8 <__gethex+0x2b4>)
 800de66:	4602      	mov	r2, r0
 800de68:	21e4      	movs	r1, #228	@ 0xe4
 800de6a:	485c      	ldr	r0, [pc, #368]	@ (800dfdc <__gethex+0x2b8>)
 800de6c:	f7ff fec0 	bl	800dbf0 <__assert_func>
 800de70:	3101      	adds	r1, #1
 800de72:	105b      	asrs	r3, r3, #1
 800de74:	e7ef      	b.n	800de56 <__gethex+0x132>
 800de76:	f100 0a14 	add.w	sl, r0, #20
 800de7a:	2300      	movs	r3, #0
 800de7c:	4655      	mov	r5, sl
 800de7e:	469b      	mov	fp, r3
 800de80:	45b1      	cmp	r9, r6
 800de82:	d337      	bcc.n	800def4 <__gethex+0x1d0>
 800de84:	f845 bb04 	str.w	fp, [r5], #4
 800de88:	eba5 050a 	sub.w	r5, r5, sl
 800de8c:	10ad      	asrs	r5, r5, #2
 800de8e:	6125      	str	r5, [r4, #16]
 800de90:	4658      	mov	r0, fp
 800de92:	f7fe fa1b 	bl	800c2cc <__hi0bits>
 800de96:	016d      	lsls	r5, r5, #5
 800de98:	f8d8 6000 	ldr.w	r6, [r8]
 800de9c:	1a2d      	subs	r5, r5, r0
 800de9e:	42b5      	cmp	r5, r6
 800dea0:	dd54      	ble.n	800df4c <__gethex+0x228>
 800dea2:	1bad      	subs	r5, r5, r6
 800dea4:	4629      	mov	r1, r5
 800dea6:	4620      	mov	r0, r4
 800dea8:	f7fe fda7 	bl	800c9fa <__any_on>
 800deac:	4681      	mov	r9, r0
 800deae:	b178      	cbz	r0, 800ded0 <__gethex+0x1ac>
 800deb0:	1e6b      	subs	r3, r5, #1
 800deb2:	1159      	asrs	r1, r3, #5
 800deb4:	f003 021f 	and.w	r2, r3, #31
 800deb8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800debc:	f04f 0901 	mov.w	r9, #1
 800dec0:	fa09 f202 	lsl.w	r2, r9, r2
 800dec4:	420a      	tst	r2, r1
 800dec6:	d003      	beq.n	800ded0 <__gethex+0x1ac>
 800dec8:	454b      	cmp	r3, r9
 800deca:	dc36      	bgt.n	800df3a <__gethex+0x216>
 800decc:	f04f 0902 	mov.w	r9, #2
 800ded0:	4629      	mov	r1, r5
 800ded2:	4620      	mov	r0, r4
 800ded4:	f7ff febe 	bl	800dc54 <rshift>
 800ded8:	442f      	add	r7, r5
 800deda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dede:	42bb      	cmp	r3, r7
 800dee0:	da42      	bge.n	800df68 <__gethex+0x244>
 800dee2:	9801      	ldr	r0, [sp, #4]
 800dee4:	4621      	mov	r1, r4
 800dee6:	f7fe f93f 	bl	800c168 <_Bfree>
 800deea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800deec:	2300      	movs	r3, #0
 800deee:	6013      	str	r3, [r2, #0]
 800def0:	25a3      	movs	r5, #163	@ 0xa3
 800def2:	e793      	b.n	800de1c <__gethex+0xf8>
 800def4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800def8:	2a2e      	cmp	r2, #46	@ 0x2e
 800defa:	d012      	beq.n	800df22 <__gethex+0x1fe>
 800defc:	2b20      	cmp	r3, #32
 800defe:	d104      	bne.n	800df0a <__gethex+0x1e6>
 800df00:	f845 bb04 	str.w	fp, [r5], #4
 800df04:	f04f 0b00 	mov.w	fp, #0
 800df08:	465b      	mov	r3, fp
 800df0a:	7830      	ldrb	r0, [r6, #0]
 800df0c:	9303      	str	r3, [sp, #12]
 800df0e:	f7ff fef3 	bl	800dcf8 <__hexdig_fun>
 800df12:	9b03      	ldr	r3, [sp, #12]
 800df14:	f000 000f 	and.w	r0, r0, #15
 800df18:	4098      	lsls	r0, r3
 800df1a:	ea4b 0b00 	orr.w	fp, fp, r0
 800df1e:	3304      	adds	r3, #4
 800df20:	e7ae      	b.n	800de80 <__gethex+0x15c>
 800df22:	45b1      	cmp	r9, r6
 800df24:	d8ea      	bhi.n	800defc <__gethex+0x1d8>
 800df26:	492b      	ldr	r1, [pc, #172]	@ (800dfd4 <__gethex+0x2b0>)
 800df28:	9303      	str	r3, [sp, #12]
 800df2a:	2201      	movs	r2, #1
 800df2c:	4630      	mov	r0, r6
 800df2e:	f7ff fe27 	bl	800db80 <strncmp>
 800df32:	9b03      	ldr	r3, [sp, #12]
 800df34:	2800      	cmp	r0, #0
 800df36:	d1e1      	bne.n	800defc <__gethex+0x1d8>
 800df38:	e7a2      	b.n	800de80 <__gethex+0x15c>
 800df3a:	1ea9      	subs	r1, r5, #2
 800df3c:	4620      	mov	r0, r4
 800df3e:	f7fe fd5c 	bl	800c9fa <__any_on>
 800df42:	2800      	cmp	r0, #0
 800df44:	d0c2      	beq.n	800decc <__gethex+0x1a8>
 800df46:	f04f 0903 	mov.w	r9, #3
 800df4a:	e7c1      	b.n	800ded0 <__gethex+0x1ac>
 800df4c:	da09      	bge.n	800df62 <__gethex+0x23e>
 800df4e:	1b75      	subs	r5, r6, r5
 800df50:	4621      	mov	r1, r4
 800df52:	9801      	ldr	r0, [sp, #4]
 800df54:	462a      	mov	r2, r5
 800df56:	f7fe fb17 	bl	800c588 <__lshift>
 800df5a:	1b7f      	subs	r7, r7, r5
 800df5c:	4604      	mov	r4, r0
 800df5e:	f100 0a14 	add.w	sl, r0, #20
 800df62:	f04f 0900 	mov.w	r9, #0
 800df66:	e7b8      	b.n	800deda <__gethex+0x1b6>
 800df68:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800df6c:	42bd      	cmp	r5, r7
 800df6e:	dd6f      	ble.n	800e050 <__gethex+0x32c>
 800df70:	1bed      	subs	r5, r5, r7
 800df72:	42ae      	cmp	r6, r5
 800df74:	dc34      	bgt.n	800dfe0 <__gethex+0x2bc>
 800df76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df7a:	2b02      	cmp	r3, #2
 800df7c:	d022      	beq.n	800dfc4 <__gethex+0x2a0>
 800df7e:	2b03      	cmp	r3, #3
 800df80:	d024      	beq.n	800dfcc <__gethex+0x2a8>
 800df82:	2b01      	cmp	r3, #1
 800df84:	d115      	bne.n	800dfb2 <__gethex+0x28e>
 800df86:	42ae      	cmp	r6, r5
 800df88:	d113      	bne.n	800dfb2 <__gethex+0x28e>
 800df8a:	2e01      	cmp	r6, #1
 800df8c:	d10b      	bne.n	800dfa6 <__gethex+0x282>
 800df8e:	9a02      	ldr	r2, [sp, #8]
 800df90:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800df94:	6013      	str	r3, [r2, #0]
 800df96:	2301      	movs	r3, #1
 800df98:	6123      	str	r3, [r4, #16]
 800df9a:	f8ca 3000 	str.w	r3, [sl]
 800df9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfa0:	2562      	movs	r5, #98	@ 0x62
 800dfa2:	601c      	str	r4, [r3, #0]
 800dfa4:	e73a      	b.n	800de1c <__gethex+0xf8>
 800dfa6:	1e71      	subs	r1, r6, #1
 800dfa8:	4620      	mov	r0, r4
 800dfaa:	f7fe fd26 	bl	800c9fa <__any_on>
 800dfae:	2800      	cmp	r0, #0
 800dfb0:	d1ed      	bne.n	800df8e <__gethex+0x26a>
 800dfb2:	9801      	ldr	r0, [sp, #4]
 800dfb4:	4621      	mov	r1, r4
 800dfb6:	f7fe f8d7 	bl	800c168 <_Bfree>
 800dfba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	6013      	str	r3, [r2, #0]
 800dfc0:	2550      	movs	r5, #80	@ 0x50
 800dfc2:	e72b      	b.n	800de1c <__gethex+0xf8>
 800dfc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d1f3      	bne.n	800dfb2 <__gethex+0x28e>
 800dfca:	e7e0      	b.n	800df8e <__gethex+0x26a>
 800dfcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d1dd      	bne.n	800df8e <__gethex+0x26a>
 800dfd2:	e7ee      	b.n	800dfb2 <__gethex+0x28e>
 800dfd4:	08010297 	.word	0x08010297
 800dfd8:	0801022d 	.word	0x0801022d
 800dfdc:	080102ee 	.word	0x080102ee
 800dfe0:	1e6f      	subs	r7, r5, #1
 800dfe2:	f1b9 0f00 	cmp.w	r9, #0
 800dfe6:	d130      	bne.n	800e04a <__gethex+0x326>
 800dfe8:	b127      	cbz	r7, 800dff4 <__gethex+0x2d0>
 800dfea:	4639      	mov	r1, r7
 800dfec:	4620      	mov	r0, r4
 800dfee:	f7fe fd04 	bl	800c9fa <__any_on>
 800dff2:	4681      	mov	r9, r0
 800dff4:	117a      	asrs	r2, r7, #5
 800dff6:	2301      	movs	r3, #1
 800dff8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dffc:	f007 071f 	and.w	r7, r7, #31
 800e000:	40bb      	lsls	r3, r7
 800e002:	4213      	tst	r3, r2
 800e004:	4629      	mov	r1, r5
 800e006:	4620      	mov	r0, r4
 800e008:	bf18      	it	ne
 800e00a:	f049 0902 	orrne.w	r9, r9, #2
 800e00e:	f7ff fe21 	bl	800dc54 <rshift>
 800e012:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e016:	1b76      	subs	r6, r6, r5
 800e018:	2502      	movs	r5, #2
 800e01a:	f1b9 0f00 	cmp.w	r9, #0
 800e01e:	d047      	beq.n	800e0b0 <__gethex+0x38c>
 800e020:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e024:	2b02      	cmp	r3, #2
 800e026:	d015      	beq.n	800e054 <__gethex+0x330>
 800e028:	2b03      	cmp	r3, #3
 800e02a:	d017      	beq.n	800e05c <__gethex+0x338>
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d109      	bne.n	800e044 <__gethex+0x320>
 800e030:	f019 0f02 	tst.w	r9, #2
 800e034:	d006      	beq.n	800e044 <__gethex+0x320>
 800e036:	f8da 3000 	ldr.w	r3, [sl]
 800e03a:	ea49 0903 	orr.w	r9, r9, r3
 800e03e:	f019 0f01 	tst.w	r9, #1
 800e042:	d10e      	bne.n	800e062 <__gethex+0x33e>
 800e044:	f045 0510 	orr.w	r5, r5, #16
 800e048:	e032      	b.n	800e0b0 <__gethex+0x38c>
 800e04a:	f04f 0901 	mov.w	r9, #1
 800e04e:	e7d1      	b.n	800dff4 <__gethex+0x2d0>
 800e050:	2501      	movs	r5, #1
 800e052:	e7e2      	b.n	800e01a <__gethex+0x2f6>
 800e054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e056:	f1c3 0301 	rsb	r3, r3, #1
 800e05a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e05c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d0f0      	beq.n	800e044 <__gethex+0x320>
 800e062:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e066:	f104 0314 	add.w	r3, r4, #20
 800e06a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e06e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e072:	f04f 0c00 	mov.w	ip, #0
 800e076:	4618      	mov	r0, r3
 800e078:	f853 2b04 	ldr.w	r2, [r3], #4
 800e07c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e080:	d01b      	beq.n	800e0ba <__gethex+0x396>
 800e082:	3201      	adds	r2, #1
 800e084:	6002      	str	r2, [r0, #0]
 800e086:	2d02      	cmp	r5, #2
 800e088:	f104 0314 	add.w	r3, r4, #20
 800e08c:	d13c      	bne.n	800e108 <__gethex+0x3e4>
 800e08e:	f8d8 2000 	ldr.w	r2, [r8]
 800e092:	3a01      	subs	r2, #1
 800e094:	42b2      	cmp	r2, r6
 800e096:	d109      	bne.n	800e0ac <__gethex+0x388>
 800e098:	1171      	asrs	r1, r6, #5
 800e09a:	2201      	movs	r2, #1
 800e09c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e0a0:	f006 061f 	and.w	r6, r6, #31
 800e0a4:	fa02 f606 	lsl.w	r6, r2, r6
 800e0a8:	421e      	tst	r6, r3
 800e0aa:	d13a      	bne.n	800e122 <__gethex+0x3fe>
 800e0ac:	f045 0520 	orr.w	r5, r5, #32
 800e0b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e0b2:	601c      	str	r4, [r3, #0]
 800e0b4:	9b02      	ldr	r3, [sp, #8]
 800e0b6:	601f      	str	r7, [r3, #0]
 800e0b8:	e6b0      	b.n	800de1c <__gethex+0xf8>
 800e0ba:	4299      	cmp	r1, r3
 800e0bc:	f843 cc04 	str.w	ip, [r3, #-4]
 800e0c0:	d8d9      	bhi.n	800e076 <__gethex+0x352>
 800e0c2:	68a3      	ldr	r3, [r4, #8]
 800e0c4:	459b      	cmp	fp, r3
 800e0c6:	db17      	blt.n	800e0f8 <__gethex+0x3d4>
 800e0c8:	6861      	ldr	r1, [r4, #4]
 800e0ca:	9801      	ldr	r0, [sp, #4]
 800e0cc:	3101      	adds	r1, #1
 800e0ce:	f7fe f80b 	bl	800c0e8 <_Balloc>
 800e0d2:	4681      	mov	r9, r0
 800e0d4:	b918      	cbnz	r0, 800e0de <__gethex+0x3ba>
 800e0d6:	4b1a      	ldr	r3, [pc, #104]	@ (800e140 <__gethex+0x41c>)
 800e0d8:	4602      	mov	r2, r0
 800e0da:	2184      	movs	r1, #132	@ 0x84
 800e0dc:	e6c5      	b.n	800de6a <__gethex+0x146>
 800e0de:	6922      	ldr	r2, [r4, #16]
 800e0e0:	3202      	adds	r2, #2
 800e0e2:	f104 010c 	add.w	r1, r4, #12
 800e0e6:	0092      	lsls	r2, r2, #2
 800e0e8:	300c      	adds	r0, #12
 800e0ea:	f7ff fd6b 	bl	800dbc4 <memcpy>
 800e0ee:	4621      	mov	r1, r4
 800e0f0:	9801      	ldr	r0, [sp, #4]
 800e0f2:	f7fe f839 	bl	800c168 <_Bfree>
 800e0f6:	464c      	mov	r4, r9
 800e0f8:	6923      	ldr	r3, [r4, #16]
 800e0fa:	1c5a      	adds	r2, r3, #1
 800e0fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e100:	6122      	str	r2, [r4, #16]
 800e102:	2201      	movs	r2, #1
 800e104:	615a      	str	r2, [r3, #20]
 800e106:	e7be      	b.n	800e086 <__gethex+0x362>
 800e108:	6922      	ldr	r2, [r4, #16]
 800e10a:	455a      	cmp	r2, fp
 800e10c:	dd0b      	ble.n	800e126 <__gethex+0x402>
 800e10e:	2101      	movs	r1, #1
 800e110:	4620      	mov	r0, r4
 800e112:	f7ff fd9f 	bl	800dc54 <rshift>
 800e116:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e11a:	3701      	adds	r7, #1
 800e11c:	42bb      	cmp	r3, r7
 800e11e:	f6ff aee0 	blt.w	800dee2 <__gethex+0x1be>
 800e122:	2501      	movs	r5, #1
 800e124:	e7c2      	b.n	800e0ac <__gethex+0x388>
 800e126:	f016 061f 	ands.w	r6, r6, #31
 800e12a:	d0fa      	beq.n	800e122 <__gethex+0x3fe>
 800e12c:	4453      	add	r3, sl
 800e12e:	f1c6 0620 	rsb	r6, r6, #32
 800e132:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e136:	f7fe f8c9 	bl	800c2cc <__hi0bits>
 800e13a:	42b0      	cmp	r0, r6
 800e13c:	dbe7      	blt.n	800e10e <__gethex+0x3ea>
 800e13e:	e7f0      	b.n	800e122 <__gethex+0x3fe>
 800e140:	0801022d 	.word	0x0801022d

0800e144 <L_shift>:
 800e144:	f1c2 0208 	rsb	r2, r2, #8
 800e148:	0092      	lsls	r2, r2, #2
 800e14a:	b570      	push	{r4, r5, r6, lr}
 800e14c:	f1c2 0620 	rsb	r6, r2, #32
 800e150:	6843      	ldr	r3, [r0, #4]
 800e152:	6804      	ldr	r4, [r0, #0]
 800e154:	fa03 f506 	lsl.w	r5, r3, r6
 800e158:	432c      	orrs	r4, r5
 800e15a:	40d3      	lsrs	r3, r2
 800e15c:	6004      	str	r4, [r0, #0]
 800e15e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e162:	4288      	cmp	r0, r1
 800e164:	d3f4      	bcc.n	800e150 <L_shift+0xc>
 800e166:	bd70      	pop	{r4, r5, r6, pc}

0800e168 <__match>:
 800e168:	b530      	push	{r4, r5, lr}
 800e16a:	6803      	ldr	r3, [r0, #0]
 800e16c:	3301      	adds	r3, #1
 800e16e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e172:	b914      	cbnz	r4, 800e17a <__match+0x12>
 800e174:	6003      	str	r3, [r0, #0]
 800e176:	2001      	movs	r0, #1
 800e178:	bd30      	pop	{r4, r5, pc}
 800e17a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e17e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e182:	2d19      	cmp	r5, #25
 800e184:	bf98      	it	ls
 800e186:	3220      	addls	r2, #32
 800e188:	42a2      	cmp	r2, r4
 800e18a:	d0f0      	beq.n	800e16e <__match+0x6>
 800e18c:	2000      	movs	r0, #0
 800e18e:	e7f3      	b.n	800e178 <__match+0x10>

0800e190 <__hexnan>:
 800e190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e194:	680b      	ldr	r3, [r1, #0]
 800e196:	6801      	ldr	r1, [r0, #0]
 800e198:	115e      	asrs	r6, r3, #5
 800e19a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e19e:	f013 031f 	ands.w	r3, r3, #31
 800e1a2:	b087      	sub	sp, #28
 800e1a4:	bf18      	it	ne
 800e1a6:	3604      	addne	r6, #4
 800e1a8:	2500      	movs	r5, #0
 800e1aa:	1f37      	subs	r7, r6, #4
 800e1ac:	4682      	mov	sl, r0
 800e1ae:	4690      	mov	r8, r2
 800e1b0:	9301      	str	r3, [sp, #4]
 800e1b2:	f846 5c04 	str.w	r5, [r6, #-4]
 800e1b6:	46b9      	mov	r9, r7
 800e1b8:	463c      	mov	r4, r7
 800e1ba:	9502      	str	r5, [sp, #8]
 800e1bc:	46ab      	mov	fp, r5
 800e1be:	784a      	ldrb	r2, [r1, #1]
 800e1c0:	1c4b      	adds	r3, r1, #1
 800e1c2:	9303      	str	r3, [sp, #12]
 800e1c4:	b342      	cbz	r2, 800e218 <__hexnan+0x88>
 800e1c6:	4610      	mov	r0, r2
 800e1c8:	9105      	str	r1, [sp, #20]
 800e1ca:	9204      	str	r2, [sp, #16]
 800e1cc:	f7ff fd94 	bl	800dcf8 <__hexdig_fun>
 800e1d0:	2800      	cmp	r0, #0
 800e1d2:	d151      	bne.n	800e278 <__hexnan+0xe8>
 800e1d4:	9a04      	ldr	r2, [sp, #16]
 800e1d6:	9905      	ldr	r1, [sp, #20]
 800e1d8:	2a20      	cmp	r2, #32
 800e1da:	d818      	bhi.n	800e20e <__hexnan+0x7e>
 800e1dc:	9b02      	ldr	r3, [sp, #8]
 800e1de:	459b      	cmp	fp, r3
 800e1e0:	dd13      	ble.n	800e20a <__hexnan+0x7a>
 800e1e2:	454c      	cmp	r4, r9
 800e1e4:	d206      	bcs.n	800e1f4 <__hexnan+0x64>
 800e1e6:	2d07      	cmp	r5, #7
 800e1e8:	dc04      	bgt.n	800e1f4 <__hexnan+0x64>
 800e1ea:	462a      	mov	r2, r5
 800e1ec:	4649      	mov	r1, r9
 800e1ee:	4620      	mov	r0, r4
 800e1f0:	f7ff ffa8 	bl	800e144 <L_shift>
 800e1f4:	4544      	cmp	r4, r8
 800e1f6:	d952      	bls.n	800e29e <__hexnan+0x10e>
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	f1a4 0904 	sub.w	r9, r4, #4
 800e1fe:	f844 3c04 	str.w	r3, [r4, #-4]
 800e202:	f8cd b008 	str.w	fp, [sp, #8]
 800e206:	464c      	mov	r4, r9
 800e208:	461d      	mov	r5, r3
 800e20a:	9903      	ldr	r1, [sp, #12]
 800e20c:	e7d7      	b.n	800e1be <__hexnan+0x2e>
 800e20e:	2a29      	cmp	r2, #41	@ 0x29
 800e210:	d157      	bne.n	800e2c2 <__hexnan+0x132>
 800e212:	3102      	adds	r1, #2
 800e214:	f8ca 1000 	str.w	r1, [sl]
 800e218:	f1bb 0f00 	cmp.w	fp, #0
 800e21c:	d051      	beq.n	800e2c2 <__hexnan+0x132>
 800e21e:	454c      	cmp	r4, r9
 800e220:	d206      	bcs.n	800e230 <__hexnan+0xa0>
 800e222:	2d07      	cmp	r5, #7
 800e224:	dc04      	bgt.n	800e230 <__hexnan+0xa0>
 800e226:	462a      	mov	r2, r5
 800e228:	4649      	mov	r1, r9
 800e22a:	4620      	mov	r0, r4
 800e22c:	f7ff ff8a 	bl	800e144 <L_shift>
 800e230:	4544      	cmp	r4, r8
 800e232:	d936      	bls.n	800e2a2 <__hexnan+0x112>
 800e234:	f1a8 0204 	sub.w	r2, r8, #4
 800e238:	4623      	mov	r3, r4
 800e23a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e23e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e242:	429f      	cmp	r7, r3
 800e244:	d2f9      	bcs.n	800e23a <__hexnan+0xaa>
 800e246:	1b3b      	subs	r3, r7, r4
 800e248:	f023 0303 	bic.w	r3, r3, #3
 800e24c:	3304      	adds	r3, #4
 800e24e:	3401      	adds	r4, #1
 800e250:	3e03      	subs	r6, #3
 800e252:	42b4      	cmp	r4, r6
 800e254:	bf88      	it	hi
 800e256:	2304      	movhi	r3, #4
 800e258:	4443      	add	r3, r8
 800e25a:	2200      	movs	r2, #0
 800e25c:	f843 2b04 	str.w	r2, [r3], #4
 800e260:	429f      	cmp	r7, r3
 800e262:	d2fb      	bcs.n	800e25c <__hexnan+0xcc>
 800e264:	683b      	ldr	r3, [r7, #0]
 800e266:	b91b      	cbnz	r3, 800e270 <__hexnan+0xe0>
 800e268:	4547      	cmp	r7, r8
 800e26a:	d128      	bne.n	800e2be <__hexnan+0x12e>
 800e26c:	2301      	movs	r3, #1
 800e26e:	603b      	str	r3, [r7, #0]
 800e270:	2005      	movs	r0, #5
 800e272:	b007      	add	sp, #28
 800e274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e278:	3501      	adds	r5, #1
 800e27a:	2d08      	cmp	r5, #8
 800e27c:	f10b 0b01 	add.w	fp, fp, #1
 800e280:	dd06      	ble.n	800e290 <__hexnan+0x100>
 800e282:	4544      	cmp	r4, r8
 800e284:	d9c1      	bls.n	800e20a <__hexnan+0x7a>
 800e286:	2300      	movs	r3, #0
 800e288:	f844 3c04 	str.w	r3, [r4, #-4]
 800e28c:	2501      	movs	r5, #1
 800e28e:	3c04      	subs	r4, #4
 800e290:	6822      	ldr	r2, [r4, #0]
 800e292:	f000 000f 	and.w	r0, r0, #15
 800e296:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e29a:	6020      	str	r0, [r4, #0]
 800e29c:	e7b5      	b.n	800e20a <__hexnan+0x7a>
 800e29e:	2508      	movs	r5, #8
 800e2a0:	e7b3      	b.n	800e20a <__hexnan+0x7a>
 800e2a2:	9b01      	ldr	r3, [sp, #4]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d0dd      	beq.n	800e264 <__hexnan+0xd4>
 800e2a8:	f1c3 0320 	rsb	r3, r3, #32
 800e2ac:	f04f 32ff 	mov.w	r2, #4294967295
 800e2b0:	40da      	lsrs	r2, r3
 800e2b2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e2b6:	4013      	ands	r3, r2
 800e2b8:	f846 3c04 	str.w	r3, [r6, #-4]
 800e2bc:	e7d2      	b.n	800e264 <__hexnan+0xd4>
 800e2be:	3f04      	subs	r7, #4
 800e2c0:	e7d0      	b.n	800e264 <__hexnan+0xd4>
 800e2c2:	2004      	movs	r0, #4
 800e2c4:	e7d5      	b.n	800e272 <__hexnan+0xe2>

0800e2c6 <__ascii_mbtowc>:
 800e2c6:	b082      	sub	sp, #8
 800e2c8:	b901      	cbnz	r1, 800e2cc <__ascii_mbtowc+0x6>
 800e2ca:	a901      	add	r1, sp, #4
 800e2cc:	b142      	cbz	r2, 800e2e0 <__ascii_mbtowc+0x1a>
 800e2ce:	b14b      	cbz	r3, 800e2e4 <__ascii_mbtowc+0x1e>
 800e2d0:	7813      	ldrb	r3, [r2, #0]
 800e2d2:	600b      	str	r3, [r1, #0]
 800e2d4:	7812      	ldrb	r2, [r2, #0]
 800e2d6:	1e10      	subs	r0, r2, #0
 800e2d8:	bf18      	it	ne
 800e2da:	2001      	movne	r0, #1
 800e2dc:	b002      	add	sp, #8
 800e2de:	4770      	bx	lr
 800e2e0:	4610      	mov	r0, r2
 800e2e2:	e7fb      	b.n	800e2dc <__ascii_mbtowc+0x16>
 800e2e4:	f06f 0001 	mvn.w	r0, #1
 800e2e8:	e7f8      	b.n	800e2dc <__ascii_mbtowc+0x16>

0800e2ea <_realloc_r>:
 800e2ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2ee:	4607      	mov	r7, r0
 800e2f0:	4614      	mov	r4, r2
 800e2f2:	460d      	mov	r5, r1
 800e2f4:	b921      	cbnz	r1, 800e300 <_realloc_r+0x16>
 800e2f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2fa:	4611      	mov	r1, r2
 800e2fc:	f7fd be68 	b.w	800bfd0 <_malloc_r>
 800e300:	b92a      	cbnz	r2, 800e30e <_realloc_r+0x24>
 800e302:	f7fd fdf1 	bl	800bee8 <_free_r>
 800e306:	4625      	mov	r5, r4
 800e308:	4628      	mov	r0, r5
 800e30a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e30e:	f000 f840 	bl	800e392 <_malloc_usable_size_r>
 800e312:	4284      	cmp	r4, r0
 800e314:	4606      	mov	r6, r0
 800e316:	d802      	bhi.n	800e31e <_realloc_r+0x34>
 800e318:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e31c:	d8f4      	bhi.n	800e308 <_realloc_r+0x1e>
 800e31e:	4621      	mov	r1, r4
 800e320:	4638      	mov	r0, r7
 800e322:	f7fd fe55 	bl	800bfd0 <_malloc_r>
 800e326:	4680      	mov	r8, r0
 800e328:	b908      	cbnz	r0, 800e32e <_realloc_r+0x44>
 800e32a:	4645      	mov	r5, r8
 800e32c:	e7ec      	b.n	800e308 <_realloc_r+0x1e>
 800e32e:	42b4      	cmp	r4, r6
 800e330:	4622      	mov	r2, r4
 800e332:	4629      	mov	r1, r5
 800e334:	bf28      	it	cs
 800e336:	4632      	movcs	r2, r6
 800e338:	f7ff fc44 	bl	800dbc4 <memcpy>
 800e33c:	4629      	mov	r1, r5
 800e33e:	4638      	mov	r0, r7
 800e340:	f7fd fdd2 	bl	800bee8 <_free_r>
 800e344:	e7f1      	b.n	800e32a <_realloc_r+0x40>

0800e346 <__ascii_wctomb>:
 800e346:	4603      	mov	r3, r0
 800e348:	4608      	mov	r0, r1
 800e34a:	b141      	cbz	r1, 800e35e <__ascii_wctomb+0x18>
 800e34c:	2aff      	cmp	r2, #255	@ 0xff
 800e34e:	d904      	bls.n	800e35a <__ascii_wctomb+0x14>
 800e350:	228a      	movs	r2, #138	@ 0x8a
 800e352:	601a      	str	r2, [r3, #0]
 800e354:	f04f 30ff 	mov.w	r0, #4294967295
 800e358:	4770      	bx	lr
 800e35a:	700a      	strb	r2, [r1, #0]
 800e35c:	2001      	movs	r0, #1
 800e35e:	4770      	bx	lr

0800e360 <fiprintf>:
 800e360:	b40e      	push	{r1, r2, r3}
 800e362:	b503      	push	{r0, r1, lr}
 800e364:	4601      	mov	r1, r0
 800e366:	ab03      	add	r3, sp, #12
 800e368:	4805      	ldr	r0, [pc, #20]	@ (800e380 <fiprintf+0x20>)
 800e36a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e36e:	6800      	ldr	r0, [r0, #0]
 800e370:	9301      	str	r3, [sp, #4]
 800e372:	f000 f83f 	bl	800e3f4 <_vfiprintf_r>
 800e376:	b002      	add	sp, #8
 800e378:	f85d eb04 	ldr.w	lr, [sp], #4
 800e37c:	b003      	add	sp, #12
 800e37e:	4770      	bx	lr
 800e380:	20000240 	.word	0x20000240

0800e384 <abort>:
 800e384:	b508      	push	{r3, lr}
 800e386:	2006      	movs	r0, #6
 800e388:	f000 fa08 	bl	800e79c <raise>
 800e38c:	2001      	movs	r0, #1
 800e38e:	f7f5 fe69 	bl	8004064 <_exit>

0800e392 <_malloc_usable_size_r>:
 800e392:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e396:	1f18      	subs	r0, r3, #4
 800e398:	2b00      	cmp	r3, #0
 800e39a:	bfbc      	itt	lt
 800e39c:	580b      	ldrlt	r3, [r1, r0]
 800e39e:	18c0      	addlt	r0, r0, r3
 800e3a0:	4770      	bx	lr

0800e3a2 <__sfputc_r>:
 800e3a2:	6893      	ldr	r3, [r2, #8]
 800e3a4:	3b01      	subs	r3, #1
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	b410      	push	{r4}
 800e3aa:	6093      	str	r3, [r2, #8]
 800e3ac:	da08      	bge.n	800e3c0 <__sfputc_r+0x1e>
 800e3ae:	6994      	ldr	r4, [r2, #24]
 800e3b0:	42a3      	cmp	r3, r4
 800e3b2:	db01      	blt.n	800e3b8 <__sfputc_r+0x16>
 800e3b4:	290a      	cmp	r1, #10
 800e3b6:	d103      	bne.n	800e3c0 <__sfputc_r+0x1e>
 800e3b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3bc:	f000 b932 	b.w	800e624 <__swbuf_r>
 800e3c0:	6813      	ldr	r3, [r2, #0]
 800e3c2:	1c58      	adds	r0, r3, #1
 800e3c4:	6010      	str	r0, [r2, #0]
 800e3c6:	7019      	strb	r1, [r3, #0]
 800e3c8:	4608      	mov	r0, r1
 800e3ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3ce:	4770      	bx	lr

0800e3d0 <__sfputs_r>:
 800e3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3d2:	4606      	mov	r6, r0
 800e3d4:	460f      	mov	r7, r1
 800e3d6:	4614      	mov	r4, r2
 800e3d8:	18d5      	adds	r5, r2, r3
 800e3da:	42ac      	cmp	r4, r5
 800e3dc:	d101      	bne.n	800e3e2 <__sfputs_r+0x12>
 800e3de:	2000      	movs	r0, #0
 800e3e0:	e007      	b.n	800e3f2 <__sfputs_r+0x22>
 800e3e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3e6:	463a      	mov	r2, r7
 800e3e8:	4630      	mov	r0, r6
 800e3ea:	f7ff ffda 	bl	800e3a2 <__sfputc_r>
 800e3ee:	1c43      	adds	r3, r0, #1
 800e3f0:	d1f3      	bne.n	800e3da <__sfputs_r+0xa>
 800e3f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e3f4 <_vfiprintf_r>:
 800e3f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3f8:	460d      	mov	r5, r1
 800e3fa:	b09d      	sub	sp, #116	@ 0x74
 800e3fc:	4614      	mov	r4, r2
 800e3fe:	4698      	mov	r8, r3
 800e400:	4606      	mov	r6, r0
 800e402:	b118      	cbz	r0, 800e40c <_vfiprintf_r+0x18>
 800e404:	6a03      	ldr	r3, [r0, #32]
 800e406:	b90b      	cbnz	r3, 800e40c <_vfiprintf_r+0x18>
 800e408:	f7fc fdf2 	bl	800aff0 <__sinit>
 800e40c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e40e:	07d9      	lsls	r1, r3, #31
 800e410:	d405      	bmi.n	800e41e <_vfiprintf_r+0x2a>
 800e412:	89ab      	ldrh	r3, [r5, #12]
 800e414:	059a      	lsls	r2, r3, #22
 800e416:	d402      	bmi.n	800e41e <_vfiprintf_r+0x2a>
 800e418:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e41a:	f7fc ff02 	bl	800b222 <__retarget_lock_acquire_recursive>
 800e41e:	89ab      	ldrh	r3, [r5, #12]
 800e420:	071b      	lsls	r3, r3, #28
 800e422:	d501      	bpl.n	800e428 <_vfiprintf_r+0x34>
 800e424:	692b      	ldr	r3, [r5, #16]
 800e426:	b99b      	cbnz	r3, 800e450 <_vfiprintf_r+0x5c>
 800e428:	4629      	mov	r1, r5
 800e42a:	4630      	mov	r0, r6
 800e42c:	f000 f938 	bl	800e6a0 <__swsetup_r>
 800e430:	b170      	cbz	r0, 800e450 <_vfiprintf_r+0x5c>
 800e432:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e434:	07dc      	lsls	r4, r3, #31
 800e436:	d504      	bpl.n	800e442 <_vfiprintf_r+0x4e>
 800e438:	f04f 30ff 	mov.w	r0, #4294967295
 800e43c:	b01d      	add	sp, #116	@ 0x74
 800e43e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e442:	89ab      	ldrh	r3, [r5, #12]
 800e444:	0598      	lsls	r0, r3, #22
 800e446:	d4f7      	bmi.n	800e438 <_vfiprintf_r+0x44>
 800e448:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e44a:	f7fc feeb 	bl	800b224 <__retarget_lock_release_recursive>
 800e44e:	e7f3      	b.n	800e438 <_vfiprintf_r+0x44>
 800e450:	2300      	movs	r3, #0
 800e452:	9309      	str	r3, [sp, #36]	@ 0x24
 800e454:	2320      	movs	r3, #32
 800e456:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e45a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e45e:	2330      	movs	r3, #48	@ 0x30
 800e460:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e610 <_vfiprintf_r+0x21c>
 800e464:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e468:	f04f 0901 	mov.w	r9, #1
 800e46c:	4623      	mov	r3, r4
 800e46e:	469a      	mov	sl, r3
 800e470:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e474:	b10a      	cbz	r2, 800e47a <_vfiprintf_r+0x86>
 800e476:	2a25      	cmp	r2, #37	@ 0x25
 800e478:	d1f9      	bne.n	800e46e <_vfiprintf_r+0x7a>
 800e47a:	ebba 0b04 	subs.w	fp, sl, r4
 800e47e:	d00b      	beq.n	800e498 <_vfiprintf_r+0xa4>
 800e480:	465b      	mov	r3, fp
 800e482:	4622      	mov	r2, r4
 800e484:	4629      	mov	r1, r5
 800e486:	4630      	mov	r0, r6
 800e488:	f7ff ffa2 	bl	800e3d0 <__sfputs_r>
 800e48c:	3001      	adds	r0, #1
 800e48e:	f000 80a7 	beq.w	800e5e0 <_vfiprintf_r+0x1ec>
 800e492:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e494:	445a      	add	r2, fp
 800e496:	9209      	str	r2, [sp, #36]	@ 0x24
 800e498:	f89a 3000 	ldrb.w	r3, [sl]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	f000 809f 	beq.w	800e5e0 <_vfiprintf_r+0x1ec>
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	f04f 32ff 	mov.w	r2, #4294967295
 800e4a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4ac:	f10a 0a01 	add.w	sl, sl, #1
 800e4b0:	9304      	str	r3, [sp, #16]
 800e4b2:	9307      	str	r3, [sp, #28]
 800e4b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4b8:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4ba:	4654      	mov	r4, sl
 800e4bc:	2205      	movs	r2, #5
 800e4be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4c2:	4853      	ldr	r0, [pc, #332]	@ (800e610 <_vfiprintf_r+0x21c>)
 800e4c4:	f7f1 feac 	bl	8000220 <memchr>
 800e4c8:	9a04      	ldr	r2, [sp, #16]
 800e4ca:	b9d8      	cbnz	r0, 800e504 <_vfiprintf_r+0x110>
 800e4cc:	06d1      	lsls	r1, r2, #27
 800e4ce:	bf44      	itt	mi
 800e4d0:	2320      	movmi	r3, #32
 800e4d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4d6:	0713      	lsls	r3, r2, #28
 800e4d8:	bf44      	itt	mi
 800e4da:	232b      	movmi	r3, #43	@ 0x2b
 800e4dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4e0:	f89a 3000 	ldrb.w	r3, [sl]
 800e4e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4e6:	d015      	beq.n	800e514 <_vfiprintf_r+0x120>
 800e4e8:	9a07      	ldr	r2, [sp, #28]
 800e4ea:	4654      	mov	r4, sl
 800e4ec:	2000      	movs	r0, #0
 800e4ee:	f04f 0c0a 	mov.w	ip, #10
 800e4f2:	4621      	mov	r1, r4
 800e4f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4f8:	3b30      	subs	r3, #48	@ 0x30
 800e4fa:	2b09      	cmp	r3, #9
 800e4fc:	d94b      	bls.n	800e596 <_vfiprintf_r+0x1a2>
 800e4fe:	b1b0      	cbz	r0, 800e52e <_vfiprintf_r+0x13a>
 800e500:	9207      	str	r2, [sp, #28]
 800e502:	e014      	b.n	800e52e <_vfiprintf_r+0x13a>
 800e504:	eba0 0308 	sub.w	r3, r0, r8
 800e508:	fa09 f303 	lsl.w	r3, r9, r3
 800e50c:	4313      	orrs	r3, r2
 800e50e:	9304      	str	r3, [sp, #16]
 800e510:	46a2      	mov	sl, r4
 800e512:	e7d2      	b.n	800e4ba <_vfiprintf_r+0xc6>
 800e514:	9b03      	ldr	r3, [sp, #12]
 800e516:	1d19      	adds	r1, r3, #4
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	9103      	str	r1, [sp, #12]
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	bfbb      	ittet	lt
 800e520:	425b      	neglt	r3, r3
 800e522:	f042 0202 	orrlt.w	r2, r2, #2
 800e526:	9307      	strge	r3, [sp, #28]
 800e528:	9307      	strlt	r3, [sp, #28]
 800e52a:	bfb8      	it	lt
 800e52c:	9204      	strlt	r2, [sp, #16]
 800e52e:	7823      	ldrb	r3, [r4, #0]
 800e530:	2b2e      	cmp	r3, #46	@ 0x2e
 800e532:	d10a      	bne.n	800e54a <_vfiprintf_r+0x156>
 800e534:	7863      	ldrb	r3, [r4, #1]
 800e536:	2b2a      	cmp	r3, #42	@ 0x2a
 800e538:	d132      	bne.n	800e5a0 <_vfiprintf_r+0x1ac>
 800e53a:	9b03      	ldr	r3, [sp, #12]
 800e53c:	1d1a      	adds	r2, r3, #4
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	9203      	str	r2, [sp, #12]
 800e542:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e546:	3402      	adds	r4, #2
 800e548:	9305      	str	r3, [sp, #20]
 800e54a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e620 <_vfiprintf_r+0x22c>
 800e54e:	7821      	ldrb	r1, [r4, #0]
 800e550:	2203      	movs	r2, #3
 800e552:	4650      	mov	r0, sl
 800e554:	f7f1 fe64 	bl	8000220 <memchr>
 800e558:	b138      	cbz	r0, 800e56a <_vfiprintf_r+0x176>
 800e55a:	9b04      	ldr	r3, [sp, #16]
 800e55c:	eba0 000a 	sub.w	r0, r0, sl
 800e560:	2240      	movs	r2, #64	@ 0x40
 800e562:	4082      	lsls	r2, r0
 800e564:	4313      	orrs	r3, r2
 800e566:	3401      	adds	r4, #1
 800e568:	9304      	str	r3, [sp, #16]
 800e56a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e56e:	4829      	ldr	r0, [pc, #164]	@ (800e614 <_vfiprintf_r+0x220>)
 800e570:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e574:	2206      	movs	r2, #6
 800e576:	f7f1 fe53 	bl	8000220 <memchr>
 800e57a:	2800      	cmp	r0, #0
 800e57c:	d03f      	beq.n	800e5fe <_vfiprintf_r+0x20a>
 800e57e:	4b26      	ldr	r3, [pc, #152]	@ (800e618 <_vfiprintf_r+0x224>)
 800e580:	bb1b      	cbnz	r3, 800e5ca <_vfiprintf_r+0x1d6>
 800e582:	9b03      	ldr	r3, [sp, #12]
 800e584:	3307      	adds	r3, #7
 800e586:	f023 0307 	bic.w	r3, r3, #7
 800e58a:	3308      	adds	r3, #8
 800e58c:	9303      	str	r3, [sp, #12]
 800e58e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e590:	443b      	add	r3, r7
 800e592:	9309      	str	r3, [sp, #36]	@ 0x24
 800e594:	e76a      	b.n	800e46c <_vfiprintf_r+0x78>
 800e596:	fb0c 3202 	mla	r2, ip, r2, r3
 800e59a:	460c      	mov	r4, r1
 800e59c:	2001      	movs	r0, #1
 800e59e:	e7a8      	b.n	800e4f2 <_vfiprintf_r+0xfe>
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	3401      	adds	r4, #1
 800e5a4:	9305      	str	r3, [sp, #20]
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	f04f 0c0a 	mov.w	ip, #10
 800e5ac:	4620      	mov	r0, r4
 800e5ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5b2:	3a30      	subs	r2, #48	@ 0x30
 800e5b4:	2a09      	cmp	r2, #9
 800e5b6:	d903      	bls.n	800e5c0 <_vfiprintf_r+0x1cc>
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d0c6      	beq.n	800e54a <_vfiprintf_r+0x156>
 800e5bc:	9105      	str	r1, [sp, #20]
 800e5be:	e7c4      	b.n	800e54a <_vfiprintf_r+0x156>
 800e5c0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5c4:	4604      	mov	r4, r0
 800e5c6:	2301      	movs	r3, #1
 800e5c8:	e7f0      	b.n	800e5ac <_vfiprintf_r+0x1b8>
 800e5ca:	ab03      	add	r3, sp, #12
 800e5cc:	9300      	str	r3, [sp, #0]
 800e5ce:	462a      	mov	r2, r5
 800e5d0:	4b12      	ldr	r3, [pc, #72]	@ (800e61c <_vfiprintf_r+0x228>)
 800e5d2:	a904      	add	r1, sp, #16
 800e5d4:	4630      	mov	r0, r6
 800e5d6:	f7fb febb 	bl	800a350 <_printf_float>
 800e5da:	4607      	mov	r7, r0
 800e5dc:	1c78      	adds	r0, r7, #1
 800e5de:	d1d6      	bne.n	800e58e <_vfiprintf_r+0x19a>
 800e5e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5e2:	07d9      	lsls	r1, r3, #31
 800e5e4:	d405      	bmi.n	800e5f2 <_vfiprintf_r+0x1fe>
 800e5e6:	89ab      	ldrh	r3, [r5, #12]
 800e5e8:	059a      	lsls	r2, r3, #22
 800e5ea:	d402      	bmi.n	800e5f2 <_vfiprintf_r+0x1fe>
 800e5ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5ee:	f7fc fe19 	bl	800b224 <__retarget_lock_release_recursive>
 800e5f2:	89ab      	ldrh	r3, [r5, #12]
 800e5f4:	065b      	lsls	r3, r3, #25
 800e5f6:	f53f af1f 	bmi.w	800e438 <_vfiprintf_r+0x44>
 800e5fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e5fc:	e71e      	b.n	800e43c <_vfiprintf_r+0x48>
 800e5fe:	ab03      	add	r3, sp, #12
 800e600:	9300      	str	r3, [sp, #0]
 800e602:	462a      	mov	r2, r5
 800e604:	4b05      	ldr	r3, [pc, #20]	@ (800e61c <_vfiprintf_r+0x228>)
 800e606:	a904      	add	r1, sp, #16
 800e608:	4630      	mov	r0, r6
 800e60a:	f7fc f939 	bl	800a880 <_printf_i>
 800e60e:	e7e4      	b.n	800e5da <_vfiprintf_r+0x1e6>
 800e610:	08010299 	.word	0x08010299
 800e614:	080102a3 	.word	0x080102a3
 800e618:	0800a351 	.word	0x0800a351
 800e61c:	0800e3d1 	.word	0x0800e3d1
 800e620:	0801029f 	.word	0x0801029f

0800e624 <__swbuf_r>:
 800e624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e626:	460e      	mov	r6, r1
 800e628:	4614      	mov	r4, r2
 800e62a:	4605      	mov	r5, r0
 800e62c:	b118      	cbz	r0, 800e636 <__swbuf_r+0x12>
 800e62e:	6a03      	ldr	r3, [r0, #32]
 800e630:	b90b      	cbnz	r3, 800e636 <__swbuf_r+0x12>
 800e632:	f7fc fcdd 	bl	800aff0 <__sinit>
 800e636:	69a3      	ldr	r3, [r4, #24]
 800e638:	60a3      	str	r3, [r4, #8]
 800e63a:	89a3      	ldrh	r3, [r4, #12]
 800e63c:	071a      	lsls	r2, r3, #28
 800e63e:	d501      	bpl.n	800e644 <__swbuf_r+0x20>
 800e640:	6923      	ldr	r3, [r4, #16]
 800e642:	b943      	cbnz	r3, 800e656 <__swbuf_r+0x32>
 800e644:	4621      	mov	r1, r4
 800e646:	4628      	mov	r0, r5
 800e648:	f000 f82a 	bl	800e6a0 <__swsetup_r>
 800e64c:	b118      	cbz	r0, 800e656 <__swbuf_r+0x32>
 800e64e:	f04f 37ff 	mov.w	r7, #4294967295
 800e652:	4638      	mov	r0, r7
 800e654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e656:	6823      	ldr	r3, [r4, #0]
 800e658:	6922      	ldr	r2, [r4, #16]
 800e65a:	1a98      	subs	r0, r3, r2
 800e65c:	6963      	ldr	r3, [r4, #20]
 800e65e:	b2f6      	uxtb	r6, r6
 800e660:	4283      	cmp	r3, r0
 800e662:	4637      	mov	r7, r6
 800e664:	dc05      	bgt.n	800e672 <__swbuf_r+0x4e>
 800e666:	4621      	mov	r1, r4
 800e668:	4628      	mov	r0, r5
 800e66a:	f7ff fa47 	bl	800dafc <_fflush_r>
 800e66e:	2800      	cmp	r0, #0
 800e670:	d1ed      	bne.n	800e64e <__swbuf_r+0x2a>
 800e672:	68a3      	ldr	r3, [r4, #8]
 800e674:	3b01      	subs	r3, #1
 800e676:	60a3      	str	r3, [r4, #8]
 800e678:	6823      	ldr	r3, [r4, #0]
 800e67a:	1c5a      	adds	r2, r3, #1
 800e67c:	6022      	str	r2, [r4, #0]
 800e67e:	701e      	strb	r6, [r3, #0]
 800e680:	6962      	ldr	r2, [r4, #20]
 800e682:	1c43      	adds	r3, r0, #1
 800e684:	429a      	cmp	r2, r3
 800e686:	d004      	beq.n	800e692 <__swbuf_r+0x6e>
 800e688:	89a3      	ldrh	r3, [r4, #12]
 800e68a:	07db      	lsls	r3, r3, #31
 800e68c:	d5e1      	bpl.n	800e652 <__swbuf_r+0x2e>
 800e68e:	2e0a      	cmp	r6, #10
 800e690:	d1df      	bne.n	800e652 <__swbuf_r+0x2e>
 800e692:	4621      	mov	r1, r4
 800e694:	4628      	mov	r0, r5
 800e696:	f7ff fa31 	bl	800dafc <_fflush_r>
 800e69a:	2800      	cmp	r0, #0
 800e69c:	d0d9      	beq.n	800e652 <__swbuf_r+0x2e>
 800e69e:	e7d6      	b.n	800e64e <__swbuf_r+0x2a>

0800e6a0 <__swsetup_r>:
 800e6a0:	b538      	push	{r3, r4, r5, lr}
 800e6a2:	4b29      	ldr	r3, [pc, #164]	@ (800e748 <__swsetup_r+0xa8>)
 800e6a4:	4605      	mov	r5, r0
 800e6a6:	6818      	ldr	r0, [r3, #0]
 800e6a8:	460c      	mov	r4, r1
 800e6aa:	b118      	cbz	r0, 800e6b4 <__swsetup_r+0x14>
 800e6ac:	6a03      	ldr	r3, [r0, #32]
 800e6ae:	b90b      	cbnz	r3, 800e6b4 <__swsetup_r+0x14>
 800e6b0:	f7fc fc9e 	bl	800aff0 <__sinit>
 800e6b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6b8:	0719      	lsls	r1, r3, #28
 800e6ba:	d422      	bmi.n	800e702 <__swsetup_r+0x62>
 800e6bc:	06da      	lsls	r2, r3, #27
 800e6be:	d407      	bmi.n	800e6d0 <__swsetup_r+0x30>
 800e6c0:	2209      	movs	r2, #9
 800e6c2:	602a      	str	r2, [r5, #0]
 800e6c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6c8:	81a3      	strh	r3, [r4, #12]
 800e6ca:	f04f 30ff 	mov.w	r0, #4294967295
 800e6ce:	e033      	b.n	800e738 <__swsetup_r+0x98>
 800e6d0:	0758      	lsls	r0, r3, #29
 800e6d2:	d512      	bpl.n	800e6fa <__swsetup_r+0x5a>
 800e6d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e6d6:	b141      	cbz	r1, 800e6ea <__swsetup_r+0x4a>
 800e6d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e6dc:	4299      	cmp	r1, r3
 800e6de:	d002      	beq.n	800e6e6 <__swsetup_r+0x46>
 800e6e0:	4628      	mov	r0, r5
 800e6e2:	f7fd fc01 	bl	800bee8 <_free_r>
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800e6ea:	89a3      	ldrh	r3, [r4, #12]
 800e6ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e6f0:	81a3      	strh	r3, [r4, #12]
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	6063      	str	r3, [r4, #4]
 800e6f6:	6923      	ldr	r3, [r4, #16]
 800e6f8:	6023      	str	r3, [r4, #0]
 800e6fa:	89a3      	ldrh	r3, [r4, #12]
 800e6fc:	f043 0308 	orr.w	r3, r3, #8
 800e700:	81a3      	strh	r3, [r4, #12]
 800e702:	6923      	ldr	r3, [r4, #16]
 800e704:	b94b      	cbnz	r3, 800e71a <__swsetup_r+0x7a>
 800e706:	89a3      	ldrh	r3, [r4, #12]
 800e708:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e70c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e710:	d003      	beq.n	800e71a <__swsetup_r+0x7a>
 800e712:	4621      	mov	r1, r4
 800e714:	4628      	mov	r0, r5
 800e716:	f000 f883 	bl	800e820 <__smakebuf_r>
 800e71a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e71e:	f013 0201 	ands.w	r2, r3, #1
 800e722:	d00a      	beq.n	800e73a <__swsetup_r+0x9a>
 800e724:	2200      	movs	r2, #0
 800e726:	60a2      	str	r2, [r4, #8]
 800e728:	6962      	ldr	r2, [r4, #20]
 800e72a:	4252      	negs	r2, r2
 800e72c:	61a2      	str	r2, [r4, #24]
 800e72e:	6922      	ldr	r2, [r4, #16]
 800e730:	b942      	cbnz	r2, 800e744 <__swsetup_r+0xa4>
 800e732:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e736:	d1c5      	bne.n	800e6c4 <__swsetup_r+0x24>
 800e738:	bd38      	pop	{r3, r4, r5, pc}
 800e73a:	0799      	lsls	r1, r3, #30
 800e73c:	bf58      	it	pl
 800e73e:	6962      	ldrpl	r2, [r4, #20]
 800e740:	60a2      	str	r2, [r4, #8]
 800e742:	e7f4      	b.n	800e72e <__swsetup_r+0x8e>
 800e744:	2000      	movs	r0, #0
 800e746:	e7f7      	b.n	800e738 <__swsetup_r+0x98>
 800e748:	20000240 	.word	0x20000240

0800e74c <_raise_r>:
 800e74c:	291f      	cmp	r1, #31
 800e74e:	b538      	push	{r3, r4, r5, lr}
 800e750:	4605      	mov	r5, r0
 800e752:	460c      	mov	r4, r1
 800e754:	d904      	bls.n	800e760 <_raise_r+0x14>
 800e756:	2316      	movs	r3, #22
 800e758:	6003      	str	r3, [r0, #0]
 800e75a:	f04f 30ff 	mov.w	r0, #4294967295
 800e75e:	bd38      	pop	{r3, r4, r5, pc}
 800e760:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e762:	b112      	cbz	r2, 800e76a <_raise_r+0x1e>
 800e764:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e768:	b94b      	cbnz	r3, 800e77e <_raise_r+0x32>
 800e76a:	4628      	mov	r0, r5
 800e76c:	f000 f830 	bl	800e7d0 <_getpid_r>
 800e770:	4622      	mov	r2, r4
 800e772:	4601      	mov	r1, r0
 800e774:	4628      	mov	r0, r5
 800e776:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e77a:	f000 b817 	b.w	800e7ac <_kill_r>
 800e77e:	2b01      	cmp	r3, #1
 800e780:	d00a      	beq.n	800e798 <_raise_r+0x4c>
 800e782:	1c59      	adds	r1, r3, #1
 800e784:	d103      	bne.n	800e78e <_raise_r+0x42>
 800e786:	2316      	movs	r3, #22
 800e788:	6003      	str	r3, [r0, #0]
 800e78a:	2001      	movs	r0, #1
 800e78c:	e7e7      	b.n	800e75e <_raise_r+0x12>
 800e78e:	2100      	movs	r1, #0
 800e790:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e794:	4620      	mov	r0, r4
 800e796:	4798      	blx	r3
 800e798:	2000      	movs	r0, #0
 800e79a:	e7e0      	b.n	800e75e <_raise_r+0x12>

0800e79c <raise>:
 800e79c:	4b02      	ldr	r3, [pc, #8]	@ (800e7a8 <raise+0xc>)
 800e79e:	4601      	mov	r1, r0
 800e7a0:	6818      	ldr	r0, [r3, #0]
 800e7a2:	f7ff bfd3 	b.w	800e74c <_raise_r>
 800e7a6:	bf00      	nop
 800e7a8:	20000240 	.word	0x20000240

0800e7ac <_kill_r>:
 800e7ac:	b538      	push	{r3, r4, r5, lr}
 800e7ae:	4d07      	ldr	r5, [pc, #28]	@ (800e7cc <_kill_r+0x20>)
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	4604      	mov	r4, r0
 800e7b4:	4608      	mov	r0, r1
 800e7b6:	4611      	mov	r1, r2
 800e7b8:	602b      	str	r3, [r5, #0]
 800e7ba:	f7f5 fc43 	bl	8004044 <_kill>
 800e7be:	1c43      	adds	r3, r0, #1
 800e7c0:	d102      	bne.n	800e7c8 <_kill_r+0x1c>
 800e7c2:	682b      	ldr	r3, [r5, #0]
 800e7c4:	b103      	cbz	r3, 800e7c8 <_kill_r+0x1c>
 800e7c6:	6023      	str	r3, [r4, #0]
 800e7c8:	bd38      	pop	{r3, r4, r5, pc}
 800e7ca:	bf00      	nop
 800e7cc:	20006954 	.word	0x20006954

0800e7d0 <_getpid_r>:
 800e7d0:	f7f5 bc30 	b.w	8004034 <_getpid>

0800e7d4 <__swhatbuf_r>:
 800e7d4:	b570      	push	{r4, r5, r6, lr}
 800e7d6:	460c      	mov	r4, r1
 800e7d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7dc:	2900      	cmp	r1, #0
 800e7de:	b096      	sub	sp, #88	@ 0x58
 800e7e0:	4615      	mov	r5, r2
 800e7e2:	461e      	mov	r6, r3
 800e7e4:	da0d      	bge.n	800e802 <__swhatbuf_r+0x2e>
 800e7e6:	89a3      	ldrh	r3, [r4, #12]
 800e7e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e7ec:	f04f 0100 	mov.w	r1, #0
 800e7f0:	bf14      	ite	ne
 800e7f2:	2340      	movne	r3, #64	@ 0x40
 800e7f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e7f8:	2000      	movs	r0, #0
 800e7fa:	6031      	str	r1, [r6, #0]
 800e7fc:	602b      	str	r3, [r5, #0]
 800e7fe:	b016      	add	sp, #88	@ 0x58
 800e800:	bd70      	pop	{r4, r5, r6, pc}
 800e802:	466a      	mov	r2, sp
 800e804:	f000 f848 	bl	800e898 <_fstat_r>
 800e808:	2800      	cmp	r0, #0
 800e80a:	dbec      	blt.n	800e7e6 <__swhatbuf_r+0x12>
 800e80c:	9901      	ldr	r1, [sp, #4]
 800e80e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e812:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e816:	4259      	negs	r1, r3
 800e818:	4159      	adcs	r1, r3
 800e81a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e81e:	e7eb      	b.n	800e7f8 <__swhatbuf_r+0x24>

0800e820 <__smakebuf_r>:
 800e820:	898b      	ldrh	r3, [r1, #12]
 800e822:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e824:	079d      	lsls	r5, r3, #30
 800e826:	4606      	mov	r6, r0
 800e828:	460c      	mov	r4, r1
 800e82a:	d507      	bpl.n	800e83c <__smakebuf_r+0x1c>
 800e82c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e830:	6023      	str	r3, [r4, #0]
 800e832:	6123      	str	r3, [r4, #16]
 800e834:	2301      	movs	r3, #1
 800e836:	6163      	str	r3, [r4, #20]
 800e838:	b003      	add	sp, #12
 800e83a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e83c:	ab01      	add	r3, sp, #4
 800e83e:	466a      	mov	r2, sp
 800e840:	f7ff ffc8 	bl	800e7d4 <__swhatbuf_r>
 800e844:	9f00      	ldr	r7, [sp, #0]
 800e846:	4605      	mov	r5, r0
 800e848:	4639      	mov	r1, r7
 800e84a:	4630      	mov	r0, r6
 800e84c:	f7fd fbc0 	bl	800bfd0 <_malloc_r>
 800e850:	b948      	cbnz	r0, 800e866 <__smakebuf_r+0x46>
 800e852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e856:	059a      	lsls	r2, r3, #22
 800e858:	d4ee      	bmi.n	800e838 <__smakebuf_r+0x18>
 800e85a:	f023 0303 	bic.w	r3, r3, #3
 800e85e:	f043 0302 	orr.w	r3, r3, #2
 800e862:	81a3      	strh	r3, [r4, #12]
 800e864:	e7e2      	b.n	800e82c <__smakebuf_r+0xc>
 800e866:	89a3      	ldrh	r3, [r4, #12]
 800e868:	6020      	str	r0, [r4, #0]
 800e86a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e86e:	81a3      	strh	r3, [r4, #12]
 800e870:	9b01      	ldr	r3, [sp, #4]
 800e872:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e876:	b15b      	cbz	r3, 800e890 <__smakebuf_r+0x70>
 800e878:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e87c:	4630      	mov	r0, r6
 800e87e:	f000 f81d 	bl	800e8bc <_isatty_r>
 800e882:	b128      	cbz	r0, 800e890 <__smakebuf_r+0x70>
 800e884:	89a3      	ldrh	r3, [r4, #12]
 800e886:	f023 0303 	bic.w	r3, r3, #3
 800e88a:	f043 0301 	orr.w	r3, r3, #1
 800e88e:	81a3      	strh	r3, [r4, #12]
 800e890:	89a3      	ldrh	r3, [r4, #12]
 800e892:	431d      	orrs	r5, r3
 800e894:	81a5      	strh	r5, [r4, #12]
 800e896:	e7cf      	b.n	800e838 <__smakebuf_r+0x18>

0800e898 <_fstat_r>:
 800e898:	b538      	push	{r3, r4, r5, lr}
 800e89a:	4d07      	ldr	r5, [pc, #28]	@ (800e8b8 <_fstat_r+0x20>)
 800e89c:	2300      	movs	r3, #0
 800e89e:	4604      	mov	r4, r0
 800e8a0:	4608      	mov	r0, r1
 800e8a2:	4611      	mov	r1, r2
 800e8a4:	602b      	str	r3, [r5, #0]
 800e8a6:	f7f5 fc2d 	bl	8004104 <_fstat>
 800e8aa:	1c43      	adds	r3, r0, #1
 800e8ac:	d102      	bne.n	800e8b4 <_fstat_r+0x1c>
 800e8ae:	682b      	ldr	r3, [r5, #0]
 800e8b0:	b103      	cbz	r3, 800e8b4 <_fstat_r+0x1c>
 800e8b2:	6023      	str	r3, [r4, #0]
 800e8b4:	bd38      	pop	{r3, r4, r5, pc}
 800e8b6:	bf00      	nop
 800e8b8:	20006954 	.word	0x20006954

0800e8bc <_isatty_r>:
 800e8bc:	b538      	push	{r3, r4, r5, lr}
 800e8be:	4d06      	ldr	r5, [pc, #24]	@ (800e8d8 <_isatty_r+0x1c>)
 800e8c0:	2300      	movs	r3, #0
 800e8c2:	4604      	mov	r4, r0
 800e8c4:	4608      	mov	r0, r1
 800e8c6:	602b      	str	r3, [r5, #0]
 800e8c8:	f7f5 fc2c 	bl	8004124 <_isatty>
 800e8cc:	1c43      	adds	r3, r0, #1
 800e8ce:	d102      	bne.n	800e8d6 <_isatty_r+0x1a>
 800e8d0:	682b      	ldr	r3, [r5, #0]
 800e8d2:	b103      	cbz	r3, 800e8d6 <_isatty_r+0x1a>
 800e8d4:	6023      	str	r3, [r4, #0]
 800e8d6:	bd38      	pop	{r3, r4, r5, pc}
 800e8d8:	20006954 	.word	0x20006954

0800e8dc <atan2>:
 800e8dc:	f000 ba5c 	b.w	800ed98 <__ieee754_atan2>

0800e8e0 <fmod>:
 800e8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8e2:	ed2d 8b02 	vpush	{d8}
 800e8e6:	ec57 6b10 	vmov	r6, r7, d0
 800e8ea:	ec55 4b11 	vmov	r4, r5, d1
 800e8ee:	f000 fb19 	bl	800ef24 <__ieee754_fmod>
 800e8f2:	4622      	mov	r2, r4
 800e8f4:	462b      	mov	r3, r5
 800e8f6:	4630      	mov	r0, r6
 800e8f8:	4639      	mov	r1, r7
 800e8fa:	eeb0 8a40 	vmov.f32	s16, s0
 800e8fe:	eef0 8a60 	vmov.f32	s17, s1
 800e902:	f7f2 f93b 	bl	8000b7c <__aeabi_dcmpun>
 800e906:	b990      	cbnz	r0, 800e92e <fmod+0x4e>
 800e908:	2200      	movs	r2, #0
 800e90a:	2300      	movs	r3, #0
 800e90c:	4620      	mov	r0, r4
 800e90e:	4629      	mov	r1, r5
 800e910:	f7f2 f902 	bl	8000b18 <__aeabi_dcmpeq>
 800e914:	b158      	cbz	r0, 800e92e <fmod+0x4e>
 800e916:	f7fc fc59 	bl	800b1cc <__errno>
 800e91a:	2321      	movs	r3, #33	@ 0x21
 800e91c:	6003      	str	r3, [r0, #0]
 800e91e:	2200      	movs	r2, #0
 800e920:	2300      	movs	r3, #0
 800e922:	4610      	mov	r0, r2
 800e924:	4619      	mov	r1, r3
 800e926:	f7f1 ffb9 	bl	800089c <__aeabi_ddiv>
 800e92a:	ec41 0b18 	vmov	d8, r0, r1
 800e92e:	eeb0 0a48 	vmov.f32	s0, s16
 800e932:	eef0 0a68 	vmov.f32	s1, s17
 800e936:	ecbd 8b02 	vpop	{d8}
 800e93a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e93c:	0000      	movs	r0, r0
	...

0800e940 <cos>:
 800e940:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e942:	ec53 2b10 	vmov	r2, r3, d0
 800e946:	4826      	ldr	r0, [pc, #152]	@ (800e9e0 <cos+0xa0>)
 800e948:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e94c:	4281      	cmp	r1, r0
 800e94e:	d806      	bhi.n	800e95e <cos+0x1e>
 800e950:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800e9d8 <cos+0x98>
 800e954:	b005      	add	sp, #20
 800e956:	f85d eb04 	ldr.w	lr, [sp], #4
 800e95a:	f000 b899 	b.w	800ea90 <__kernel_cos>
 800e95e:	4821      	ldr	r0, [pc, #132]	@ (800e9e4 <cos+0xa4>)
 800e960:	4281      	cmp	r1, r0
 800e962:	d908      	bls.n	800e976 <cos+0x36>
 800e964:	4610      	mov	r0, r2
 800e966:	4619      	mov	r1, r3
 800e968:	f7f1 fcb6 	bl	80002d8 <__aeabi_dsub>
 800e96c:	ec41 0b10 	vmov	d0, r0, r1
 800e970:	b005      	add	sp, #20
 800e972:	f85d fb04 	ldr.w	pc, [sp], #4
 800e976:	4668      	mov	r0, sp
 800e978:	f000 fbde 	bl	800f138 <__ieee754_rem_pio2>
 800e97c:	f000 0003 	and.w	r0, r0, #3
 800e980:	2801      	cmp	r0, #1
 800e982:	d00b      	beq.n	800e99c <cos+0x5c>
 800e984:	2802      	cmp	r0, #2
 800e986:	d015      	beq.n	800e9b4 <cos+0x74>
 800e988:	b9d8      	cbnz	r0, 800e9c2 <cos+0x82>
 800e98a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e98e:	ed9d 0b00 	vldr	d0, [sp]
 800e992:	f000 f87d 	bl	800ea90 <__kernel_cos>
 800e996:	ec51 0b10 	vmov	r0, r1, d0
 800e99a:	e7e7      	b.n	800e96c <cos+0x2c>
 800e99c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e9a0:	ed9d 0b00 	vldr	d0, [sp]
 800e9a4:	f000 f93c 	bl	800ec20 <__kernel_sin>
 800e9a8:	ec53 2b10 	vmov	r2, r3, d0
 800e9ac:	4610      	mov	r0, r2
 800e9ae:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e9b2:	e7db      	b.n	800e96c <cos+0x2c>
 800e9b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e9b8:	ed9d 0b00 	vldr	d0, [sp]
 800e9bc:	f000 f868 	bl	800ea90 <__kernel_cos>
 800e9c0:	e7f2      	b.n	800e9a8 <cos+0x68>
 800e9c2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e9c6:	ed9d 0b00 	vldr	d0, [sp]
 800e9ca:	2001      	movs	r0, #1
 800e9cc:	f000 f928 	bl	800ec20 <__kernel_sin>
 800e9d0:	e7e1      	b.n	800e996 <cos+0x56>
 800e9d2:	bf00      	nop
 800e9d4:	f3af 8000 	nop.w
	...
 800e9e0:	3fe921fb 	.word	0x3fe921fb
 800e9e4:	7fefffff 	.word	0x7fefffff

0800e9e8 <sin>:
 800e9e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e9ea:	ec53 2b10 	vmov	r2, r3, d0
 800e9ee:	4826      	ldr	r0, [pc, #152]	@ (800ea88 <sin+0xa0>)
 800e9f0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e9f4:	4281      	cmp	r1, r0
 800e9f6:	d807      	bhi.n	800ea08 <sin+0x20>
 800e9f8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800ea80 <sin+0x98>
 800e9fc:	2000      	movs	r0, #0
 800e9fe:	b005      	add	sp, #20
 800ea00:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea04:	f000 b90c 	b.w	800ec20 <__kernel_sin>
 800ea08:	4820      	ldr	r0, [pc, #128]	@ (800ea8c <sin+0xa4>)
 800ea0a:	4281      	cmp	r1, r0
 800ea0c:	d908      	bls.n	800ea20 <sin+0x38>
 800ea0e:	4610      	mov	r0, r2
 800ea10:	4619      	mov	r1, r3
 800ea12:	f7f1 fc61 	bl	80002d8 <__aeabi_dsub>
 800ea16:	ec41 0b10 	vmov	d0, r0, r1
 800ea1a:	b005      	add	sp, #20
 800ea1c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ea20:	4668      	mov	r0, sp
 800ea22:	f000 fb89 	bl	800f138 <__ieee754_rem_pio2>
 800ea26:	f000 0003 	and.w	r0, r0, #3
 800ea2a:	2801      	cmp	r0, #1
 800ea2c:	d00c      	beq.n	800ea48 <sin+0x60>
 800ea2e:	2802      	cmp	r0, #2
 800ea30:	d011      	beq.n	800ea56 <sin+0x6e>
 800ea32:	b9e8      	cbnz	r0, 800ea70 <sin+0x88>
 800ea34:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ea38:	ed9d 0b00 	vldr	d0, [sp]
 800ea3c:	2001      	movs	r0, #1
 800ea3e:	f000 f8ef 	bl	800ec20 <__kernel_sin>
 800ea42:	ec51 0b10 	vmov	r0, r1, d0
 800ea46:	e7e6      	b.n	800ea16 <sin+0x2e>
 800ea48:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ea4c:	ed9d 0b00 	vldr	d0, [sp]
 800ea50:	f000 f81e 	bl	800ea90 <__kernel_cos>
 800ea54:	e7f5      	b.n	800ea42 <sin+0x5a>
 800ea56:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ea5a:	ed9d 0b00 	vldr	d0, [sp]
 800ea5e:	2001      	movs	r0, #1
 800ea60:	f000 f8de 	bl	800ec20 <__kernel_sin>
 800ea64:	ec53 2b10 	vmov	r2, r3, d0
 800ea68:	4610      	mov	r0, r2
 800ea6a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ea6e:	e7d2      	b.n	800ea16 <sin+0x2e>
 800ea70:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ea74:	ed9d 0b00 	vldr	d0, [sp]
 800ea78:	f000 f80a 	bl	800ea90 <__kernel_cos>
 800ea7c:	e7f2      	b.n	800ea64 <sin+0x7c>
 800ea7e:	bf00      	nop
	...
 800ea88:	3fe921fb 	.word	0x3fe921fb
 800ea8c:	7fefffff 	.word	0x7fefffff

0800ea90 <__kernel_cos>:
 800ea90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea94:	ec57 6b10 	vmov	r6, r7, d0
 800ea98:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ea9c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800eaa0:	ed8d 1b00 	vstr	d1, [sp]
 800eaa4:	d206      	bcs.n	800eab4 <__kernel_cos+0x24>
 800eaa6:	4630      	mov	r0, r6
 800eaa8:	4639      	mov	r1, r7
 800eaaa:	f7f2 f87d 	bl	8000ba8 <__aeabi_d2iz>
 800eaae:	2800      	cmp	r0, #0
 800eab0:	f000 8088 	beq.w	800ebc4 <__kernel_cos+0x134>
 800eab4:	4632      	mov	r2, r6
 800eab6:	463b      	mov	r3, r7
 800eab8:	4630      	mov	r0, r6
 800eaba:	4639      	mov	r1, r7
 800eabc:	f7f1 fdc4 	bl	8000648 <__aeabi_dmul>
 800eac0:	4b51      	ldr	r3, [pc, #324]	@ (800ec08 <__kernel_cos+0x178>)
 800eac2:	2200      	movs	r2, #0
 800eac4:	4604      	mov	r4, r0
 800eac6:	460d      	mov	r5, r1
 800eac8:	f7f1 fdbe 	bl	8000648 <__aeabi_dmul>
 800eacc:	a340      	add	r3, pc, #256	@ (adr r3, 800ebd0 <__kernel_cos+0x140>)
 800eace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ead2:	4682      	mov	sl, r0
 800ead4:	468b      	mov	fp, r1
 800ead6:	4620      	mov	r0, r4
 800ead8:	4629      	mov	r1, r5
 800eada:	f7f1 fdb5 	bl	8000648 <__aeabi_dmul>
 800eade:	a33e      	add	r3, pc, #248	@ (adr r3, 800ebd8 <__kernel_cos+0x148>)
 800eae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eae4:	f7f1 fbfa 	bl	80002dc <__adddf3>
 800eae8:	4622      	mov	r2, r4
 800eaea:	462b      	mov	r3, r5
 800eaec:	f7f1 fdac 	bl	8000648 <__aeabi_dmul>
 800eaf0:	a33b      	add	r3, pc, #236	@ (adr r3, 800ebe0 <__kernel_cos+0x150>)
 800eaf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf6:	f7f1 fbef 	bl	80002d8 <__aeabi_dsub>
 800eafa:	4622      	mov	r2, r4
 800eafc:	462b      	mov	r3, r5
 800eafe:	f7f1 fda3 	bl	8000648 <__aeabi_dmul>
 800eb02:	a339      	add	r3, pc, #228	@ (adr r3, 800ebe8 <__kernel_cos+0x158>)
 800eb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb08:	f7f1 fbe8 	bl	80002dc <__adddf3>
 800eb0c:	4622      	mov	r2, r4
 800eb0e:	462b      	mov	r3, r5
 800eb10:	f7f1 fd9a 	bl	8000648 <__aeabi_dmul>
 800eb14:	a336      	add	r3, pc, #216	@ (adr r3, 800ebf0 <__kernel_cos+0x160>)
 800eb16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb1a:	f7f1 fbdd 	bl	80002d8 <__aeabi_dsub>
 800eb1e:	4622      	mov	r2, r4
 800eb20:	462b      	mov	r3, r5
 800eb22:	f7f1 fd91 	bl	8000648 <__aeabi_dmul>
 800eb26:	a334      	add	r3, pc, #208	@ (adr r3, 800ebf8 <__kernel_cos+0x168>)
 800eb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb2c:	f7f1 fbd6 	bl	80002dc <__adddf3>
 800eb30:	4622      	mov	r2, r4
 800eb32:	462b      	mov	r3, r5
 800eb34:	f7f1 fd88 	bl	8000648 <__aeabi_dmul>
 800eb38:	4622      	mov	r2, r4
 800eb3a:	462b      	mov	r3, r5
 800eb3c:	f7f1 fd84 	bl	8000648 <__aeabi_dmul>
 800eb40:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eb44:	4604      	mov	r4, r0
 800eb46:	460d      	mov	r5, r1
 800eb48:	4630      	mov	r0, r6
 800eb4a:	4639      	mov	r1, r7
 800eb4c:	f7f1 fd7c 	bl	8000648 <__aeabi_dmul>
 800eb50:	460b      	mov	r3, r1
 800eb52:	4602      	mov	r2, r0
 800eb54:	4629      	mov	r1, r5
 800eb56:	4620      	mov	r0, r4
 800eb58:	f7f1 fbbe 	bl	80002d8 <__aeabi_dsub>
 800eb5c:	4b2b      	ldr	r3, [pc, #172]	@ (800ec0c <__kernel_cos+0x17c>)
 800eb5e:	4598      	cmp	r8, r3
 800eb60:	4606      	mov	r6, r0
 800eb62:	460f      	mov	r7, r1
 800eb64:	d810      	bhi.n	800eb88 <__kernel_cos+0xf8>
 800eb66:	4602      	mov	r2, r0
 800eb68:	460b      	mov	r3, r1
 800eb6a:	4650      	mov	r0, sl
 800eb6c:	4659      	mov	r1, fp
 800eb6e:	f7f1 fbb3 	bl	80002d8 <__aeabi_dsub>
 800eb72:	460b      	mov	r3, r1
 800eb74:	4926      	ldr	r1, [pc, #152]	@ (800ec10 <__kernel_cos+0x180>)
 800eb76:	4602      	mov	r2, r0
 800eb78:	2000      	movs	r0, #0
 800eb7a:	f7f1 fbad 	bl	80002d8 <__aeabi_dsub>
 800eb7e:	ec41 0b10 	vmov	d0, r0, r1
 800eb82:	b003      	add	sp, #12
 800eb84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb88:	4b22      	ldr	r3, [pc, #136]	@ (800ec14 <__kernel_cos+0x184>)
 800eb8a:	4921      	ldr	r1, [pc, #132]	@ (800ec10 <__kernel_cos+0x180>)
 800eb8c:	4598      	cmp	r8, r3
 800eb8e:	bf8c      	ite	hi
 800eb90:	4d21      	ldrhi	r5, [pc, #132]	@ (800ec18 <__kernel_cos+0x188>)
 800eb92:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800eb96:	2400      	movs	r4, #0
 800eb98:	4622      	mov	r2, r4
 800eb9a:	462b      	mov	r3, r5
 800eb9c:	2000      	movs	r0, #0
 800eb9e:	f7f1 fb9b 	bl	80002d8 <__aeabi_dsub>
 800eba2:	4622      	mov	r2, r4
 800eba4:	4680      	mov	r8, r0
 800eba6:	4689      	mov	r9, r1
 800eba8:	462b      	mov	r3, r5
 800ebaa:	4650      	mov	r0, sl
 800ebac:	4659      	mov	r1, fp
 800ebae:	f7f1 fb93 	bl	80002d8 <__aeabi_dsub>
 800ebb2:	4632      	mov	r2, r6
 800ebb4:	463b      	mov	r3, r7
 800ebb6:	f7f1 fb8f 	bl	80002d8 <__aeabi_dsub>
 800ebba:	4602      	mov	r2, r0
 800ebbc:	460b      	mov	r3, r1
 800ebbe:	4640      	mov	r0, r8
 800ebc0:	4649      	mov	r1, r9
 800ebc2:	e7da      	b.n	800eb7a <__kernel_cos+0xea>
 800ebc4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800ec00 <__kernel_cos+0x170>
 800ebc8:	e7db      	b.n	800eb82 <__kernel_cos+0xf2>
 800ebca:	bf00      	nop
 800ebcc:	f3af 8000 	nop.w
 800ebd0:	be8838d4 	.word	0xbe8838d4
 800ebd4:	bda8fae9 	.word	0xbda8fae9
 800ebd8:	bdb4b1c4 	.word	0xbdb4b1c4
 800ebdc:	3e21ee9e 	.word	0x3e21ee9e
 800ebe0:	809c52ad 	.word	0x809c52ad
 800ebe4:	3e927e4f 	.word	0x3e927e4f
 800ebe8:	19cb1590 	.word	0x19cb1590
 800ebec:	3efa01a0 	.word	0x3efa01a0
 800ebf0:	16c15177 	.word	0x16c15177
 800ebf4:	3f56c16c 	.word	0x3f56c16c
 800ebf8:	5555554c 	.word	0x5555554c
 800ebfc:	3fa55555 	.word	0x3fa55555
 800ec00:	00000000 	.word	0x00000000
 800ec04:	3ff00000 	.word	0x3ff00000
 800ec08:	3fe00000 	.word	0x3fe00000
 800ec0c:	3fd33332 	.word	0x3fd33332
 800ec10:	3ff00000 	.word	0x3ff00000
 800ec14:	3fe90000 	.word	0x3fe90000
 800ec18:	3fd20000 	.word	0x3fd20000
 800ec1c:	00000000 	.word	0x00000000

0800ec20 <__kernel_sin>:
 800ec20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec24:	ec55 4b10 	vmov	r4, r5, d0
 800ec28:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ec2c:	b085      	sub	sp, #20
 800ec2e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800ec32:	ed8d 1b02 	vstr	d1, [sp, #8]
 800ec36:	4680      	mov	r8, r0
 800ec38:	d205      	bcs.n	800ec46 <__kernel_sin+0x26>
 800ec3a:	4620      	mov	r0, r4
 800ec3c:	4629      	mov	r1, r5
 800ec3e:	f7f1 ffb3 	bl	8000ba8 <__aeabi_d2iz>
 800ec42:	2800      	cmp	r0, #0
 800ec44:	d052      	beq.n	800ecec <__kernel_sin+0xcc>
 800ec46:	4622      	mov	r2, r4
 800ec48:	462b      	mov	r3, r5
 800ec4a:	4620      	mov	r0, r4
 800ec4c:	4629      	mov	r1, r5
 800ec4e:	f7f1 fcfb 	bl	8000648 <__aeabi_dmul>
 800ec52:	4682      	mov	sl, r0
 800ec54:	468b      	mov	fp, r1
 800ec56:	4602      	mov	r2, r0
 800ec58:	460b      	mov	r3, r1
 800ec5a:	4620      	mov	r0, r4
 800ec5c:	4629      	mov	r1, r5
 800ec5e:	f7f1 fcf3 	bl	8000648 <__aeabi_dmul>
 800ec62:	a342      	add	r3, pc, #264	@ (adr r3, 800ed6c <__kernel_sin+0x14c>)
 800ec64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec68:	e9cd 0100 	strd	r0, r1, [sp]
 800ec6c:	4650      	mov	r0, sl
 800ec6e:	4659      	mov	r1, fp
 800ec70:	f7f1 fcea 	bl	8000648 <__aeabi_dmul>
 800ec74:	a33f      	add	r3, pc, #252	@ (adr r3, 800ed74 <__kernel_sin+0x154>)
 800ec76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec7a:	f7f1 fb2d 	bl	80002d8 <__aeabi_dsub>
 800ec7e:	4652      	mov	r2, sl
 800ec80:	465b      	mov	r3, fp
 800ec82:	f7f1 fce1 	bl	8000648 <__aeabi_dmul>
 800ec86:	a33d      	add	r3, pc, #244	@ (adr r3, 800ed7c <__kernel_sin+0x15c>)
 800ec88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec8c:	f7f1 fb26 	bl	80002dc <__adddf3>
 800ec90:	4652      	mov	r2, sl
 800ec92:	465b      	mov	r3, fp
 800ec94:	f7f1 fcd8 	bl	8000648 <__aeabi_dmul>
 800ec98:	a33a      	add	r3, pc, #232	@ (adr r3, 800ed84 <__kernel_sin+0x164>)
 800ec9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec9e:	f7f1 fb1b 	bl	80002d8 <__aeabi_dsub>
 800eca2:	4652      	mov	r2, sl
 800eca4:	465b      	mov	r3, fp
 800eca6:	f7f1 fccf 	bl	8000648 <__aeabi_dmul>
 800ecaa:	a338      	add	r3, pc, #224	@ (adr r3, 800ed8c <__kernel_sin+0x16c>)
 800ecac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecb0:	f7f1 fb14 	bl	80002dc <__adddf3>
 800ecb4:	4606      	mov	r6, r0
 800ecb6:	460f      	mov	r7, r1
 800ecb8:	f1b8 0f00 	cmp.w	r8, #0
 800ecbc:	d11b      	bne.n	800ecf6 <__kernel_sin+0xd6>
 800ecbe:	4602      	mov	r2, r0
 800ecc0:	460b      	mov	r3, r1
 800ecc2:	4650      	mov	r0, sl
 800ecc4:	4659      	mov	r1, fp
 800ecc6:	f7f1 fcbf 	bl	8000648 <__aeabi_dmul>
 800ecca:	a325      	add	r3, pc, #148	@ (adr r3, 800ed60 <__kernel_sin+0x140>)
 800eccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecd0:	f7f1 fb02 	bl	80002d8 <__aeabi_dsub>
 800ecd4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ecd8:	f7f1 fcb6 	bl	8000648 <__aeabi_dmul>
 800ecdc:	4602      	mov	r2, r0
 800ecde:	460b      	mov	r3, r1
 800ece0:	4620      	mov	r0, r4
 800ece2:	4629      	mov	r1, r5
 800ece4:	f7f1 fafa 	bl	80002dc <__adddf3>
 800ece8:	4604      	mov	r4, r0
 800ecea:	460d      	mov	r5, r1
 800ecec:	ec45 4b10 	vmov	d0, r4, r5
 800ecf0:	b005      	add	sp, #20
 800ecf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ecfa:	4b1b      	ldr	r3, [pc, #108]	@ (800ed68 <__kernel_sin+0x148>)
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	f7f1 fca3 	bl	8000648 <__aeabi_dmul>
 800ed02:	4632      	mov	r2, r6
 800ed04:	4680      	mov	r8, r0
 800ed06:	4689      	mov	r9, r1
 800ed08:	463b      	mov	r3, r7
 800ed0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed0e:	f7f1 fc9b 	bl	8000648 <__aeabi_dmul>
 800ed12:	4602      	mov	r2, r0
 800ed14:	460b      	mov	r3, r1
 800ed16:	4640      	mov	r0, r8
 800ed18:	4649      	mov	r1, r9
 800ed1a:	f7f1 fadd 	bl	80002d8 <__aeabi_dsub>
 800ed1e:	4652      	mov	r2, sl
 800ed20:	465b      	mov	r3, fp
 800ed22:	f7f1 fc91 	bl	8000648 <__aeabi_dmul>
 800ed26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ed2a:	f7f1 fad5 	bl	80002d8 <__aeabi_dsub>
 800ed2e:	a30c      	add	r3, pc, #48	@ (adr r3, 800ed60 <__kernel_sin+0x140>)
 800ed30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed34:	4606      	mov	r6, r0
 800ed36:	460f      	mov	r7, r1
 800ed38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed3c:	f7f1 fc84 	bl	8000648 <__aeabi_dmul>
 800ed40:	4602      	mov	r2, r0
 800ed42:	460b      	mov	r3, r1
 800ed44:	4630      	mov	r0, r6
 800ed46:	4639      	mov	r1, r7
 800ed48:	f7f1 fac8 	bl	80002dc <__adddf3>
 800ed4c:	4602      	mov	r2, r0
 800ed4e:	460b      	mov	r3, r1
 800ed50:	4620      	mov	r0, r4
 800ed52:	4629      	mov	r1, r5
 800ed54:	f7f1 fac0 	bl	80002d8 <__aeabi_dsub>
 800ed58:	e7c6      	b.n	800ece8 <__kernel_sin+0xc8>
 800ed5a:	bf00      	nop
 800ed5c:	f3af 8000 	nop.w
 800ed60:	55555549 	.word	0x55555549
 800ed64:	3fc55555 	.word	0x3fc55555
 800ed68:	3fe00000 	.word	0x3fe00000
 800ed6c:	5acfd57c 	.word	0x5acfd57c
 800ed70:	3de5d93a 	.word	0x3de5d93a
 800ed74:	8a2b9ceb 	.word	0x8a2b9ceb
 800ed78:	3e5ae5e6 	.word	0x3e5ae5e6
 800ed7c:	57b1fe7d 	.word	0x57b1fe7d
 800ed80:	3ec71de3 	.word	0x3ec71de3
 800ed84:	19c161d5 	.word	0x19c161d5
 800ed88:	3f2a01a0 	.word	0x3f2a01a0
 800ed8c:	1110f8a6 	.word	0x1110f8a6
 800ed90:	3f811111 	.word	0x3f811111
 800ed94:	00000000 	.word	0x00000000

0800ed98 <__ieee754_atan2>:
 800ed98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed9c:	ec57 6b11 	vmov	r6, r7, d1
 800eda0:	4273      	negs	r3, r6
 800eda2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800ef20 <__ieee754_atan2+0x188>
 800eda6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800edaa:	4333      	orrs	r3, r6
 800edac:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800edb0:	4543      	cmp	r3, r8
 800edb2:	ec51 0b10 	vmov	r0, r1, d0
 800edb6:	4635      	mov	r5, r6
 800edb8:	d809      	bhi.n	800edce <__ieee754_atan2+0x36>
 800edba:	4244      	negs	r4, r0
 800edbc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800edc0:	4304      	orrs	r4, r0
 800edc2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800edc6:	4544      	cmp	r4, r8
 800edc8:	468e      	mov	lr, r1
 800edca:	4681      	mov	r9, r0
 800edcc:	d907      	bls.n	800edde <__ieee754_atan2+0x46>
 800edce:	4632      	mov	r2, r6
 800edd0:	463b      	mov	r3, r7
 800edd2:	f7f1 fa83 	bl	80002dc <__adddf3>
 800edd6:	ec41 0b10 	vmov	d0, r0, r1
 800edda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edde:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800ede2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800ede6:	4334      	orrs	r4, r6
 800ede8:	d103      	bne.n	800edf2 <__ieee754_atan2+0x5a>
 800edea:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800edee:	f000 bb9f 	b.w	800f530 <atan>
 800edf2:	17bc      	asrs	r4, r7, #30
 800edf4:	f004 0402 	and.w	r4, r4, #2
 800edf8:	ea53 0909 	orrs.w	r9, r3, r9
 800edfc:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800ee00:	d107      	bne.n	800ee12 <__ieee754_atan2+0x7a>
 800ee02:	2c02      	cmp	r4, #2
 800ee04:	d05f      	beq.n	800eec6 <__ieee754_atan2+0x12e>
 800ee06:	2c03      	cmp	r4, #3
 800ee08:	d1e5      	bne.n	800edd6 <__ieee754_atan2+0x3e>
 800ee0a:	a143      	add	r1, pc, #268	@ (adr r1, 800ef18 <__ieee754_atan2+0x180>)
 800ee0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee10:	e7e1      	b.n	800edd6 <__ieee754_atan2+0x3e>
 800ee12:	4315      	orrs	r5, r2
 800ee14:	d106      	bne.n	800ee24 <__ieee754_atan2+0x8c>
 800ee16:	f1be 0f00 	cmp.w	lr, #0
 800ee1a:	db5f      	blt.n	800eedc <__ieee754_atan2+0x144>
 800ee1c:	a136      	add	r1, pc, #216	@ (adr r1, 800eef8 <__ieee754_atan2+0x160>)
 800ee1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee22:	e7d8      	b.n	800edd6 <__ieee754_atan2+0x3e>
 800ee24:	4542      	cmp	r2, r8
 800ee26:	d10f      	bne.n	800ee48 <__ieee754_atan2+0xb0>
 800ee28:	4293      	cmp	r3, r2
 800ee2a:	f104 34ff 	add.w	r4, r4, #4294967295
 800ee2e:	d107      	bne.n	800ee40 <__ieee754_atan2+0xa8>
 800ee30:	2c02      	cmp	r4, #2
 800ee32:	d84c      	bhi.n	800eece <__ieee754_atan2+0x136>
 800ee34:	4b36      	ldr	r3, [pc, #216]	@ (800ef10 <__ieee754_atan2+0x178>)
 800ee36:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ee3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ee3e:	e7ca      	b.n	800edd6 <__ieee754_atan2+0x3e>
 800ee40:	2c02      	cmp	r4, #2
 800ee42:	d848      	bhi.n	800eed6 <__ieee754_atan2+0x13e>
 800ee44:	4b33      	ldr	r3, [pc, #204]	@ (800ef14 <__ieee754_atan2+0x17c>)
 800ee46:	e7f6      	b.n	800ee36 <__ieee754_atan2+0x9e>
 800ee48:	4543      	cmp	r3, r8
 800ee4a:	d0e4      	beq.n	800ee16 <__ieee754_atan2+0x7e>
 800ee4c:	1a9b      	subs	r3, r3, r2
 800ee4e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800ee52:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ee56:	da1e      	bge.n	800ee96 <__ieee754_atan2+0xfe>
 800ee58:	2f00      	cmp	r7, #0
 800ee5a:	da01      	bge.n	800ee60 <__ieee754_atan2+0xc8>
 800ee5c:	323c      	adds	r2, #60	@ 0x3c
 800ee5e:	db1e      	blt.n	800ee9e <__ieee754_atan2+0x106>
 800ee60:	4632      	mov	r2, r6
 800ee62:	463b      	mov	r3, r7
 800ee64:	f7f1 fd1a 	bl	800089c <__aeabi_ddiv>
 800ee68:	ec41 0b10 	vmov	d0, r0, r1
 800ee6c:	f000 fcf8 	bl	800f860 <fabs>
 800ee70:	f000 fb5e 	bl	800f530 <atan>
 800ee74:	ec51 0b10 	vmov	r0, r1, d0
 800ee78:	2c01      	cmp	r4, #1
 800ee7a:	d013      	beq.n	800eea4 <__ieee754_atan2+0x10c>
 800ee7c:	2c02      	cmp	r4, #2
 800ee7e:	d015      	beq.n	800eeac <__ieee754_atan2+0x114>
 800ee80:	2c00      	cmp	r4, #0
 800ee82:	d0a8      	beq.n	800edd6 <__ieee754_atan2+0x3e>
 800ee84:	a318      	add	r3, pc, #96	@ (adr r3, 800eee8 <__ieee754_atan2+0x150>)
 800ee86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee8a:	f7f1 fa25 	bl	80002d8 <__aeabi_dsub>
 800ee8e:	a318      	add	r3, pc, #96	@ (adr r3, 800eef0 <__ieee754_atan2+0x158>)
 800ee90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee94:	e014      	b.n	800eec0 <__ieee754_atan2+0x128>
 800ee96:	a118      	add	r1, pc, #96	@ (adr r1, 800eef8 <__ieee754_atan2+0x160>)
 800ee98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee9c:	e7ec      	b.n	800ee78 <__ieee754_atan2+0xe0>
 800ee9e:	2000      	movs	r0, #0
 800eea0:	2100      	movs	r1, #0
 800eea2:	e7e9      	b.n	800ee78 <__ieee754_atan2+0xe0>
 800eea4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eea8:	4619      	mov	r1, r3
 800eeaa:	e794      	b.n	800edd6 <__ieee754_atan2+0x3e>
 800eeac:	a30e      	add	r3, pc, #56	@ (adr r3, 800eee8 <__ieee754_atan2+0x150>)
 800eeae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeb2:	f7f1 fa11 	bl	80002d8 <__aeabi_dsub>
 800eeb6:	4602      	mov	r2, r0
 800eeb8:	460b      	mov	r3, r1
 800eeba:	a10d      	add	r1, pc, #52	@ (adr r1, 800eef0 <__ieee754_atan2+0x158>)
 800eebc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eec0:	f7f1 fa0a 	bl	80002d8 <__aeabi_dsub>
 800eec4:	e787      	b.n	800edd6 <__ieee754_atan2+0x3e>
 800eec6:	a10a      	add	r1, pc, #40	@ (adr r1, 800eef0 <__ieee754_atan2+0x158>)
 800eec8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eecc:	e783      	b.n	800edd6 <__ieee754_atan2+0x3e>
 800eece:	a10c      	add	r1, pc, #48	@ (adr r1, 800ef00 <__ieee754_atan2+0x168>)
 800eed0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eed4:	e77f      	b.n	800edd6 <__ieee754_atan2+0x3e>
 800eed6:	2000      	movs	r0, #0
 800eed8:	2100      	movs	r1, #0
 800eeda:	e77c      	b.n	800edd6 <__ieee754_atan2+0x3e>
 800eedc:	a10a      	add	r1, pc, #40	@ (adr r1, 800ef08 <__ieee754_atan2+0x170>)
 800eede:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eee2:	e778      	b.n	800edd6 <__ieee754_atan2+0x3e>
 800eee4:	f3af 8000 	nop.w
 800eee8:	33145c07 	.word	0x33145c07
 800eeec:	3ca1a626 	.word	0x3ca1a626
 800eef0:	54442d18 	.word	0x54442d18
 800eef4:	400921fb 	.word	0x400921fb
 800eef8:	54442d18 	.word	0x54442d18
 800eefc:	3ff921fb 	.word	0x3ff921fb
 800ef00:	54442d18 	.word	0x54442d18
 800ef04:	3fe921fb 	.word	0x3fe921fb
 800ef08:	54442d18 	.word	0x54442d18
 800ef0c:	bff921fb 	.word	0xbff921fb
 800ef10:	080105c0 	.word	0x080105c0
 800ef14:	080105a8 	.word	0x080105a8
 800ef18:	54442d18 	.word	0x54442d18
 800ef1c:	c00921fb 	.word	0xc00921fb
 800ef20:	7ff00000 	.word	0x7ff00000

0800ef24 <__ieee754_fmod>:
 800ef24:	ec53 2b11 	vmov	r2, r3, d1
 800ef28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef2c:	f023 4800 	bic.w	r8, r3, #2147483648	@ 0x80000000
 800ef30:	ea52 0408 	orrs.w	r4, r2, r8
 800ef34:	ec51 0b10 	vmov	r0, r1, d0
 800ef38:	461e      	mov	r6, r3
 800ef3a:	4696      	mov	lr, r2
 800ef3c:	4694      	mov	ip, r2
 800ef3e:	d00c      	beq.n	800ef5a <__ieee754_fmod+0x36>
 800ef40:	4d76      	ldr	r5, [pc, #472]	@ (800f11c <__ieee754_fmod+0x1f8>)
 800ef42:	f021 4900 	bic.w	r9, r1, #2147483648	@ 0x80000000
 800ef46:	45a9      	cmp	r9, r5
 800ef48:	460c      	mov	r4, r1
 800ef4a:	d806      	bhi.n	800ef5a <__ieee754_fmod+0x36>
 800ef4c:	4255      	negs	r5, r2
 800ef4e:	4f74      	ldr	r7, [pc, #464]	@ (800f120 <__ieee754_fmod+0x1fc>)
 800ef50:	4315      	orrs	r5, r2
 800ef52:	ea48 75d5 	orr.w	r5, r8, r5, lsr #31
 800ef56:	42bd      	cmp	r5, r7
 800ef58:	d909      	bls.n	800ef6e <__ieee754_fmod+0x4a>
 800ef5a:	f7f1 fb75 	bl	8000648 <__aeabi_dmul>
 800ef5e:	4602      	mov	r2, r0
 800ef60:	460b      	mov	r3, r1
 800ef62:	f7f1 fc9b 	bl	800089c <__aeabi_ddiv>
 800ef66:	ec41 0b10 	vmov	d0, r0, r1
 800ef6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef6e:	45c1      	cmp	r9, r8
 800ef70:	4682      	mov	sl, r0
 800ef72:	4607      	mov	r7, r0
 800ef74:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800ef78:	dc09      	bgt.n	800ef8e <__ieee754_fmod+0x6a>
 800ef7a:	dbf4      	blt.n	800ef66 <__ieee754_fmod+0x42>
 800ef7c:	4282      	cmp	r2, r0
 800ef7e:	d8f2      	bhi.n	800ef66 <__ieee754_fmod+0x42>
 800ef80:	d105      	bne.n	800ef8e <__ieee754_fmod+0x6a>
 800ef82:	4b68      	ldr	r3, [pc, #416]	@ (800f124 <__ieee754_fmod+0x200>)
 800ef84:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800ef88:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ef8c:	e7eb      	b.n	800ef66 <__ieee754_fmod+0x42>
 800ef8e:	4964      	ldr	r1, [pc, #400]	@ (800f120 <__ieee754_fmod+0x1fc>)
 800ef90:	420c      	tst	r4, r1
 800ef92:	d148      	bne.n	800f026 <__ieee754_fmod+0x102>
 800ef94:	f1b9 0f00 	cmp.w	r9, #0
 800ef98:	d13d      	bne.n	800f016 <__ieee754_fmod+0xf2>
 800ef9a:	4a63      	ldr	r2, [pc, #396]	@ (800f128 <__ieee754_fmod+0x204>)
 800ef9c:	4653      	mov	r3, sl
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	dc36      	bgt.n	800f010 <__ieee754_fmod+0xec>
 800efa2:	420e      	tst	r6, r1
 800efa4:	d14f      	bne.n	800f046 <__ieee754_fmod+0x122>
 800efa6:	f1b8 0f00 	cmp.w	r8, #0
 800efaa:	d144      	bne.n	800f036 <__ieee754_fmod+0x112>
 800efac:	4b5e      	ldr	r3, [pc, #376]	@ (800f128 <__ieee754_fmod+0x204>)
 800efae:	4671      	mov	r1, lr
 800efb0:	2900      	cmp	r1, #0
 800efb2:	dc3d      	bgt.n	800f030 <__ieee754_fmod+0x10c>
 800efb4:	485d      	ldr	r0, [pc, #372]	@ (800f12c <__ieee754_fmod+0x208>)
 800efb6:	4282      	cmp	r2, r0
 800efb8:	db4a      	blt.n	800f050 <__ieee754_fmod+0x12c>
 800efba:	f3c4 0113 	ubfx	r1, r4, #0, #20
 800efbe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800efc2:	485a      	ldr	r0, [pc, #360]	@ (800f12c <__ieee754_fmod+0x208>)
 800efc4:	4283      	cmp	r3, r0
 800efc6:	db57      	blt.n	800f078 <__ieee754_fmod+0x154>
 800efc8:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800efcc:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 800efd0:	1ad0      	subs	r0, r2, r3
 800efd2:	1b8a      	subs	r2, r1, r6
 800efd4:	eba7 040c 	sub.w	r4, r7, ip
 800efd8:	2800      	cmp	r0, #0
 800efda:	d162      	bne.n	800f0a2 <__ieee754_fmod+0x17e>
 800efdc:	4567      	cmp	r7, ip
 800efde:	bf38      	it	cc
 800efe0:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800efe4:	2a00      	cmp	r2, #0
 800efe6:	bfbc      	itt	lt
 800efe8:	463c      	movlt	r4, r7
 800efea:	460a      	movlt	r2, r1
 800efec:	ea52 0104 	orrs.w	r1, r2, r4
 800eff0:	d0c7      	beq.n	800ef82 <__ieee754_fmod+0x5e>
 800eff2:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 800eff6:	db69      	blt.n	800f0cc <__ieee754_fmod+0x1a8>
 800eff8:	494c      	ldr	r1, [pc, #304]	@ (800f12c <__ieee754_fmod+0x208>)
 800effa:	428b      	cmp	r3, r1
 800effc:	db6c      	blt.n	800f0d8 <__ieee754_fmod+0x1b4>
 800effe:	f5a2 1280 	sub.w	r2, r2, #1048576	@ 0x100000
 800f002:	432a      	orrs	r2, r5
 800f004:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800f008:	ea42 5103 	orr.w	r1, r2, r3, lsl #20
 800f00c:	4620      	mov	r0, r4
 800f00e:	e7aa      	b.n	800ef66 <__ieee754_fmod+0x42>
 800f010:	3a01      	subs	r2, #1
 800f012:	005b      	lsls	r3, r3, #1
 800f014:	e7c3      	b.n	800ef9e <__ieee754_fmod+0x7a>
 800f016:	4a45      	ldr	r2, [pc, #276]	@ (800f12c <__ieee754_fmod+0x208>)
 800f018:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	ddc0      	ble.n	800efa2 <__ieee754_fmod+0x7e>
 800f020:	3a01      	subs	r2, #1
 800f022:	005b      	lsls	r3, r3, #1
 800f024:	e7fa      	b.n	800f01c <__ieee754_fmod+0xf8>
 800f026:	ea4f 5229 	mov.w	r2, r9, asr #20
 800f02a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800f02e:	e7b8      	b.n	800efa2 <__ieee754_fmod+0x7e>
 800f030:	3b01      	subs	r3, #1
 800f032:	0049      	lsls	r1, r1, #1
 800f034:	e7bc      	b.n	800efb0 <__ieee754_fmod+0x8c>
 800f036:	4b3d      	ldr	r3, [pc, #244]	@ (800f12c <__ieee754_fmod+0x208>)
 800f038:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 800f03c:	2900      	cmp	r1, #0
 800f03e:	ddb9      	ble.n	800efb4 <__ieee754_fmod+0x90>
 800f040:	3b01      	subs	r3, #1
 800f042:	0049      	lsls	r1, r1, #1
 800f044:	e7fa      	b.n	800f03c <__ieee754_fmod+0x118>
 800f046:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f04a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800f04e:	e7b1      	b.n	800efb4 <__ieee754_fmod+0x90>
 800f050:	1a80      	subs	r0, r0, r2
 800f052:	281f      	cmp	r0, #31
 800f054:	dc0a      	bgt.n	800f06c <__ieee754_fmod+0x148>
 800f056:	f202 411e 	addw	r1, r2, #1054	@ 0x41e
 800f05a:	fa09 f900 	lsl.w	r9, r9, r0
 800f05e:	fa2a f101 	lsr.w	r1, sl, r1
 800f062:	ea41 0109 	orr.w	r1, r1, r9
 800f066:	fa0a f700 	lsl.w	r7, sl, r0
 800f06a:	e7aa      	b.n	800efc2 <__ieee754_fmod+0x9e>
 800f06c:	4930      	ldr	r1, [pc, #192]	@ (800f130 <__ieee754_fmod+0x20c>)
 800f06e:	1a89      	subs	r1, r1, r2
 800f070:	fa0a f101 	lsl.w	r1, sl, r1
 800f074:	2700      	movs	r7, #0
 800f076:	e7a4      	b.n	800efc2 <__ieee754_fmod+0x9e>
 800f078:	1ac0      	subs	r0, r0, r3
 800f07a:	281f      	cmp	r0, #31
 800f07c:	dc0a      	bgt.n	800f094 <__ieee754_fmod+0x170>
 800f07e:	f203 461e 	addw	r6, r3, #1054	@ 0x41e
 800f082:	fa08 f800 	lsl.w	r8, r8, r0
 800f086:	fa2e f606 	lsr.w	r6, lr, r6
 800f08a:	ea46 0608 	orr.w	r6, r6, r8
 800f08e:	fa0e fc00 	lsl.w	ip, lr, r0
 800f092:	e79d      	b.n	800efd0 <__ieee754_fmod+0xac>
 800f094:	4e26      	ldr	r6, [pc, #152]	@ (800f130 <__ieee754_fmod+0x20c>)
 800f096:	1af6      	subs	r6, r6, r3
 800f098:	fa0e f606 	lsl.w	r6, lr, r6
 800f09c:	f04f 0c00 	mov.w	ip, #0
 800f0a0:	e796      	b.n	800efd0 <__ieee754_fmod+0xac>
 800f0a2:	4567      	cmp	r7, ip
 800f0a4:	bf38      	it	cc
 800f0a6:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800f0aa:	2a00      	cmp	r2, #0
 800f0ac:	da05      	bge.n	800f0ba <__ieee754_fmod+0x196>
 800f0ae:	0ffa      	lsrs	r2, r7, #31
 800f0b0:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800f0b4:	007f      	lsls	r7, r7, #1
 800f0b6:	3801      	subs	r0, #1
 800f0b8:	e78b      	b.n	800efd2 <__ieee754_fmod+0xae>
 800f0ba:	ea52 0104 	orrs.w	r1, r2, r4
 800f0be:	f43f af60 	beq.w	800ef82 <__ieee754_fmod+0x5e>
 800f0c2:	0fe1      	lsrs	r1, r4, #31
 800f0c4:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800f0c8:	0067      	lsls	r7, r4, #1
 800f0ca:	e7f4      	b.n	800f0b6 <__ieee754_fmod+0x192>
 800f0cc:	0fe1      	lsrs	r1, r4, #31
 800f0ce:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800f0d2:	0064      	lsls	r4, r4, #1
 800f0d4:	3b01      	subs	r3, #1
 800f0d6:	e78c      	b.n	800eff2 <__ieee754_fmod+0xce>
 800f0d8:	1ac9      	subs	r1, r1, r3
 800f0da:	2914      	cmp	r1, #20
 800f0dc:	dc0a      	bgt.n	800f0f4 <__ieee754_fmod+0x1d0>
 800f0de:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 800f0e2:	fa02 f303 	lsl.w	r3, r2, r3
 800f0e6:	40cc      	lsrs	r4, r1
 800f0e8:	4323      	orrs	r3, r4
 800f0ea:	410a      	asrs	r2, r1
 800f0ec:	ea42 0105 	orr.w	r1, r2, r5
 800f0f0:	4618      	mov	r0, r3
 800f0f2:	e738      	b.n	800ef66 <__ieee754_fmod+0x42>
 800f0f4:	291f      	cmp	r1, #31
 800f0f6:	dc07      	bgt.n	800f108 <__ieee754_fmod+0x1e4>
 800f0f8:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 800f0fc:	40cc      	lsrs	r4, r1
 800f0fe:	fa02 f303 	lsl.w	r3, r2, r3
 800f102:	4323      	orrs	r3, r4
 800f104:	462a      	mov	r2, r5
 800f106:	e7f1      	b.n	800f0ec <__ieee754_fmod+0x1c8>
 800f108:	f1c3 437f 	rsb	r3, r3, #4278190080	@ 0xff000000
 800f10c:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 800f110:	f503 437b 	add.w	r3, r3, #64256	@ 0xfb00
 800f114:	33e2      	adds	r3, #226	@ 0xe2
 800f116:	fa42 f303 	asr.w	r3, r2, r3
 800f11a:	e7f3      	b.n	800f104 <__ieee754_fmod+0x1e0>
 800f11c:	7fefffff 	.word	0x7fefffff
 800f120:	7ff00000 	.word	0x7ff00000
 800f124:	080105d8 	.word	0x080105d8
 800f128:	fffffbed 	.word	0xfffffbed
 800f12c:	fffffc02 	.word	0xfffffc02
 800f130:	fffffbe2 	.word	0xfffffbe2
 800f134:	00000000 	.word	0x00000000

0800f138 <__ieee754_rem_pio2>:
 800f138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f13c:	ec57 6b10 	vmov	r6, r7, d0
 800f140:	4bc5      	ldr	r3, [pc, #788]	@ (800f458 <__ieee754_rem_pio2+0x320>)
 800f142:	b08d      	sub	sp, #52	@ 0x34
 800f144:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800f148:	4598      	cmp	r8, r3
 800f14a:	4604      	mov	r4, r0
 800f14c:	9704      	str	r7, [sp, #16]
 800f14e:	d807      	bhi.n	800f160 <__ieee754_rem_pio2+0x28>
 800f150:	2200      	movs	r2, #0
 800f152:	2300      	movs	r3, #0
 800f154:	ed80 0b00 	vstr	d0, [r0]
 800f158:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f15c:	2500      	movs	r5, #0
 800f15e:	e028      	b.n	800f1b2 <__ieee754_rem_pio2+0x7a>
 800f160:	4bbe      	ldr	r3, [pc, #760]	@ (800f45c <__ieee754_rem_pio2+0x324>)
 800f162:	4598      	cmp	r8, r3
 800f164:	d878      	bhi.n	800f258 <__ieee754_rem_pio2+0x120>
 800f166:	9b04      	ldr	r3, [sp, #16]
 800f168:	4dbd      	ldr	r5, [pc, #756]	@ (800f460 <__ieee754_rem_pio2+0x328>)
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	4630      	mov	r0, r6
 800f16e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800f420 <__ieee754_rem_pio2+0x2e8>)
 800f170:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f174:	4639      	mov	r1, r7
 800f176:	dd38      	ble.n	800f1ea <__ieee754_rem_pio2+0xb2>
 800f178:	f7f1 f8ae 	bl	80002d8 <__aeabi_dsub>
 800f17c:	45a8      	cmp	r8, r5
 800f17e:	4606      	mov	r6, r0
 800f180:	460f      	mov	r7, r1
 800f182:	d01a      	beq.n	800f1ba <__ieee754_rem_pio2+0x82>
 800f184:	a3a8      	add	r3, pc, #672	@ (adr r3, 800f428 <__ieee754_rem_pio2+0x2f0>)
 800f186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18a:	f7f1 f8a5 	bl	80002d8 <__aeabi_dsub>
 800f18e:	4602      	mov	r2, r0
 800f190:	460b      	mov	r3, r1
 800f192:	4680      	mov	r8, r0
 800f194:	4689      	mov	r9, r1
 800f196:	4630      	mov	r0, r6
 800f198:	4639      	mov	r1, r7
 800f19a:	f7f1 f89d 	bl	80002d8 <__aeabi_dsub>
 800f19e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800f428 <__ieee754_rem_pio2+0x2f0>)
 800f1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a4:	f7f1 f898 	bl	80002d8 <__aeabi_dsub>
 800f1a8:	e9c4 8900 	strd	r8, r9, [r4]
 800f1ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f1b0:	2501      	movs	r5, #1
 800f1b2:	4628      	mov	r0, r5
 800f1b4:	b00d      	add	sp, #52	@ 0x34
 800f1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1ba:	a39d      	add	r3, pc, #628	@ (adr r3, 800f430 <__ieee754_rem_pio2+0x2f8>)
 800f1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c0:	f7f1 f88a 	bl	80002d8 <__aeabi_dsub>
 800f1c4:	a39c      	add	r3, pc, #624	@ (adr r3, 800f438 <__ieee754_rem_pio2+0x300>)
 800f1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ca:	4606      	mov	r6, r0
 800f1cc:	460f      	mov	r7, r1
 800f1ce:	f7f1 f883 	bl	80002d8 <__aeabi_dsub>
 800f1d2:	4602      	mov	r2, r0
 800f1d4:	460b      	mov	r3, r1
 800f1d6:	4680      	mov	r8, r0
 800f1d8:	4689      	mov	r9, r1
 800f1da:	4630      	mov	r0, r6
 800f1dc:	4639      	mov	r1, r7
 800f1de:	f7f1 f87b 	bl	80002d8 <__aeabi_dsub>
 800f1e2:	a395      	add	r3, pc, #596	@ (adr r3, 800f438 <__ieee754_rem_pio2+0x300>)
 800f1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1e8:	e7dc      	b.n	800f1a4 <__ieee754_rem_pio2+0x6c>
 800f1ea:	f7f1 f877 	bl	80002dc <__adddf3>
 800f1ee:	45a8      	cmp	r8, r5
 800f1f0:	4606      	mov	r6, r0
 800f1f2:	460f      	mov	r7, r1
 800f1f4:	d018      	beq.n	800f228 <__ieee754_rem_pio2+0xf0>
 800f1f6:	a38c      	add	r3, pc, #560	@ (adr r3, 800f428 <__ieee754_rem_pio2+0x2f0>)
 800f1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1fc:	f7f1 f86e 	bl	80002dc <__adddf3>
 800f200:	4602      	mov	r2, r0
 800f202:	460b      	mov	r3, r1
 800f204:	4680      	mov	r8, r0
 800f206:	4689      	mov	r9, r1
 800f208:	4630      	mov	r0, r6
 800f20a:	4639      	mov	r1, r7
 800f20c:	f7f1 f864 	bl	80002d8 <__aeabi_dsub>
 800f210:	a385      	add	r3, pc, #532	@ (adr r3, 800f428 <__ieee754_rem_pio2+0x2f0>)
 800f212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f216:	f7f1 f861 	bl	80002dc <__adddf3>
 800f21a:	f04f 35ff 	mov.w	r5, #4294967295
 800f21e:	e9c4 8900 	strd	r8, r9, [r4]
 800f222:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f226:	e7c4      	b.n	800f1b2 <__ieee754_rem_pio2+0x7a>
 800f228:	a381      	add	r3, pc, #516	@ (adr r3, 800f430 <__ieee754_rem_pio2+0x2f8>)
 800f22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f22e:	f7f1 f855 	bl	80002dc <__adddf3>
 800f232:	a381      	add	r3, pc, #516	@ (adr r3, 800f438 <__ieee754_rem_pio2+0x300>)
 800f234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f238:	4606      	mov	r6, r0
 800f23a:	460f      	mov	r7, r1
 800f23c:	f7f1 f84e 	bl	80002dc <__adddf3>
 800f240:	4602      	mov	r2, r0
 800f242:	460b      	mov	r3, r1
 800f244:	4680      	mov	r8, r0
 800f246:	4689      	mov	r9, r1
 800f248:	4630      	mov	r0, r6
 800f24a:	4639      	mov	r1, r7
 800f24c:	f7f1 f844 	bl	80002d8 <__aeabi_dsub>
 800f250:	a379      	add	r3, pc, #484	@ (adr r3, 800f438 <__ieee754_rem_pio2+0x300>)
 800f252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f256:	e7de      	b.n	800f216 <__ieee754_rem_pio2+0xde>
 800f258:	4b82      	ldr	r3, [pc, #520]	@ (800f464 <__ieee754_rem_pio2+0x32c>)
 800f25a:	4598      	cmp	r8, r3
 800f25c:	f200 80d1 	bhi.w	800f402 <__ieee754_rem_pio2+0x2ca>
 800f260:	f000 fafe 	bl	800f860 <fabs>
 800f264:	ec57 6b10 	vmov	r6, r7, d0
 800f268:	a375      	add	r3, pc, #468	@ (adr r3, 800f440 <__ieee754_rem_pio2+0x308>)
 800f26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f26e:	4630      	mov	r0, r6
 800f270:	4639      	mov	r1, r7
 800f272:	f7f1 f9e9 	bl	8000648 <__aeabi_dmul>
 800f276:	4b7c      	ldr	r3, [pc, #496]	@ (800f468 <__ieee754_rem_pio2+0x330>)
 800f278:	2200      	movs	r2, #0
 800f27a:	f7f1 f82f 	bl	80002dc <__adddf3>
 800f27e:	f7f1 fc93 	bl	8000ba8 <__aeabi_d2iz>
 800f282:	4605      	mov	r5, r0
 800f284:	f7f1 f976 	bl	8000574 <__aeabi_i2d>
 800f288:	4602      	mov	r2, r0
 800f28a:	460b      	mov	r3, r1
 800f28c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f290:	a363      	add	r3, pc, #396	@ (adr r3, 800f420 <__ieee754_rem_pio2+0x2e8>)
 800f292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f296:	f7f1 f9d7 	bl	8000648 <__aeabi_dmul>
 800f29a:	4602      	mov	r2, r0
 800f29c:	460b      	mov	r3, r1
 800f29e:	4630      	mov	r0, r6
 800f2a0:	4639      	mov	r1, r7
 800f2a2:	f7f1 f819 	bl	80002d8 <__aeabi_dsub>
 800f2a6:	a360      	add	r3, pc, #384	@ (adr r3, 800f428 <__ieee754_rem_pio2+0x2f0>)
 800f2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ac:	4682      	mov	sl, r0
 800f2ae:	468b      	mov	fp, r1
 800f2b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f2b4:	f7f1 f9c8 	bl	8000648 <__aeabi_dmul>
 800f2b8:	2d1f      	cmp	r5, #31
 800f2ba:	4606      	mov	r6, r0
 800f2bc:	460f      	mov	r7, r1
 800f2be:	dc0c      	bgt.n	800f2da <__ieee754_rem_pio2+0x1a2>
 800f2c0:	4b6a      	ldr	r3, [pc, #424]	@ (800f46c <__ieee754_rem_pio2+0x334>)
 800f2c2:	1e6a      	subs	r2, r5, #1
 800f2c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2c8:	4543      	cmp	r3, r8
 800f2ca:	d006      	beq.n	800f2da <__ieee754_rem_pio2+0x1a2>
 800f2cc:	4632      	mov	r2, r6
 800f2ce:	463b      	mov	r3, r7
 800f2d0:	4650      	mov	r0, sl
 800f2d2:	4659      	mov	r1, fp
 800f2d4:	f7f1 f800 	bl	80002d8 <__aeabi_dsub>
 800f2d8:	e00e      	b.n	800f2f8 <__ieee754_rem_pio2+0x1c0>
 800f2da:	463b      	mov	r3, r7
 800f2dc:	4632      	mov	r2, r6
 800f2de:	4650      	mov	r0, sl
 800f2e0:	4659      	mov	r1, fp
 800f2e2:	f7f0 fff9 	bl	80002d8 <__aeabi_dsub>
 800f2e6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f2ea:	9305      	str	r3, [sp, #20]
 800f2ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f2f0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800f2f4:	2b10      	cmp	r3, #16
 800f2f6:	dc02      	bgt.n	800f2fe <__ieee754_rem_pio2+0x1c6>
 800f2f8:	e9c4 0100 	strd	r0, r1, [r4]
 800f2fc:	e039      	b.n	800f372 <__ieee754_rem_pio2+0x23a>
 800f2fe:	a34c      	add	r3, pc, #304	@ (adr r3, 800f430 <__ieee754_rem_pio2+0x2f8>)
 800f300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f304:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f308:	f7f1 f99e 	bl	8000648 <__aeabi_dmul>
 800f30c:	4606      	mov	r6, r0
 800f30e:	460f      	mov	r7, r1
 800f310:	4602      	mov	r2, r0
 800f312:	460b      	mov	r3, r1
 800f314:	4650      	mov	r0, sl
 800f316:	4659      	mov	r1, fp
 800f318:	f7f0 ffde 	bl	80002d8 <__aeabi_dsub>
 800f31c:	4602      	mov	r2, r0
 800f31e:	460b      	mov	r3, r1
 800f320:	4680      	mov	r8, r0
 800f322:	4689      	mov	r9, r1
 800f324:	4650      	mov	r0, sl
 800f326:	4659      	mov	r1, fp
 800f328:	f7f0 ffd6 	bl	80002d8 <__aeabi_dsub>
 800f32c:	4632      	mov	r2, r6
 800f32e:	463b      	mov	r3, r7
 800f330:	f7f0 ffd2 	bl	80002d8 <__aeabi_dsub>
 800f334:	a340      	add	r3, pc, #256	@ (adr r3, 800f438 <__ieee754_rem_pio2+0x300>)
 800f336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f33a:	4606      	mov	r6, r0
 800f33c:	460f      	mov	r7, r1
 800f33e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f342:	f7f1 f981 	bl	8000648 <__aeabi_dmul>
 800f346:	4632      	mov	r2, r6
 800f348:	463b      	mov	r3, r7
 800f34a:	f7f0 ffc5 	bl	80002d8 <__aeabi_dsub>
 800f34e:	4602      	mov	r2, r0
 800f350:	460b      	mov	r3, r1
 800f352:	4606      	mov	r6, r0
 800f354:	460f      	mov	r7, r1
 800f356:	4640      	mov	r0, r8
 800f358:	4649      	mov	r1, r9
 800f35a:	f7f0 ffbd 	bl	80002d8 <__aeabi_dsub>
 800f35e:	9a05      	ldr	r2, [sp, #20]
 800f360:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f364:	1ad3      	subs	r3, r2, r3
 800f366:	2b31      	cmp	r3, #49	@ 0x31
 800f368:	dc20      	bgt.n	800f3ac <__ieee754_rem_pio2+0x274>
 800f36a:	e9c4 0100 	strd	r0, r1, [r4]
 800f36e:	46c2      	mov	sl, r8
 800f370:	46cb      	mov	fp, r9
 800f372:	e9d4 8900 	ldrd	r8, r9, [r4]
 800f376:	4650      	mov	r0, sl
 800f378:	4642      	mov	r2, r8
 800f37a:	464b      	mov	r3, r9
 800f37c:	4659      	mov	r1, fp
 800f37e:	f7f0 ffab 	bl	80002d8 <__aeabi_dsub>
 800f382:	463b      	mov	r3, r7
 800f384:	4632      	mov	r2, r6
 800f386:	f7f0 ffa7 	bl	80002d8 <__aeabi_dsub>
 800f38a:	9b04      	ldr	r3, [sp, #16]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f392:	f6bf af0e 	bge.w	800f1b2 <__ieee754_rem_pio2+0x7a>
 800f396:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800f39a:	6063      	str	r3, [r4, #4]
 800f39c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f3a0:	f8c4 8000 	str.w	r8, [r4]
 800f3a4:	60a0      	str	r0, [r4, #8]
 800f3a6:	60e3      	str	r3, [r4, #12]
 800f3a8:	426d      	negs	r5, r5
 800f3aa:	e702      	b.n	800f1b2 <__ieee754_rem_pio2+0x7a>
 800f3ac:	a326      	add	r3, pc, #152	@ (adr r3, 800f448 <__ieee754_rem_pio2+0x310>)
 800f3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3b6:	f7f1 f947 	bl	8000648 <__aeabi_dmul>
 800f3ba:	4606      	mov	r6, r0
 800f3bc:	460f      	mov	r7, r1
 800f3be:	4602      	mov	r2, r0
 800f3c0:	460b      	mov	r3, r1
 800f3c2:	4640      	mov	r0, r8
 800f3c4:	4649      	mov	r1, r9
 800f3c6:	f7f0 ff87 	bl	80002d8 <__aeabi_dsub>
 800f3ca:	4602      	mov	r2, r0
 800f3cc:	460b      	mov	r3, r1
 800f3ce:	4682      	mov	sl, r0
 800f3d0:	468b      	mov	fp, r1
 800f3d2:	4640      	mov	r0, r8
 800f3d4:	4649      	mov	r1, r9
 800f3d6:	f7f0 ff7f 	bl	80002d8 <__aeabi_dsub>
 800f3da:	4632      	mov	r2, r6
 800f3dc:	463b      	mov	r3, r7
 800f3de:	f7f0 ff7b 	bl	80002d8 <__aeabi_dsub>
 800f3e2:	a31b      	add	r3, pc, #108	@ (adr r3, 800f450 <__ieee754_rem_pio2+0x318>)
 800f3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e8:	4606      	mov	r6, r0
 800f3ea:	460f      	mov	r7, r1
 800f3ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3f0:	f7f1 f92a 	bl	8000648 <__aeabi_dmul>
 800f3f4:	4632      	mov	r2, r6
 800f3f6:	463b      	mov	r3, r7
 800f3f8:	f7f0 ff6e 	bl	80002d8 <__aeabi_dsub>
 800f3fc:	4606      	mov	r6, r0
 800f3fe:	460f      	mov	r7, r1
 800f400:	e764      	b.n	800f2cc <__ieee754_rem_pio2+0x194>
 800f402:	4b1b      	ldr	r3, [pc, #108]	@ (800f470 <__ieee754_rem_pio2+0x338>)
 800f404:	4598      	cmp	r8, r3
 800f406:	d935      	bls.n	800f474 <__ieee754_rem_pio2+0x33c>
 800f408:	4632      	mov	r2, r6
 800f40a:	463b      	mov	r3, r7
 800f40c:	4630      	mov	r0, r6
 800f40e:	4639      	mov	r1, r7
 800f410:	f7f0 ff62 	bl	80002d8 <__aeabi_dsub>
 800f414:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f418:	e9c4 0100 	strd	r0, r1, [r4]
 800f41c:	e69e      	b.n	800f15c <__ieee754_rem_pio2+0x24>
 800f41e:	bf00      	nop
 800f420:	54400000 	.word	0x54400000
 800f424:	3ff921fb 	.word	0x3ff921fb
 800f428:	1a626331 	.word	0x1a626331
 800f42c:	3dd0b461 	.word	0x3dd0b461
 800f430:	1a600000 	.word	0x1a600000
 800f434:	3dd0b461 	.word	0x3dd0b461
 800f438:	2e037073 	.word	0x2e037073
 800f43c:	3ba3198a 	.word	0x3ba3198a
 800f440:	6dc9c883 	.word	0x6dc9c883
 800f444:	3fe45f30 	.word	0x3fe45f30
 800f448:	2e000000 	.word	0x2e000000
 800f44c:	3ba3198a 	.word	0x3ba3198a
 800f450:	252049c1 	.word	0x252049c1
 800f454:	397b839a 	.word	0x397b839a
 800f458:	3fe921fb 	.word	0x3fe921fb
 800f45c:	4002d97b 	.word	0x4002d97b
 800f460:	3ff921fb 	.word	0x3ff921fb
 800f464:	413921fb 	.word	0x413921fb
 800f468:	3fe00000 	.word	0x3fe00000
 800f46c:	080105e8 	.word	0x080105e8
 800f470:	7fefffff 	.word	0x7fefffff
 800f474:	ea4f 5528 	mov.w	r5, r8, asr #20
 800f478:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800f47c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800f480:	4630      	mov	r0, r6
 800f482:	460f      	mov	r7, r1
 800f484:	f7f1 fb90 	bl	8000ba8 <__aeabi_d2iz>
 800f488:	f7f1 f874 	bl	8000574 <__aeabi_i2d>
 800f48c:	4602      	mov	r2, r0
 800f48e:	460b      	mov	r3, r1
 800f490:	4630      	mov	r0, r6
 800f492:	4639      	mov	r1, r7
 800f494:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f498:	f7f0 ff1e 	bl	80002d8 <__aeabi_dsub>
 800f49c:	4b22      	ldr	r3, [pc, #136]	@ (800f528 <__ieee754_rem_pio2+0x3f0>)
 800f49e:	2200      	movs	r2, #0
 800f4a0:	f7f1 f8d2 	bl	8000648 <__aeabi_dmul>
 800f4a4:	460f      	mov	r7, r1
 800f4a6:	4606      	mov	r6, r0
 800f4a8:	f7f1 fb7e 	bl	8000ba8 <__aeabi_d2iz>
 800f4ac:	f7f1 f862 	bl	8000574 <__aeabi_i2d>
 800f4b0:	4602      	mov	r2, r0
 800f4b2:	460b      	mov	r3, r1
 800f4b4:	4630      	mov	r0, r6
 800f4b6:	4639      	mov	r1, r7
 800f4b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f4bc:	f7f0 ff0c 	bl	80002d8 <__aeabi_dsub>
 800f4c0:	4b19      	ldr	r3, [pc, #100]	@ (800f528 <__ieee754_rem_pio2+0x3f0>)
 800f4c2:	2200      	movs	r2, #0
 800f4c4:	f7f1 f8c0 	bl	8000648 <__aeabi_dmul>
 800f4c8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800f4cc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800f4d0:	f04f 0803 	mov.w	r8, #3
 800f4d4:	2600      	movs	r6, #0
 800f4d6:	2700      	movs	r7, #0
 800f4d8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800f4dc:	4632      	mov	r2, r6
 800f4de:	463b      	mov	r3, r7
 800f4e0:	46c2      	mov	sl, r8
 800f4e2:	f108 38ff 	add.w	r8, r8, #4294967295
 800f4e6:	f7f1 fb17 	bl	8000b18 <__aeabi_dcmpeq>
 800f4ea:	2800      	cmp	r0, #0
 800f4ec:	d1f4      	bne.n	800f4d8 <__ieee754_rem_pio2+0x3a0>
 800f4ee:	4b0f      	ldr	r3, [pc, #60]	@ (800f52c <__ieee754_rem_pio2+0x3f4>)
 800f4f0:	9301      	str	r3, [sp, #4]
 800f4f2:	2302      	movs	r3, #2
 800f4f4:	9300      	str	r3, [sp, #0]
 800f4f6:	462a      	mov	r2, r5
 800f4f8:	4653      	mov	r3, sl
 800f4fa:	4621      	mov	r1, r4
 800f4fc:	a806      	add	r0, sp, #24
 800f4fe:	f000 f9b7 	bl	800f870 <__kernel_rem_pio2>
 800f502:	9b04      	ldr	r3, [sp, #16]
 800f504:	2b00      	cmp	r3, #0
 800f506:	4605      	mov	r5, r0
 800f508:	f6bf ae53 	bge.w	800f1b2 <__ieee754_rem_pio2+0x7a>
 800f50c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800f510:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f514:	e9c4 2300 	strd	r2, r3, [r4]
 800f518:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800f51c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f520:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800f524:	e740      	b.n	800f3a8 <__ieee754_rem_pio2+0x270>
 800f526:	bf00      	nop
 800f528:	41700000 	.word	0x41700000
 800f52c:	08010668 	.word	0x08010668

0800f530 <atan>:
 800f530:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f534:	ec55 4b10 	vmov	r4, r5, d0
 800f538:	4bbf      	ldr	r3, [pc, #764]	@ (800f838 <atan+0x308>)
 800f53a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800f53e:	429e      	cmp	r6, r3
 800f540:	46ab      	mov	fp, r5
 800f542:	d918      	bls.n	800f576 <atan+0x46>
 800f544:	4bbd      	ldr	r3, [pc, #756]	@ (800f83c <atan+0x30c>)
 800f546:	429e      	cmp	r6, r3
 800f548:	d801      	bhi.n	800f54e <atan+0x1e>
 800f54a:	d109      	bne.n	800f560 <atan+0x30>
 800f54c:	b144      	cbz	r4, 800f560 <atan+0x30>
 800f54e:	4622      	mov	r2, r4
 800f550:	462b      	mov	r3, r5
 800f552:	4620      	mov	r0, r4
 800f554:	4629      	mov	r1, r5
 800f556:	f7f0 fec1 	bl	80002dc <__adddf3>
 800f55a:	4604      	mov	r4, r0
 800f55c:	460d      	mov	r5, r1
 800f55e:	e006      	b.n	800f56e <atan+0x3e>
 800f560:	f1bb 0f00 	cmp.w	fp, #0
 800f564:	f340 812b 	ble.w	800f7be <atan+0x28e>
 800f568:	a597      	add	r5, pc, #604	@ (adr r5, 800f7c8 <atan+0x298>)
 800f56a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f56e:	ec45 4b10 	vmov	d0, r4, r5
 800f572:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f576:	4bb2      	ldr	r3, [pc, #712]	@ (800f840 <atan+0x310>)
 800f578:	429e      	cmp	r6, r3
 800f57a:	d813      	bhi.n	800f5a4 <atan+0x74>
 800f57c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800f580:	429e      	cmp	r6, r3
 800f582:	d80c      	bhi.n	800f59e <atan+0x6e>
 800f584:	a392      	add	r3, pc, #584	@ (adr r3, 800f7d0 <atan+0x2a0>)
 800f586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f58a:	4620      	mov	r0, r4
 800f58c:	4629      	mov	r1, r5
 800f58e:	f7f0 fea5 	bl	80002dc <__adddf3>
 800f592:	4bac      	ldr	r3, [pc, #688]	@ (800f844 <atan+0x314>)
 800f594:	2200      	movs	r2, #0
 800f596:	f7f1 fae7 	bl	8000b68 <__aeabi_dcmpgt>
 800f59a:	2800      	cmp	r0, #0
 800f59c:	d1e7      	bne.n	800f56e <atan+0x3e>
 800f59e:	f04f 3aff 	mov.w	sl, #4294967295
 800f5a2:	e029      	b.n	800f5f8 <atan+0xc8>
 800f5a4:	f000 f95c 	bl	800f860 <fabs>
 800f5a8:	4ba7      	ldr	r3, [pc, #668]	@ (800f848 <atan+0x318>)
 800f5aa:	429e      	cmp	r6, r3
 800f5ac:	ec55 4b10 	vmov	r4, r5, d0
 800f5b0:	f200 80bc 	bhi.w	800f72c <atan+0x1fc>
 800f5b4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800f5b8:	429e      	cmp	r6, r3
 800f5ba:	f200 809e 	bhi.w	800f6fa <atan+0x1ca>
 800f5be:	4622      	mov	r2, r4
 800f5c0:	462b      	mov	r3, r5
 800f5c2:	4620      	mov	r0, r4
 800f5c4:	4629      	mov	r1, r5
 800f5c6:	f7f0 fe89 	bl	80002dc <__adddf3>
 800f5ca:	4b9e      	ldr	r3, [pc, #632]	@ (800f844 <atan+0x314>)
 800f5cc:	2200      	movs	r2, #0
 800f5ce:	f7f0 fe83 	bl	80002d8 <__aeabi_dsub>
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	4606      	mov	r6, r0
 800f5d6:	460f      	mov	r7, r1
 800f5d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f5dc:	4620      	mov	r0, r4
 800f5de:	4629      	mov	r1, r5
 800f5e0:	f7f0 fe7c 	bl	80002dc <__adddf3>
 800f5e4:	4602      	mov	r2, r0
 800f5e6:	460b      	mov	r3, r1
 800f5e8:	4630      	mov	r0, r6
 800f5ea:	4639      	mov	r1, r7
 800f5ec:	f7f1 f956 	bl	800089c <__aeabi_ddiv>
 800f5f0:	f04f 0a00 	mov.w	sl, #0
 800f5f4:	4604      	mov	r4, r0
 800f5f6:	460d      	mov	r5, r1
 800f5f8:	4622      	mov	r2, r4
 800f5fa:	462b      	mov	r3, r5
 800f5fc:	4620      	mov	r0, r4
 800f5fe:	4629      	mov	r1, r5
 800f600:	f7f1 f822 	bl	8000648 <__aeabi_dmul>
 800f604:	4602      	mov	r2, r0
 800f606:	460b      	mov	r3, r1
 800f608:	4680      	mov	r8, r0
 800f60a:	4689      	mov	r9, r1
 800f60c:	f7f1 f81c 	bl	8000648 <__aeabi_dmul>
 800f610:	a371      	add	r3, pc, #452	@ (adr r3, 800f7d8 <atan+0x2a8>)
 800f612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f616:	4606      	mov	r6, r0
 800f618:	460f      	mov	r7, r1
 800f61a:	f7f1 f815 	bl	8000648 <__aeabi_dmul>
 800f61e:	a370      	add	r3, pc, #448	@ (adr r3, 800f7e0 <atan+0x2b0>)
 800f620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f624:	f7f0 fe5a 	bl	80002dc <__adddf3>
 800f628:	4632      	mov	r2, r6
 800f62a:	463b      	mov	r3, r7
 800f62c:	f7f1 f80c 	bl	8000648 <__aeabi_dmul>
 800f630:	a36d      	add	r3, pc, #436	@ (adr r3, 800f7e8 <atan+0x2b8>)
 800f632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f636:	f7f0 fe51 	bl	80002dc <__adddf3>
 800f63a:	4632      	mov	r2, r6
 800f63c:	463b      	mov	r3, r7
 800f63e:	f7f1 f803 	bl	8000648 <__aeabi_dmul>
 800f642:	a36b      	add	r3, pc, #428	@ (adr r3, 800f7f0 <atan+0x2c0>)
 800f644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f648:	f7f0 fe48 	bl	80002dc <__adddf3>
 800f64c:	4632      	mov	r2, r6
 800f64e:	463b      	mov	r3, r7
 800f650:	f7f0 fffa 	bl	8000648 <__aeabi_dmul>
 800f654:	a368      	add	r3, pc, #416	@ (adr r3, 800f7f8 <atan+0x2c8>)
 800f656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f65a:	f7f0 fe3f 	bl	80002dc <__adddf3>
 800f65e:	4632      	mov	r2, r6
 800f660:	463b      	mov	r3, r7
 800f662:	f7f0 fff1 	bl	8000648 <__aeabi_dmul>
 800f666:	a366      	add	r3, pc, #408	@ (adr r3, 800f800 <atan+0x2d0>)
 800f668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f66c:	f7f0 fe36 	bl	80002dc <__adddf3>
 800f670:	4642      	mov	r2, r8
 800f672:	464b      	mov	r3, r9
 800f674:	f7f0 ffe8 	bl	8000648 <__aeabi_dmul>
 800f678:	a363      	add	r3, pc, #396	@ (adr r3, 800f808 <atan+0x2d8>)
 800f67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f67e:	4680      	mov	r8, r0
 800f680:	4689      	mov	r9, r1
 800f682:	4630      	mov	r0, r6
 800f684:	4639      	mov	r1, r7
 800f686:	f7f0 ffdf 	bl	8000648 <__aeabi_dmul>
 800f68a:	a361      	add	r3, pc, #388	@ (adr r3, 800f810 <atan+0x2e0>)
 800f68c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f690:	f7f0 fe22 	bl	80002d8 <__aeabi_dsub>
 800f694:	4632      	mov	r2, r6
 800f696:	463b      	mov	r3, r7
 800f698:	f7f0 ffd6 	bl	8000648 <__aeabi_dmul>
 800f69c:	a35e      	add	r3, pc, #376	@ (adr r3, 800f818 <atan+0x2e8>)
 800f69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a2:	f7f0 fe19 	bl	80002d8 <__aeabi_dsub>
 800f6a6:	4632      	mov	r2, r6
 800f6a8:	463b      	mov	r3, r7
 800f6aa:	f7f0 ffcd 	bl	8000648 <__aeabi_dmul>
 800f6ae:	a35c      	add	r3, pc, #368	@ (adr r3, 800f820 <atan+0x2f0>)
 800f6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6b4:	f7f0 fe10 	bl	80002d8 <__aeabi_dsub>
 800f6b8:	4632      	mov	r2, r6
 800f6ba:	463b      	mov	r3, r7
 800f6bc:	f7f0 ffc4 	bl	8000648 <__aeabi_dmul>
 800f6c0:	a359      	add	r3, pc, #356	@ (adr r3, 800f828 <atan+0x2f8>)
 800f6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6c6:	f7f0 fe07 	bl	80002d8 <__aeabi_dsub>
 800f6ca:	4632      	mov	r2, r6
 800f6cc:	463b      	mov	r3, r7
 800f6ce:	f7f0 ffbb 	bl	8000648 <__aeabi_dmul>
 800f6d2:	4602      	mov	r2, r0
 800f6d4:	460b      	mov	r3, r1
 800f6d6:	4640      	mov	r0, r8
 800f6d8:	4649      	mov	r1, r9
 800f6da:	f7f0 fdff 	bl	80002dc <__adddf3>
 800f6de:	4622      	mov	r2, r4
 800f6e0:	462b      	mov	r3, r5
 800f6e2:	f7f0 ffb1 	bl	8000648 <__aeabi_dmul>
 800f6e6:	f1ba 3fff 	cmp.w	sl, #4294967295
 800f6ea:	4602      	mov	r2, r0
 800f6ec:	460b      	mov	r3, r1
 800f6ee:	d148      	bne.n	800f782 <atan+0x252>
 800f6f0:	4620      	mov	r0, r4
 800f6f2:	4629      	mov	r1, r5
 800f6f4:	f7f0 fdf0 	bl	80002d8 <__aeabi_dsub>
 800f6f8:	e72f      	b.n	800f55a <atan+0x2a>
 800f6fa:	4b52      	ldr	r3, [pc, #328]	@ (800f844 <atan+0x314>)
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	4620      	mov	r0, r4
 800f700:	4629      	mov	r1, r5
 800f702:	f7f0 fde9 	bl	80002d8 <__aeabi_dsub>
 800f706:	4b4f      	ldr	r3, [pc, #316]	@ (800f844 <atan+0x314>)
 800f708:	4606      	mov	r6, r0
 800f70a:	460f      	mov	r7, r1
 800f70c:	2200      	movs	r2, #0
 800f70e:	4620      	mov	r0, r4
 800f710:	4629      	mov	r1, r5
 800f712:	f7f0 fde3 	bl	80002dc <__adddf3>
 800f716:	4602      	mov	r2, r0
 800f718:	460b      	mov	r3, r1
 800f71a:	4630      	mov	r0, r6
 800f71c:	4639      	mov	r1, r7
 800f71e:	f7f1 f8bd 	bl	800089c <__aeabi_ddiv>
 800f722:	f04f 0a01 	mov.w	sl, #1
 800f726:	4604      	mov	r4, r0
 800f728:	460d      	mov	r5, r1
 800f72a:	e765      	b.n	800f5f8 <atan+0xc8>
 800f72c:	4b47      	ldr	r3, [pc, #284]	@ (800f84c <atan+0x31c>)
 800f72e:	429e      	cmp	r6, r3
 800f730:	d21c      	bcs.n	800f76c <atan+0x23c>
 800f732:	4b47      	ldr	r3, [pc, #284]	@ (800f850 <atan+0x320>)
 800f734:	2200      	movs	r2, #0
 800f736:	4620      	mov	r0, r4
 800f738:	4629      	mov	r1, r5
 800f73a:	f7f0 fdcd 	bl	80002d8 <__aeabi_dsub>
 800f73e:	4b44      	ldr	r3, [pc, #272]	@ (800f850 <atan+0x320>)
 800f740:	4606      	mov	r6, r0
 800f742:	460f      	mov	r7, r1
 800f744:	2200      	movs	r2, #0
 800f746:	4620      	mov	r0, r4
 800f748:	4629      	mov	r1, r5
 800f74a:	f7f0 ff7d 	bl	8000648 <__aeabi_dmul>
 800f74e:	4b3d      	ldr	r3, [pc, #244]	@ (800f844 <atan+0x314>)
 800f750:	2200      	movs	r2, #0
 800f752:	f7f0 fdc3 	bl	80002dc <__adddf3>
 800f756:	4602      	mov	r2, r0
 800f758:	460b      	mov	r3, r1
 800f75a:	4630      	mov	r0, r6
 800f75c:	4639      	mov	r1, r7
 800f75e:	f7f1 f89d 	bl	800089c <__aeabi_ddiv>
 800f762:	f04f 0a02 	mov.w	sl, #2
 800f766:	4604      	mov	r4, r0
 800f768:	460d      	mov	r5, r1
 800f76a:	e745      	b.n	800f5f8 <atan+0xc8>
 800f76c:	4622      	mov	r2, r4
 800f76e:	462b      	mov	r3, r5
 800f770:	4938      	ldr	r1, [pc, #224]	@ (800f854 <atan+0x324>)
 800f772:	2000      	movs	r0, #0
 800f774:	f7f1 f892 	bl	800089c <__aeabi_ddiv>
 800f778:	f04f 0a03 	mov.w	sl, #3
 800f77c:	4604      	mov	r4, r0
 800f77e:	460d      	mov	r5, r1
 800f780:	e73a      	b.n	800f5f8 <atan+0xc8>
 800f782:	4b35      	ldr	r3, [pc, #212]	@ (800f858 <atan+0x328>)
 800f784:	4e35      	ldr	r6, [pc, #212]	@ (800f85c <atan+0x32c>)
 800f786:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f78e:	f7f0 fda3 	bl	80002d8 <__aeabi_dsub>
 800f792:	4622      	mov	r2, r4
 800f794:	462b      	mov	r3, r5
 800f796:	f7f0 fd9f 	bl	80002d8 <__aeabi_dsub>
 800f79a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f79e:	4602      	mov	r2, r0
 800f7a0:	460b      	mov	r3, r1
 800f7a2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f7a6:	f7f0 fd97 	bl	80002d8 <__aeabi_dsub>
 800f7aa:	f1bb 0f00 	cmp.w	fp, #0
 800f7ae:	4604      	mov	r4, r0
 800f7b0:	460d      	mov	r5, r1
 800f7b2:	f6bf aedc 	bge.w	800f56e <atan+0x3e>
 800f7b6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f7ba:	461d      	mov	r5, r3
 800f7bc:	e6d7      	b.n	800f56e <atan+0x3e>
 800f7be:	a51c      	add	r5, pc, #112	@ (adr r5, 800f830 <atan+0x300>)
 800f7c0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f7c4:	e6d3      	b.n	800f56e <atan+0x3e>
 800f7c6:	bf00      	nop
 800f7c8:	54442d18 	.word	0x54442d18
 800f7cc:	3ff921fb 	.word	0x3ff921fb
 800f7d0:	8800759c 	.word	0x8800759c
 800f7d4:	7e37e43c 	.word	0x7e37e43c
 800f7d8:	e322da11 	.word	0xe322da11
 800f7dc:	3f90ad3a 	.word	0x3f90ad3a
 800f7e0:	24760deb 	.word	0x24760deb
 800f7e4:	3fa97b4b 	.word	0x3fa97b4b
 800f7e8:	a0d03d51 	.word	0xa0d03d51
 800f7ec:	3fb10d66 	.word	0x3fb10d66
 800f7f0:	c54c206e 	.word	0xc54c206e
 800f7f4:	3fb745cd 	.word	0x3fb745cd
 800f7f8:	920083ff 	.word	0x920083ff
 800f7fc:	3fc24924 	.word	0x3fc24924
 800f800:	5555550d 	.word	0x5555550d
 800f804:	3fd55555 	.word	0x3fd55555
 800f808:	2c6a6c2f 	.word	0x2c6a6c2f
 800f80c:	bfa2b444 	.word	0xbfa2b444
 800f810:	52defd9a 	.word	0x52defd9a
 800f814:	3fadde2d 	.word	0x3fadde2d
 800f818:	af749a6d 	.word	0xaf749a6d
 800f81c:	3fb3b0f2 	.word	0x3fb3b0f2
 800f820:	fe231671 	.word	0xfe231671
 800f824:	3fbc71c6 	.word	0x3fbc71c6
 800f828:	9998ebc4 	.word	0x9998ebc4
 800f82c:	3fc99999 	.word	0x3fc99999
 800f830:	54442d18 	.word	0x54442d18
 800f834:	bff921fb 	.word	0xbff921fb
 800f838:	440fffff 	.word	0x440fffff
 800f83c:	7ff00000 	.word	0x7ff00000
 800f840:	3fdbffff 	.word	0x3fdbffff
 800f844:	3ff00000 	.word	0x3ff00000
 800f848:	3ff2ffff 	.word	0x3ff2ffff
 800f84c:	40038000 	.word	0x40038000
 800f850:	3ff80000 	.word	0x3ff80000
 800f854:	bff00000 	.word	0xbff00000
 800f858:	08010770 	.word	0x08010770
 800f85c:	08010790 	.word	0x08010790

0800f860 <fabs>:
 800f860:	ec51 0b10 	vmov	r0, r1, d0
 800f864:	4602      	mov	r2, r0
 800f866:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f86a:	ec43 2b10 	vmov	d0, r2, r3
 800f86e:	4770      	bx	lr

0800f870 <__kernel_rem_pio2>:
 800f870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f874:	ed2d 8b02 	vpush	{d8}
 800f878:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800f87c:	f112 0f14 	cmn.w	r2, #20
 800f880:	9306      	str	r3, [sp, #24]
 800f882:	9104      	str	r1, [sp, #16]
 800f884:	4bc2      	ldr	r3, [pc, #776]	@ (800fb90 <__kernel_rem_pio2+0x320>)
 800f886:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800f888:	9008      	str	r0, [sp, #32]
 800f88a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f88e:	9300      	str	r3, [sp, #0]
 800f890:	9b06      	ldr	r3, [sp, #24]
 800f892:	f103 33ff 	add.w	r3, r3, #4294967295
 800f896:	bfa8      	it	ge
 800f898:	1ed4      	subge	r4, r2, #3
 800f89a:	9305      	str	r3, [sp, #20]
 800f89c:	bfb2      	itee	lt
 800f89e:	2400      	movlt	r4, #0
 800f8a0:	2318      	movge	r3, #24
 800f8a2:	fb94 f4f3 	sdivge	r4, r4, r3
 800f8a6:	f06f 0317 	mvn.w	r3, #23
 800f8aa:	fb04 3303 	mla	r3, r4, r3, r3
 800f8ae:	eb03 0b02 	add.w	fp, r3, r2
 800f8b2:	9b00      	ldr	r3, [sp, #0]
 800f8b4:	9a05      	ldr	r2, [sp, #20]
 800f8b6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800fb80 <__kernel_rem_pio2+0x310>
 800f8ba:	eb03 0802 	add.w	r8, r3, r2
 800f8be:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800f8c0:	1aa7      	subs	r7, r4, r2
 800f8c2:	ae20      	add	r6, sp, #128	@ 0x80
 800f8c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f8c8:	2500      	movs	r5, #0
 800f8ca:	4545      	cmp	r5, r8
 800f8cc:	dd12      	ble.n	800f8f4 <__kernel_rem_pio2+0x84>
 800f8ce:	9b06      	ldr	r3, [sp, #24]
 800f8d0:	aa20      	add	r2, sp, #128	@ 0x80
 800f8d2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f8d6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800f8da:	2700      	movs	r7, #0
 800f8dc:	9b00      	ldr	r3, [sp, #0]
 800f8de:	429f      	cmp	r7, r3
 800f8e0:	dc2e      	bgt.n	800f940 <__kernel_rem_pio2+0xd0>
 800f8e2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800fb80 <__kernel_rem_pio2+0x310>
 800f8e6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f8ea:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f8ee:	46a8      	mov	r8, r5
 800f8f0:	2600      	movs	r6, #0
 800f8f2:	e01b      	b.n	800f92c <__kernel_rem_pio2+0xbc>
 800f8f4:	42ef      	cmn	r7, r5
 800f8f6:	d407      	bmi.n	800f908 <__kernel_rem_pio2+0x98>
 800f8f8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f8fc:	f7f0 fe3a 	bl	8000574 <__aeabi_i2d>
 800f900:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f904:	3501      	adds	r5, #1
 800f906:	e7e0      	b.n	800f8ca <__kernel_rem_pio2+0x5a>
 800f908:	ec51 0b18 	vmov	r0, r1, d8
 800f90c:	e7f8      	b.n	800f900 <__kernel_rem_pio2+0x90>
 800f90e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800f912:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f916:	f7f0 fe97 	bl	8000648 <__aeabi_dmul>
 800f91a:	4602      	mov	r2, r0
 800f91c:	460b      	mov	r3, r1
 800f91e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f922:	f7f0 fcdb 	bl	80002dc <__adddf3>
 800f926:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f92a:	3601      	adds	r6, #1
 800f92c:	9b05      	ldr	r3, [sp, #20]
 800f92e:	429e      	cmp	r6, r3
 800f930:	dded      	ble.n	800f90e <__kernel_rem_pio2+0x9e>
 800f932:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f936:	3701      	adds	r7, #1
 800f938:	ecaa 7b02 	vstmia	sl!, {d7}
 800f93c:	3508      	adds	r5, #8
 800f93e:	e7cd      	b.n	800f8dc <__kernel_rem_pio2+0x6c>
 800f940:	9b00      	ldr	r3, [sp, #0]
 800f942:	f8dd 8000 	ldr.w	r8, [sp]
 800f946:	aa0c      	add	r2, sp, #48	@ 0x30
 800f948:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f94c:	930a      	str	r3, [sp, #40]	@ 0x28
 800f94e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800f950:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f954:	9309      	str	r3, [sp, #36]	@ 0x24
 800f956:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800f95a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f95c:	ab98      	add	r3, sp, #608	@ 0x260
 800f95e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f962:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800f966:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f96a:	ac0c      	add	r4, sp, #48	@ 0x30
 800f96c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800f96e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800f972:	46a1      	mov	r9, r4
 800f974:	46c2      	mov	sl, r8
 800f976:	f1ba 0f00 	cmp.w	sl, #0
 800f97a:	dc77      	bgt.n	800fa6c <__kernel_rem_pio2+0x1fc>
 800f97c:	4658      	mov	r0, fp
 800f97e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800f982:	f000 fac5 	bl	800ff10 <scalbn>
 800f986:	ec57 6b10 	vmov	r6, r7, d0
 800f98a:	2200      	movs	r2, #0
 800f98c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800f990:	4630      	mov	r0, r6
 800f992:	4639      	mov	r1, r7
 800f994:	f7f0 fe58 	bl	8000648 <__aeabi_dmul>
 800f998:	ec41 0b10 	vmov	d0, r0, r1
 800f99c:	f000 fb34 	bl	8010008 <floor>
 800f9a0:	4b7c      	ldr	r3, [pc, #496]	@ (800fb94 <__kernel_rem_pio2+0x324>)
 800f9a2:	ec51 0b10 	vmov	r0, r1, d0
 800f9a6:	2200      	movs	r2, #0
 800f9a8:	f7f0 fe4e 	bl	8000648 <__aeabi_dmul>
 800f9ac:	4602      	mov	r2, r0
 800f9ae:	460b      	mov	r3, r1
 800f9b0:	4630      	mov	r0, r6
 800f9b2:	4639      	mov	r1, r7
 800f9b4:	f7f0 fc90 	bl	80002d8 <__aeabi_dsub>
 800f9b8:	460f      	mov	r7, r1
 800f9ba:	4606      	mov	r6, r0
 800f9bc:	f7f1 f8f4 	bl	8000ba8 <__aeabi_d2iz>
 800f9c0:	9002      	str	r0, [sp, #8]
 800f9c2:	f7f0 fdd7 	bl	8000574 <__aeabi_i2d>
 800f9c6:	4602      	mov	r2, r0
 800f9c8:	460b      	mov	r3, r1
 800f9ca:	4630      	mov	r0, r6
 800f9cc:	4639      	mov	r1, r7
 800f9ce:	f7f0 fc83 	bl	80002d8 <__aeabi_dsub>
 800f9d2:	f1bb 0f00 	cmp.w	fp, #0
 800f9d6:	4606      	mov	r6, r0
 800f9d8:	460f      	mov	r7, r1
 800f9da:	dd6c      	ble.n	800fab6 <__kernel_rem_pio2+0x246>
 800f9dc:	f108 31ff 	add.w	r1, r8, #4294967295
 800f9e0:	ab0c      	add	r3, sp, #48	@ 0x30
 800f9e2:	9d02      	ldr	r5, [sp, #8]
 800f9e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f9e8:	f1cb 0018 	rsb	r0, fp, #24
 800f9ec:	fa43 f200 	asr.w	r2, r3, r0
 800f9f0:	4415      	add	r5, r2
 800f9f2:	4082      	lsls	r2, r0
 800f9f4:	1a9b      	subs	r3, r3, r2
 800f9f6:	aa0c      	add	r2, sp, #48	@ 0x30
 800f9f8:	9502      	str	r5, [sp, #8]
 800f9fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800f9fe:	f1cb 0217 	rsb	r2, fp, #23
 800fa02:	fa43 f902 	asr.w	r9, r3, r2
 800fa06:	f1b9 0f00 	cmp.w	r9, #0
 800fa0a:	dd64      	ble.n	800fad6 <__kernel_rem_pio2+0x266>
 800fa0c:	9b02      	ldr	r3, [sp, #8]
 800fa0e:	2200      	movs	r2, #0
 800fa10:	3301      	adds	r3, #1
 800fa12:	9302      	str	r3, [sp, #8]
 800fa14:	4615      	mov	r5, r2
 800fa16:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800fa1a:	4590      	cmp	r8, r2
 800fa1c:	f300 80a1 	bgt.w	800fb62 <__kernel_rem_pio2+0x2f2>
 800fa20:	f1bb 0f00 	cmp.w	fp, #0
 800fa24:	dd07      	ble.n	800fa36 <__kernel_rem_pio2+0x1c6>
 800fa26:	f1bb 0f01 	cmp.w	fp, #1
 800fa2a:	f000 80c1 	beq.w	800fbb0 <__kernel_rem_pio2+0x340>
 800fa2e:	f1bb 0f02 	cmp.w	fp, #2
 800fa32:	f000 80c8 	beq.w	800fbc6 <__kernel_rem_pio2+0x356>
 800fa36:	f1b9 0f02 	cmp.w	r9, #2
 800fa3a:	d14c      	bne.n	800fad6 <__kernel_rem_pio2+0x266>
 800fa3c:	4632      	mov	r2, r6
 800fa3e:	463b      	mov	r3, r7
 800fa40:	4955      	ldr	r1, [pc, #340]	@ (800fb98 <__kernel_rem_pio2+0x328>)
 800fa42:	2000      	movs	r0, #0
 800fa44:	f7f0 fc48 	bl	80002d8 <__aeabi_dsub>
 800fa48:	4606      	mov	r6, r0
 800fa4a:	460f      	mov	r7, r1
 800fa4c:	2d00      	cmp	r5, #0
 800fa4e:	d042      	beq.n	800fad6 <__kernel_rem_pio2+0x266>
 800fa50:	4658      	mov	r0, fp
 800fa52:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800fb88 <__kernel_rem_pio2+0x318>
 800fa56:	f000 fa5b 	bl	800ff10 <scalbn>
 800fa5a:	4630      	mov	r0, r6
 800fa5c:	4639      	mov	r1, r7
 800fa5e:	ec53 2b10 	vmov	r2, r3, d0
 800fa62:	f7f0 fc39 	bl	80002d8 <__aeabi_dsub>
 800fa66:	4606      	mov	r6, r0
 800fa68:	460f      	mov	r7, r1
 800fa6a:	e034      	b.n	800fad6 <__kernel_rem_pio2+0x266>
 800fa6c:	4b4b      	ldr	r3, [pc, #300]	@ (800fb9c <__kernel_rem_pio2+0x32c>)
 800fa6e:	2200      	movs	r2, #0
 800fa70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa74:	f7f0 fde8 	bl	8000648 <__aeabi_dmul>
 800fa78:	f7f1 f896 	bl	8000ba8 <__aeabi_d2iz>
 800fa7c:	f7f0 fd7a 	bl	8000574 <__aeabi_i2d>
 800fa80:	4b47      	ldr	r3, [pc, #284]	@ (800fba0 <__kernel_rem_pio2+0x330>)
 800fa82:	2200      	movs	r2, #0
 800fa84:	4606      	mov	r6, r0
 800fa86:	460f      	mov	r7, r1
 800fa88:	f7f0 fdde 	bl	8000648 <__aeabi_dmul>
 800fa8c:	4602      	mov	r2, r0
 800fa8e:	460b      	mov	r3, r1
 800fa90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa94:	f7f0 fc20 	bl	80002d8 <__aeabi_dsub>
 800fa98:	f7f1 f886 	bl	8000ba8 <__aeabi_d2iz>
 800fa9c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800faa0:	f849 0b04 	str.w	r0, [r9], #4
 800faa4:	4639      	mov	r1, r7
 800faa6:	4630      	mov	r0, r6
 800faa8:	f7f0 fc18 	bl	80002dc <__adddf3>
 800faac:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fab0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fab4:	e75f      	b.n	800f976 <__kernel_rem_pio2+0x106>
 800fab6:	d107      	bne.n	800fac8 <__kernel_rem_pio2+0x258>
 800fab8:	f108 33ff 	add.w	r3, r8, #4294967295
 800fabc:	aa0c      	add	r2, sp, #48	@ 0x30
 800fabe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fac2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800fac6:	e79e      	b.n	800fa06 <__kernel_rem_pio2+0x196>
 800fac8:	4b36      	ldr	r3, [pc, #216]	@ (800fba4 <__kernel_rem_pio2+0x334>)
 800faca:	2200      	movs	r2, #0
 800facc:	f7f1 f842 	bl	8000b54 <__aeabi_dcmpge>
 800fad0:	2800      	cmp	r0, #0
 800fad2:	d143      	bne.n	800fb5c <__kernel_rem_pio2+0x2ec>
 800fad4:	4681      	mov	r9, r0
 800fad6:	2200      	movs	r2, #0
 800fad8:	2300      	movs	r3, #0
 800fada:	4630      	mov	r0, r6
 800fadc:	4639      	mov	r1, r7
 800fade:	f7f1 f81b 	bl	8000b18 <__aeabi_dcmpeq>
 800fae2:	2800      	cmp	r0, #0
 800fae4:	f000 80c1 	beq.w	800fc6a <__kernel_rem_pio2+0x3fa>
 800fae8:	f108 33ff 	add.w	r3, r8, #4294967295
 800faec:	2200      	movs	r2, #0
 800faee:	9900      	ldr	r1, [sp, #0]
 800faf0:	428b      	cmp	r3, r1
 800faf2:	da70      	bge.n	800fbd6 <__kernel_rem_pio2+0x366>
 800faf4:	2a00      	cmp	r2, #0
 800faf6:	f000 808b 	beq.w	800fc10 <__kernel_rem_pio2+0x3a0>
 800fafa:	f108 38ff 	add.w	r8, r8, #4294967295
 800fafe:	ab0c      	add	r3, sp, #48	@ 0x30
 800fb00:	f1ab 0b18 	sub.w	fp, fp, #24
 800fb04:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d0f6      	beq.n	800fafa <__kernel_rem_pio2+0x28a>
 800fb0c:	4658      	mov	r0, fp
 800fb0e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800fb88 <__kernel_rem_pio2+0x318>
 800fb12:	f000 f9fd 	bl	800ff10 <scalbn>
 800fb16:	f108 0301 	add.w	r3, r8, #1
 800fb1a:	00da      	lsls	r2, r3, #3
 800fb1c:	9205      	str	r2, [sp, #20]
 800fb1e:	ec55 4b10 	vmov	r4, r5, d0
 800fb22:	aa70      	add	r2, sp, #448	@ 0x1c0
 800fb24:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800fb9c <__kernel_rem_pio2+0x32c>
 800fb28:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800fb2c:	4646      	mov	r6, r8
 800fb2e:	f04f 0a00 	mov.w	sl, #0
 800fb32:	2e00      	cmp	r6, #0
 800fb34:	f280 80d1 	bge.w	800fcda <__kernel_rem_pio2+0x46a>
 800fb38:	4644      	mov	r4, r8
 800fb3a:	2c00      	cmp	r4, #0
 800fb3c:	f2c0 80ff 	blt.w	800fd3e <__kernel_rem_pio2+0x4ce>
 800fb40:	4b19      	ldr	r3, [pc, #100]	@ (800fba8 <__kernel_rem_pio2+0x338>)
 800fb42:	461f      	mov	r7, r3
 800fb44:	ab70      	add	r3, sp, #448	@ 0x1c0
 800fb46:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fb4a:	9306      	str	r3, [sp, #24]
 800fb4c:	f04f 0a00 	mov.w	sl, #0
 800fb50:	f04f 0b00 	mov.w	fp, #0
 800fb54:	2600      	movs	r6, #0
 800fb56:	eba8 0504 	sub.w	r5, r8, r4
 800fb5a:	e0e4      	b.n	800fd26 <__kernel_rem_pio2+0x4b6>
 800fb5c:	f04f 0902 	mov.w	r9, #2
 800fb60:	e754      	b.n	800fa0c <__kernel_rem_pio2+0x19c>
 800fb62:	f854 3b04 	ldr.w	r3, [r4], #4
 800fb66:	bb0d      	cbnz	r5, 800fbac <__kernel_rem_pio2+0x33c>
 800fb68:	b123      	cbz	r3, 800fb74 <__kernel_rem_pio2+0x304>
 800fb6a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800fb6e:	f844 3c04 	str.w	r3, [r4, #-4]
 800fb72:	2301      	movs	r3, #1
 800fb74:	3201      	adds	r2, #1
 800fb76:	461d      	mov	r5, r3
 800fb78:	e74f      	b.n	800fa1a <__kernel_rem_pio2+0x1aa>
 800fb7a:	bf00      	nop
 800fb7c:	f3af 8000 	nop.w
	...
 800fb8c:	3ff00000 	.word	0x3ff00000
 800fb90:	080107f0 	.word	0x080107f0
 800fb94:	40200000 	.word	0x40200000
 800fb98:	3ff00000 	.word	0x3ff00000
 800fb9c:	3e700000 	.word	0x3e700000
 800fba0:	41700000 	.word	0x41700000
 800fba4:	3fe00000 	.word	0x3fe00000
 800fba8:	080107b0 	.word	0x080107b0
 800fbac:	1acb      	subs	r3, r1, r3
 800fbae:	e7de      	b.n	800fb6e <__kernel_rem_pio2+0x2fe>
 800fbb0:	f108 32ff 	add.w	r2, r8, #4294967295
 800fbb4:	ab0c      	add	r3, sp, #48	@ 0x30
 800fbb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fbba:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800fbbe:	a90c      	add	r1, sp, #48	@ 0x30
 800fbc0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800fbc4:	e737      	b.n	800fa36 <__kernel_rem_pio2+0x1c6>
 800fbc6:	f108 32ff 	add.w	r2, r8, #4294967295
 800fbca:	ab0c      	add	r3, sp, #48	@ 0x30
 800fbcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fbd0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800fbd4:	e7f3      	b.n	800fbbe <__kernel_rem_pio2+0x34e>
 800fbd6:	a90c      	add	r1, sp, #48	@ 0x30
 800fbd8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800fbdc:	3b01      	subs	r3, #1
 800fbde:	430a      	orrs	r2, r1
 800fbe0:	e785      	b.n	800faee <__kernel_rem_pio2+0x27e>
 800fbe2:	3401      	adds	r4, #1
 800fbe4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800fbe8:	2a00      	cmp	r2, #0
 800fbea:	d0fa      	beq.n	800fbe2 <__kernel_rem_pio2+0x372>
 800fbec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fbee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800fbf2:	eb0d 0503 	add.w	r5, sp, r3
 800fbf6:	9b06      	ldr	r3, [sp, #24]
 800fbf8:	aa20      	add	r2, sp, #128	@ 0x80
 800fbfa:	4443      	add	r3, r8
 800fbfc:	f108 0701 	add.w	r7, r8, #1
 800fc00:	3d98      	subs	r5, #152	@ 0x98
 800fc02:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800fc06:	4444      	add	r4, r8
 800fc08:	42bc      	cmp	r4, r7
 800fc0a:	da04      	bge.n	800fc16 <__kernel_rem_pio2+0x3a6>
 800fc0c:	46a0      	mov	r8, r4
 800fc0e:	e6a2      	b.n	800f956 <__kernel_rem_pio2+0xe6>
 800fc10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc12:	2401      	movs	r4, #1
 800fc14:	e7e6      	b.n	800fbe4 <__kernel_rem_pio2+0x374>
 800fc16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc18:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800fc1c:	f7f0 fcaa 	bl	8000574 <__aeabi_i2d>
 800fc20:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800fee0 <__kernel_rem_pio2+0x670>
 800fc24:	e8e6 0102 	strd	r0, r1, [r6], #8
 800fc28:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fc2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fc30:	46b2      	mov	sl, r6
 800fc32:	f04f 0800 	mov.w	r8, #0
 800fc36:	9b05      	ldr	r3, [sp, #20]
 800fc38:	4598      	cmp	r8, r3
 800fc3a:	dd05      	ble.n	800fc48 <__kernel_rem_pio2+0x3d8>
 800fc3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fc40:	3701      	adds	r7, #1
 800fc42:	eca5 7b02 	vstmia	r5!, {d7}
 800fc46:	e7df      	b.n	800fc08 <__kernel_rem_pio2+0x398>
 800fc48:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800fc4c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800fc50:	f7f0 fcfa 	bl	8000648 <__aeabi_dmul>
 800fc54:	4602      	mov	r2, r0
 800fc56:	460b      	mov	r3, r1
 800fc58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fc5c:	f7f0 fb3e 	bl	80002dc <__adddf3>
 800fc60:	f108 0801 	add.w	r8, r8, #1
 800fc64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fc68:	e7e5      	b.n	800fc36 <__kernel_rem_pio2+0x3c6>
 800fc6a:	f1cb 0000 	rsb	r0, fp, #0
 800fc6e:	ec47 6b10 	vmov	d0, r6, r7
 800fc72:	f000 f94d 	bl	800ff10 <scalbn>
 800fc76:	ec55 4b10 	vmov	r4, r5, d0
 800fc7a:	4b9b      	ldr	r3, [pc, #620]	@ (800fee8 <__kernel_rem_pio2+0x678>)
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	4620      	mov	r0, r4
 800fc80:	4629      	mov	r1, r5
 800fc82:	f7f0 ff67 	bl	8000b54 <__aeabi_dcmpge>
 800fc86:	b300      	cbz	r0, 800fcca <__kernel_rem_pio2+0x45a>
 800fc88:	4b98      	ldr	r3, [pc, #608]	@ (800feec <__kernel_rem_pio2+0x67c>)
 800fc8a:	2200      	movs	r2, #0
 800fc8c:	4620      	mov	r0, r4
 800fc8e:	4629      	mov	r1, r5
 800fc90:	f7f0 fcda 	bl	8000648 <__aeabi_dmul>
 800fc94:	f7f0 ff88 	bl	8000ba8 <__aeabi_d2iz>
 800fc98:	4606      	mov	r6, r0
 800fc9a:	f7f0 fc6b 	bl	8000574 <__aeabi_i2d>
 800fc9e:	4b92      	ldr	r3, [pc, #584]	@ (800fee8 <__kernel_rem_pio2+0x678>)
 800fca0:	2200      	movs	r2, #0
 800fca2:	f7f0 fcd1 	bl	8000648 <__aeabi_dmul>
 800fca6:	460b      	mov	r3, r1
 800fca8:	4602      	mov	r2, r0
 800fcaa:	4629      	mov	r1, r5
 800fcac:	4620      	mov	r0, r4
 800fcae:	f7f0 fb13 	bl	80002d8 <__aeabi_dsub>
 800fcb2:	f7f0 ff79 	bl	8000ba8 <__aeabi_d2iz>
 800fcb6:	ab0c      	add	r3, sp, #48	@ 0x30
 800fcb8:	f10b 0b18 	add.w	fp, fp, #24
 800fcbc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800fcc0:	f108 0801 	add.w	r8, r8, #1
 800fcc4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800fcc8:	e720      	b.n	800fb0c <__kernel_rem_pio2+0x29c>
 800fcca:	4620      	mov	r0, r4
 800fccc:	4629      	mov	r1, r5
 800fcce:	f7f0 ff6b 	bl	8000ba8 <__aeabi_d2iz>
 800fcd2:	ab0c      	add	r3, sp, #48	@ 0x30
 800fcd4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800fcd8:	e718      	b.n	800fb0c <__kernel_rem_pio2+0x29c>
 800fcda:	ab0c      	add	r3, sp, #48	@ 0x30
 800fcdc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fce0:	f7f0 fc48 	bl	8000574 <__aeabi_i2d>
 800fce4:	4622      	mov	r2, r4
 800fce6:	462b      	mov	r3, r5
 800fce8:	f7f0 fcae 	bl	8000648 <__aeabi_dmul>
 800fcec:	4652      	mov	r2, sl
 800fcee:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800fcf2:	465b      	mov	r3, fp
 800fcf4:	4620      	mov	r0, r4
 800fcf6:	4629      	mov	r1, r5
 800fcf8:	f7f0 fca6 	bl	8000648 <__aeabi_dmul>
 800fcfc:	3e01      	subs	r6, #1
 800fcfe:	4604      	mov	r4, r0
 800fd00:	460d      	mov	r5, r1
 800fd02:	e716      	b.n	800fb32 <__kernel_rem_pio2+0x2c2>
 800fd04:	9906      	ldr	r1, [sp, #24]
 800fd06:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800fd0a:	9106      	str	r1, [sp, #24]
 800fd0c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800fd10:	f7f0 fc9a 	bl	8000648 <__aeabi_dmul>
 800fd14:	4602      	mov	r2, r0
 800fd16:	460b      	mov	r3, r1
 800fd18:	4650      	mov	r0, sl
 800fd1a:	4659      	mov	r1, fp
 800fd1c:	f7f0 fade 	bl	80002dc <__adddf3>
 800fd20:	3601      	adds	r6, #1
 800fd22:	4682      	mov	sl, r0
 800fd24:	468b      	mov	fp, r1
 800fd26:	9b00      	ldr	r3, [sp, #0]
 800fd28:	429e      	cmp	r6, r3
 800fd2a:	dc01      	bgt.n	800fd30 <__kernel_rem_pio2+0x4c0>
 800fd2c:	42ae      	cmp	r6, r5
 800fd2e:	dde9      	ble.n	800fd04 <__kernel_rem_pio2+0x494>
 800fd30:	ab48      	add	r3, sp, #288	@ 0x120
 800fd32:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800fd36:	e9c5 ab00 	strd	sl, fp, [r5]
 800fd3a:	3c01      	subs	r4, #1
 800fd3c:	e6fd      	b.n	800fb3a <__kernel_rem_pio2+0x2ca>
 800fd3e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800fd40:	2b02      	cmp	r3, #2
 800fd42:	dc0b      	bgt.n	800fd5c <__kernel_rem_pio2+0x4ec>
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	dc35      	bgt.n	800fdb4 <__kernel_rem_pio2+0x544>
 800fd48:	d059      	beq.n	800fdfe <__kernel_rem_pio2+0x58e>
 800fd4a:	9b02      	ldr	r3, [sp, #8]
 800fd4c:	f003 0007 	and.w	r0, r3, #7
 800fd50:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800fd54:	ecbd 8b02 	vpop	{d8}
 800fd58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd5c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800fd5e:	2b03      	cmp	r3, #3
 800fd60:	d1f3      	bne.n	800fd4a <__kernel_rem_pio2+0x4da>
 800fd62:	9b05      	ldr	r3, [sp, #20]
 800fd64:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800fd68:	eb0d 0403 	add.w	r4, sp, r3
 800fd6c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800fd70:	4625      	mov	r5, r4
 800fd72:	46c2      	mov	sl, r8
 800fd74:	f1ba 0f00 	cmp.w	sl, #0
 800fd78:	dc69      	bgt.n	800fe4e <__kernel_rem_pio2+0x5de>
 800fd7a:	4645      	mov	r5, r8
 800fd7c:	2d01      	cmp	r5, #1
 800fd7e:	f300 8087 	bgt.w	800fe90 <__kernel_rem_pio2+0x620>
 800fd82:	9c05      	ldr	r4, [sp, #20]
 800fd84:	ab48      	add	r3, sp, #288	@ 0x120
 800fd86:	441c      	add	r4, r3
 800fd88:	2000      	movs	r0, #0
 800fd8a:	2100      	movs	r1, #0
 800fd8c:	f1b8 0f01 	cmp.w	r8, #1
 800fd90:	f300 809c 	bgt.w	800fecc <__kernel_rem_pio2+0x65c>
 800fd94:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800fd98:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800fd9c:	f1b9 0f00 	cmp.w	r9, #0
 800fda0:	f040 80a6 	bne.w	800fef0 <__kernel_rem_pio2+0x680>
 800fda4:	9b04      	ldr	r3, [sp, #16]
 800fda6:	e9c3 5600 	strd	r5, r6, [r3]
 800fdaa:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800fdae:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800fdb2:	e7ca      	b.n	800fd4a <__kernel_rem_pio2+0x4da>
 800fdb4:	9d05      	ldr	r5, [sp, #20]
 800fdb6:	ab48      	add	r3, sp, #288	@ 0x120
 800fdb8:	441d      	add	r5, r3
 800fdba:	4644      	mov	r4, r8
 800fdbc:	2000      	movs	r0, #0
 800fdbe:	2100      	movs	r1, #0
 800fdc0:	2c00      	cmp	r4, #0
 800fdc2:	da35      	bge.n	800fe30 <__kernel_rem_pio2+0x5c0>
 800fdc4:	f1b9 0f00 	cmp.w	r9, #0
 800fdc8:	d038      	beq.n	800fe3c <__kernel_rem_pio2+0x5cc>
 800fdca:	4602      	mov	r2, r0
 800fdcc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fdd0:	9c04      	ldr	r4, [sp, #16]
 800fdd2:	e9c4 2300 	strd	r2, r3, [r4]
 800fdd6:	4602      	mov	r2, r0
 800fdd8:	460b      	mov	r3, r1
 800fdda:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800fdde:	f7f0 fa7b 	bl	80002d8 <__aeabi_dsub>
 800fde2:	ad4a      	add	r5, sp, #296	@ 0x128
 800fde4:	2401      	movs	r4, #1
 800fde6:	45a0      	cmp	r8, r4
 800fde8:	da2b      	bge.n	800fe42 <__kernel_rem_pio2+0x5d2>
 800fdea:	f1b9 0f00 	cmp.w	r9, #0
 800fdee:	d002      	beq.n	800fdf6 <__kernel_rem_pio2+0x586>
 800fdf0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fdf4:	4619      	mov	r1, r3
 800fdf6:	9b04      	ldr	r3, [sp, #16]
 800fdf8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800fdfc:	e7a5      	b.n	800fd4a <__kernel_rem_pio2+0x4da>
 800fdfe:	9c05      	ldr	r4, [sp, #20]
 800fe00:	ab48      	add	r3, sp, #288	@ 0x120
 800fe02:	441c      	add	r4, r3
 800fe04:	2000      	movs	r0, #0
 800fe06:	2100      	movs	r1, #0
 800fe08:	f1b8 0f00 	cmp.w	r8, #0
 800fe0c:	da09      	bge.n	800fe22 <__kernel_rem_pio2+0x5b2>
 800fe0e:	f1b9 0f00 	cmp.w	r9, #0
 800fe12:	d002      	beq.n	800fe1a <__kernel_rem_pio2+0x5aa>
 800fe14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fe18:	4619      	mov	r1, r3
 800fe1a:	9b04      	ldr	r3, [sp, #16]
 800fe1c:	e9c3 0100 	strd	r0, r1, [r3]
 800fe20:	e793      	b.n	800fd4a <__kernel_rem_pio2+0x4da>
 800fe22:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fe26:	f7f0 fa59 	bl	80002dc <__adddf3>
 800fe2a:	f108 38ff 	add.w	r8, r8, #4294967295
 800fe2e:	e7eb      	b.n	800fe08 <__kernel_rem_pio2+0x598>
 800fe30:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800fe34:	f7f0 fa52 	bl	80002dc <__adddf3>
 800fe38:	3c01      	subs	r4, #1
 800fe3a:	e7c1      	b.n	800fdc0 <__kernel_rem_pio2+0x550>
 800fe3c:	4602      	mov	r2, r0
 800fe3e:	460b      	mov	r3, r1
 800fe40:	e7c6      	b.n	800fdd0 <__kernel_rem_pio2+0x560>
 800fe42:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800fe46:	f7f0 fa49 	bl	80002dc <__adddf3>
 800fe4a:	3401      	adds	r4, #1
 800fe4c:	e7cb      	b.n	800fde6 <__kernel_rem_pio2+0x576>
 800fe4e:	ed35 7b02 	vldmdb	r5!, {d7}
 800fe52:	ed8d 7b00 	vstr	d7, [sp]
 800fe56:	ed95 7b02 	vldr	d7, [r5, #8]
 800fe5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe5e:	ec53 2b17 	vmov	r2, r3, d7
 800fe62:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fe66:	f7f0 fa39 	bl	80002dc <__adddf3>
 800fe6a:	4602      	mov	r2, r0
 800fe6c:	460b      	mov	r3, r1
 800fe6e:	4606      	mov	r6, r0
 800fe70:	460f      	mov	r7, r1
 800fe72:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe76:	f7f0 fa2f 	bl	80002d8 <__aeabi_dsub>
 800fe7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fe7e:	f7f0 fa2d 	bl	80002dc <__adddf3>
 800fe82:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fe86:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800fe8a:	e9c5 6700 	strd	r6, r7, [r5]
 800fe8e:	e771      	b.n	800fd74 <__kernel_rem_pio2+0x504>
 800fe90:	ed34 7b02 	vldmdb	r4!, {d7}
 800fe94:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800fe98:	ec51 0b17 	vmov	r0, r1, d7
 800fe9c:	4652      	mov	r2, sl
 800fe9e:	465b      	mov	r3, fp
 800fea0:	ed8d 7b00 	vstr	d7, [sp]
 800fea4:	f7f0 fa1a 	bl	80002dc <__adddf3>
 800fea8:	4602      	mov	r2, r0
 800feaa:	460b      	mov	r3, r1
 800feac:	4606      	mov	r6, r0
 800feae:	460f      	mov	r7, r1
 800feb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800feb4:	f7f0 fa10 	bl	80002d8 <__aeabi_dsub>
 800feb8:	4652      	mov	r2, sl
 800feba:	465b      	mov	r3, fp
 800febc:	f7f0 fa0e 	bl	80002dc <__adddf3>
 800fec0:	3d01      	subs	r5, #1
 800fec2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fec6:	e9c4 6700 	strd	r6, r7, [r4]
 800feca:	e757      	b.n	800fd7c <__kernel_rem_pio2+0x50c>
 800fecc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fed0:	f7f0 fa04 	bl	80002dc <__adddf3>
 800fed4:	f108 38ff 	add.w	r8, r8, #4294967295
 800fed8:	e758      	b.n	800fd8c <__kernel_rem_pio2+0x51c>
 800feda:	bf00      	nop
 800fedc:	f3af 8000 	nop.w
	...
 800fee8:	41700000 	.word	0x41700000
 800feec:	3e700000 	.word	0x3e700000
 800fef0:	9b04      	ldr	r3, [sp, #16]
 800fef2:	9a04      	ldr	r2, [sp, #16]
 800fef4:	601d      	str	r5, [r3, #0]
 800fef6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800fefa:	605c      	str	r4, [r3, #4]
 800fefc:	609f      	str	r7, [r3, #8]
 800fefe:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800ff02:	60d3      	str	r3, [r2, #12]
 800ff04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ff08:	6110      	str	r0, [r2, #16]
 800ff0a:	6153      	str	r3, [r2, #20]
 800ff0c:	e71d      	b.n	800fd4a <__kernel_rem_pio2+0x4da>
 800ff0e:	bf00      	nop

0800ff10 <scalbn>:
 800ff10:	b570      	push	{r4, r5, r6, lr}
 800ff12:	ec55 4b10 	vmov	r4, r5, d0
 800ff16:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ff1a:	4606      	mov	r6, r0
 800ff1c:	462b      	mov	r3, r5
 800ff1e:	b991      	cbnz	r1, 800ff46 <scalbn+0x36>
 800ff20:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ff24:	4323      	orrs	r3, r4
 800ff26:	d03b      	beq.n	800ffa0 <scalbn+0x90>
 800ff28:	4b33      	ldr	r3, [pc, #204]	@ (800fff8 <scalbn+0xe8>)
 800ff2a:	4620      	mov	r0, r4
 800ff2c:	4629      	mov	r1, r5
 800ff2e:	2200      	movs	r2, #0
 800ff30:	f7f0 fb8a 	bl	8000648 <__aeabi_dmul>
 800ff34:	4b31      	ldr	r3, [pc, #196]	@ (800fffc <scalbn+0xec>)
 800ff36:	429e      	cmp	r6, r3
 800ff38:	4604      	mov	r4, r0
 800ff3a:	460d      	mov	r5, r1
 800ff3c:	da0f      	bge.n	800ff5e <scalbn+0x4e>
 800ff3e:	a326      	add	r3, pc, #152	@ (adr r3, 800ffd8 <scalbn+0xc8>)
 800ff40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff44:	e01e      	b.n	800ff84 <scalbn+0x74>
 800ff46:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ff4a:	4291      	cmp	r1, r2
 800ff4c:	d10b      	bne.n	800ff66 <scalbn+0x56>
 800ff4e:	4622      	mov	r2, r4
 800ff50:	4620      	mov	r0, r4
 800ff52:	4629      	mov	r1, r5
 800ff54:	f7f0 f9c2 	bl	80002dc <__adddf3>
 800ff58:	4604      	mov	r4, r0
 800ff5a:	460d      	mov	r5, r1
 800ff5c:	e020      	b.n	800ffa0 <scalbn+0x90>
 800ff5e:	460b      	mov	r3, r1
 800ff60:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ff64:	3936      	subs	r1, #54	@ 0x36
 800ff66:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ff6a:	4296      	cmp	r6, r2
 800ff6c:	dd0d      	ble.n	800ff8a <scalbn+0x7a>
 800ff6e:	2d00      	cmp	r5, #0
 800ff70:	a11b      	add	r1, pc, #108	@ (adr r1, 800ffe0 <scalbn+0xd0>)
 800ff72:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff76:	da02      	bge.n	800ff7e <scalbn+0x6e>
 800ff78:	a11b      	add	r1, pc, #108	@ (adr r1, 800ffe8 <scalbn+0xd8>)
 800ff7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff7e:	a318      	add	r3, pc, #96	@ (adr r3, 800ffe0 <scalbn+0xd0>)
 800ff80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff84:	f7f0 fb60 	bl	8000648 <__aeabi_dmul>
 800ff88:	e7e6      	b.n	800ff58 <scalbn+0x48>
 800ff8a:	1872      	adds	r2, r6, r1
 800ff8c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ff90:	428a      	cmp	r2, r1
 800ff92:	dcec      	bgt.n	800ff6e <scalbn+0x5e>
 800ff94:	2a00      	cmp	r2, #0
 800ff96:	dd06      	ble.n	800ffa6 <scalbn+0x96>
 800ff98:	f36f 531e 	bfc	r3, #20, #11
 800ff9c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ffa0:	ec45 4b10 	vmov	d0, r4, r5
 800ffa4:	bd70      	pop	{r4, r5, r6, pc}
 800ffa6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ffaa:	da08      	bge.n	800ffbe <scalbn+0xae>
 800ffac:	2d00      	cmp	r5, #0
 800ffae:	a10a      	add	r1, pc, #40	@ (adr r1, 800ffd8 <scalbn+0xc8>)
 800ffb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ffb4:	dac3      	bge.n	800ff3e <scalbn+0x2e>
 800ffb6:	a10e      	add	r1, pc, #56	@ (adr r1, 800fff0 <scalbn+0xe0>)
 800ffb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ffbc:	e7bf      	b.n	800ff3e <scalbn+0x2e>
 800ffbe:	3236      	adds	r2, #54	@ 0x36
 800ffc0:	f36f 531e 	bfc	r3, #20, #11
 800ffc4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ffc8:	4620      	mov	r0, r4
 800ffca:	4b0d      	ldr	r3, [pc, #52]	@ (8010000 <scalbn+0xf0>)
 800ffcc:	4629      	mov	r1, r5
 800ffce:	2200      	movs	r2, #0
 800ffd0:	e7d8      	b.n	800ff84 <scalbn+0x74>
 800ffd2:	bf00      	nop
 800ffd4:	f3af 8000 	nop.w
 800ffd8:	c2f8f359 	.word	0xc2f8f359
 800ffdc:	01a56e1f 	.word	0x01a56e1f
 800ffe0:	8800759c 	.word	0x8800759c
 800ffe4:	7e37e43c 	.word	0x7e37e43c
 800ffe8:	8800759c 	.word	0x8800759c
 800ffec:	fe37e43c 	.word	0xfe37e43c
 800fff0:	c2f8f359 	.word	0xc2f8f359
 800fff4:	81a56e1f 	.word	0x81a56e1f
 800fff8:	43500000 	.word	0x43500000
 800fffc:	ffff3cb0 	.word	0xffff3cb0
 8010000:	3c900000 	.word	0x3c900000
 8010004:	00000000 	.word	0x00000000

08010008 <floor>:
 8010008:	ec51 0b10 	vmov	r0, r1, d0
 801000c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010014:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8010018:	2e13      	cmp	r6, #19
 801001a:	460c      	mov	r4, r1
 801001c:	4605      	mov	r5, r0
 801001e:	4680      	mov	r8, r0
 8010020:	dc34      	bgt.n	801008c <floor+0x84>
 8010022:	2e00      	cmp	r6, #0
 8010024:	da17      	bge.n	8010056 <floor+0x4e>
 8010026:	a332      	add	r3, pc, #200	@ (adr r3, 80100f0 <floor+0xe8>)
 8010028:	e9d3 2300 	ldrd	r2, r3, [r3]
 801002c:	f7f0 f956 	bl	80002dc <__adddf3>
 8010030:	2200      	movs	r2, #0
 8010032:	2300      	movs	r3, #0
 8010034:	f7f0 fd98 	bl	8000b68 <__aeabi_dcmpgt>
 8010038:	b150      	cbz	r0, 8010050 <floor+0x48>
 801003a:	2c00      	cmp	r4, #0
 801003c:	da55      	bge.n	80100ea <floor+0xe2>
 801003e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8010042:	432c      	orrs	r4, r5
 8010044:	2500      	movs	r5, #0
 8010046:	42ac      	cmp	r4, r5
 8010048:	4c2b      	ldr	r4, [pc, #172]	@ (80100f8 <floor+0xf0>)
 801004a:	bf08      	it	eq
 801004c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8010050:	4621      	mov	r1, r4
 8010052:	4628      	mov	r0, r5
 8010054:	e023      	b.n	801009e <floor+0x96>
 8010056:	4f29      	ldr	r7, [pc, #164]	@ (80100fc <floor+0xf4>)
 8010058:	4137      	asrs	r7, r6
 801005a:	ea01 0307 	and.w	r3, r1, r7
 801005e:	4303      	orrs	r3, r0
 8010060:	d01d      	beq.n	801009e <floor+0x96>
 8010062:	a323      	add	r3, pc, #140	@ (adr r3, 80100f0 <floor+0xe8>)
 8010064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010068:	f7f0 f938 	bl	80002dc <__adddf3>
 801006c:	2200      	movs	r2, #0
 801006e:	2300      	movs	r3, #0
 8010070:	f7f0 fd7a 	bl	8000b68 <__aeabi_dcmpgt>
 8010074:	2800      	cmp	r0, #0
 8010076:	d0eb      	beq.n	8010050 <floor+0x48>
 8010078:	2c00      	cmp	r4, #0
 801007a:	bfbe      	ittt	lt
 801007c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8010080:	4133      	asrlt	r3, r6
 8010082:	18e4      	addlt	r4, r4, r3
 8010084:	ea24 0407 	bic.w	r4, r4, r7
 8010088:	2500      	movs	r5, #0
 801008a:	e7e1      	b.n	8010050 <floor+0x48>
 801008c:	2e33      	cmp	r6, #51	@ 0x33
 801008e:	dd0a      	ble.n	80100a6 <floor+0x9e>
 8010090:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8010094:	d103      	bne.n	801009e <floor+0x96>
 8010096:	4602      	mov	r2, r0
 8010098:	460b      	mov	r3, r1
 801009a:	f7f0 f91f 	bl	80002dc <__adddf3>
 801009e:	ec41 0b10 	vmov	d0, r0, r1
 80100a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100a6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80100aa:	f04f 37ff 	mov.w	r7, #4294967295
 80100ae:	40df      	lsrs	r7, r3
 80100b0:	4207      	tst	r7, r0
 80100b2:	d0f4      	beq.n	801009e <floor+0x96>
 80100b4:	a30e      	add	r3, pc, #56	@ (adr r3, 80100f0 <floor+0xe8>)
 80100b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ba:	f7f0 f90f 	bl	80002dc <__adddf3>
 80100be:	2200      	movs	r2, #0
 80100c0:	2300      	movs	r3, #0
 80100c2:	f7f0 fd51 	bl	8000b68 <__aeabi_dcmpgt>
 80100c6:	2800      	cmp	r0, #0
 80100c8:	d0c2      	beq.n	8010050 <floor+0x48>
 80100ca:	2c00      	cmp	r4, #0
 80100cc:	da0a      	bge.n	80100e4 <floor+0xdc>
 80100ce:	2e14      	cmp	r6, #20
 80100d0:	d101      	bne.n	80100d6 <floor+0xce>
 80100d2:	3401      	adds	r4, #1
 80100d4:	e006      	b.n	80100e4 <floor+0xdc>
 80100d6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80100da:	2301      	movs	r3, #1
 80100dc:	40b3      	lsls	r3, r6
 80100de:	441d      	add	r5, r3
 80100e0:	4545      	cmp	r5, r8
 80100e2:	d3f6      	bcc.n	80100d2 <floor+0xca>
 80100e4:	ea25 0507 	bic.w	r5, r5, r7
 80100e8:	e7b2      	b.n	8010050 <floor+0x48>
 80100ea:	2500      	movs	r5, #0
 80100ec:	462c      	mov	r4, r5
 80100ee:	e7af      	b.n	8010050 <floor+0x48>
 80100f0:	8800759c 	.word	0x8800759c
 80100f4:	7e37e43c 	.word	0x7e37e43c
 80100f8:	bff00000 	.word	0xbff00000
 80100fc:	000fffff 	.word	0x000fffff

08010100 <_init>:
 8010100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010102:	bf00      	nop
 8010104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010106:	bc08      	pop	{r3}
 8010108:	469e      	mov	lr, r3
 801010a:	4770      	bx	lr

0801010c <_fini>:
 801010c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801010e:	bf00      	nop
 8010110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010112:	bc08      	pop	{r3}
 8010114:	469e      	mov	lr, r3
 8010116:	4770      	bx	lr
