// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "Vtop__Syms.h"


VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+1,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3,"stb_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+4,"nshot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5,"mem_write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+6,"mem_write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+7,"proc_write_sel",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+8,"mem_write_sel",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+9,"mem_write_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10,"buf_read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+11+i*2,"adc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 63,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declArray(c+15+i*8,"dac",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 255,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+143+i*2,"acc_read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 63,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+159+i*2,"acq_read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 63,0);
    }
    tracep->pushNamePrefix("dsp_sim_toplevel ");
    tracep->declBus(c+71431,"DEBUG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB1_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"LB1_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB2_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"LB2_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB3_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71434,"LB3_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB4_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71434,"LB4_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71435,"DAC_AXIS_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71436,"ADC_AXIS_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"BRAMADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71437,"NPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71438,"NADC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71437,"NDLO1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71439,"NDLO2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71440,"NDAC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71441,"NDACMON",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71438,"NACQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71441,"RDLOINTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71440,"RDRVINTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NCFGRESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71443,"NDSPRESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NPSRESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NADC3RESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71446,"ACCBUF_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"ACCBUF_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71447,"ACCBUF_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"ACCBUF_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71436,"ACCBUF_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71448,"ACCBUF_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"ACQBUF_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"ACQBUF_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"ACQBUF_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"ACQBUF_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71436,"ACQBUF_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"ACQBUF_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71446,"COMMAND_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71453,"COMMAND_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71447,"COMMAND_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"COMMAND_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"COMMAND_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"COMMAND_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"DACMON_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"DACMON_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"DACMON_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"DACMON_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71435,"DACMON_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"DACMON_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71437,"QDRVENV_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"QDRVENV_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71435,"QDRVENV_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"QDRVENV_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"QDRVENV_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"QDRVENV_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"QDRVFREQ_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"QDRVFREQ_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"QDRVFREQ_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"QDRVFREQ_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"QDRVFREQ_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"QDRVFREQ_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDLOENV_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDLOENV_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDLOENV_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDLOENV_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDLOENV_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDLOENV_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"RDLOFREQ_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71453,"RDLOFREQ_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"RDLOFREQ_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71446,"RDLOFREQ_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDLOFREQ_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71447,"RDLOFREQ_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDRVENV_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDRVENV_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDRVENV_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDRVENV_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDRVENV_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDRVENV_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"RDRVFREQ_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"RDRVFREQ_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"RDRVFREQ_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"RDRVFREQ_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDRVFREQ_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"RDRVFREQ_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"SDBUF_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"SDBUF_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71448,"SDBUF_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"SDBUF_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"SDBUF_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71448,"SDBUF_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+163,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+164,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+165,"stb_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+166,"nshot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+167,"mem_write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+168,"mem_write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+169,"proc_write_sel",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+170,"mem_write_sel",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+171,"mem_write_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+172,"buf_read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+173+i*2,"adc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 63,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declArray(c+177+i*8,"dac",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 255,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+305+i*2,"acc_read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 63,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+321+i*2,"acq_read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 63,0);
    }
    tracep->pushNamePrefix("dspmod ");
    tracep->declBus(c+71431,"DEBUG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB1_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"LB1_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB2_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"LB2_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB3_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71434,"LB3_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB4_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71434,"LB4_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71435,"DAC_AXIS_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71436,"ADC_AXIS_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"BRAMADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71437,"NPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71438,"NADC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71437,"NDLO1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71439,"NDLO2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71440,"NDAC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71441,"NDACMON",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71438,"NACQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71441,"RDLOINTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71440,"RDRVINTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NCFGRESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71443,"NDSPRESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NPSRESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NADC3RESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71446,"ACCBUF_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"ACCBUF_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71447,"ACCBUF_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"ACCBUF_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71436,"ACCBUF_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71448,"ACCBUF_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"ACQBUF_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"ACQBUF_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"ACQBUF_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"ACQBUF_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71436,"ACQBUF_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"ACQBUF_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71446,"COMMAND_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71453,"COMMAND_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71447,"COMMAND_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"COMMAND_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"COMMAND_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"COMMAND_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"DACMON_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"DACMON_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"DACMON_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"DACMON_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71435,"DACMON_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"DACMON_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71437,"QDRVENV_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"QDRVENV_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71435,"QDRVENV_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"QDRVENV_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"QDRVENV_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"QDRVENV_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"QDRVFREQ_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"QDRVFREQ_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"QDRVFREQ_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"QDRVFREQ_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"QDRVFREQ_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"QDRVFREQ_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDLOENV_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDLOENV_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDLOENV_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDLOENV_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDLOENV_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDLOENV_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"RDLOFREQ_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71453,"RDLOFREQ_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"RDLOFREQ_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71446,"RDLOFREQ_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDLOFREQ_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71447,"RDLOFREQ_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDRVENV_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDRVENV_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDRVENV_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDRVENV_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDRVENV_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDRVENV_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"RDRVFREQ_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"RDRVFREQ_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"RDRVFREQ_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"RDRVFREQ_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDRVFREQ_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"RDRVFREQ_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"SDBUF_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"SDBUF_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71448,"SDBUF_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"SDBUF_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"SDBUF_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71448,"SDBUF_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71456,"INIT_acqbuf0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_acqbuf1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_dacmon0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_dacmon1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_dacmon2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_dacmon3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71457,"TCNTWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+325,"procreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+326,"procreset_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+327,"lastshotdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+328,"done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+329,"nshot",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+330,"stbprocend",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+331,"procdone",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+332,"procdone_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+333,"nobusy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+334,"nobusy_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+335,"shotcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+336,"nextshotcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+337,"currentshotcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+338,"proccorereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+339,"update_lastshotdone",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+340,"lastshotdone_true",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+341,"fproc_meas_input",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+342,"fproc_meas_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+343+i*1,"state_dbg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 3,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+351+i*1,"nextstate_dbg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 3,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declArray(c+359+i*8,"rdrvxin1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declArray(c+423+i*8,"rdrvyin1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declArray(c+487+i*8,"rdrvxin2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+-1), 255,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declArray(c+503+i*8,"rdrvyin2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+-1), 255,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+519+i*2,"adc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declQuad(c+523+i*2,"dacundersample",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);
    }
    tracep->declQuad(c+555,"mixbb1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+557,"mixbb2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBus(c+559,"resetacc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+71442,"NDLO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+560+i*2,"data_accbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+576+i*1,"addr_accbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 9,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+584+i*1,"addr_sdbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 9,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+592+i*1,"locklast_accbuf",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+600+i*1,"locklast_sdbuf",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+608+i*1,"we_accbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+616+i*1,"we_sdbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+624+i*1,"nn_idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+632+i*1,"nn_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+640+i*1,"nn_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+648+i*1,"inference_prob",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 17,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+656+i*1,"inference_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+664+i*8,"dac",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    {
        const char* __VenumItemNames[]
        = {"IDLE", "START", "PROCRUN", "ELEMBUSY", 
                                "MORESHOT", "SHOTADD", 
                                "DONE"};
        const char* __VenumItemValues[]
        = {"0", "1", "11", "10", "110", "111", "101"};
        tracep->declDTypeEnum(1, "dsp.__typeimpenum1", 7, 32, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+696,"state",1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->declBus(c+697,"nextstate",1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->declBit(c+698,"shotadd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("acqpztifwire ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("acqpztifwire[0] ");
    tracep->declBit(c+699,"stb_start_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("acqpztifwire[1] ");
    tracep->declBit(c+700,"stb_start_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("concat ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("dacmonpztifwire ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("dacmonpztifwire[0] ");
    tracep->declBit(c+701,"stb_start_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("dacmonpztifwire[1] ");
    tracep->declBit(c+702,"stb_start_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("dacmonpztifwire[2] ");
    tracep->declBit(c+703,"stb_start_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("dacmonpztifwire[3] ");
    tracep->declBit(c+704,"stb_start_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("fproc ");
    tracep->declBus(c+71442,"N_CORES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"N_MEAS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+705,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+706,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+707,"meas",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+708,"meas_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+709,"core_arm_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+710+i*1,"meas_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);
    }
    tracep->declBus(c+718,"meas_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+71460,"IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"READY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk3 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk4 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk5 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk7 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk8 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk8[0] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[10] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[11] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[12] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[13] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[14] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[15] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[1] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[2] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[3] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[4] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[5] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[6] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[7] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[8] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk8[9] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("procinst ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("procinst[0] ");
    tracep->pushNamePrefix("qdrvelemconn ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+719,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+720,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+736,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+737,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+753,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+754,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+755,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+757,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+758,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+759,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+760,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+761,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+762,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+778,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+794,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+810,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+811,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+812,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declArray(c+813,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+829,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+845,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+861,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71442,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+862,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+863,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+864,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+865,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+866,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+867,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 239,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rdrvelemconn ");
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+875,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+876,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+877,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+878,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+894,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+895,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+896,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+898,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+899,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+900,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+901,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+902,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+903,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+919,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+935,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+951,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+952,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+953,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+954,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+955,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+971,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+987,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+988,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+989,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+990,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+991,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+992,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+993,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("procinst[1] ");
    tracep->pushNamePrefix("qdrvelemconn ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1005,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+1006,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+1022,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+1023,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1039,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+1040,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+1041,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+1043,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1044,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1045,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1046,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1047,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+1048,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1064,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1080,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+1096,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1097,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1098,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declArray(c+1099,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1115,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1131,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+1147,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71442,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1148,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1150,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1151,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+1152,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+1153,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 239,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rdrvelemconn ");
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1161,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+1162,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1163,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+1164,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1180,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+1181,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+1182,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+1184,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1185,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1186,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1187,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1188,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+1189,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1205,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1221,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+1237,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1238,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1239,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1240,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+1241,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1257,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+1273,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1274,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1275,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1276,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+1277,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+1278,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+1279,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("procinst[2] ");
    tracep->pushNamePrefix("qdrvelemconn ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1291,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+1292,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+1308,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+1309,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1325,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+1326,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+1327,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+1329,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1330,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1331,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1332,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1333,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+1334,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1350,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1366,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+1382,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1383,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1384,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declArray(c+1385,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1401,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1417,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+1433,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71442,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1434,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1435,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1436,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1437,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+1438,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+1439,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 239,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rdrvelemconn ");
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1447,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+1448,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1449,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+1450,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1466,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+1467,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+1468,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+1470,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1471,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1472,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1473,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1474,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+1475,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1491,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1507,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+1523,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1524,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1525,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1526,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+1527,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1543,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+1559,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1560,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1562,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+1563,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+1564,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+1565,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("procinst[3] ");
    tracep->pushNamePrefix("qdrvelemconn ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1577,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+1578,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+1594,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+1595,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+1612,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+1613,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+1615,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1616,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1617,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1618,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1619,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+1620,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1636,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1652,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+1668,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1669,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1670,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declArray(c+1671,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1687,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1703,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+1719,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71442,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1720,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1721,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1722,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1723,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+1724,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+1725,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 239,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rdrvelemconn ");
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1733,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+1734,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1735,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+1736,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1752,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+1753,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+1754,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+1756,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1757,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1758,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1759,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1760,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+1761,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1777,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1793,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+1809,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1810,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1811,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1812,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+1813,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1829,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+1845,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1846,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1847,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1848,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+1849,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+1850,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+1851,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("procinst[4] ");
    tracep->pushNamePrefix("qdrvelemconn ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1863,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+1864,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+1880,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+1881,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1897,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+1898,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+1899,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+1901,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1902,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1903,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1904,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1905,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+1906,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1922,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1938,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+1954,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1955,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1956,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declArray(c+1957,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1973,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+1989,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+2005,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71442,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+2006,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2007,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2008,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+2009,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+2010,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+2011,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 239,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rdrvelemconn ");
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2019,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+2020,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+2021,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+2022,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2038,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+2039,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+2040,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+2042,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+2043,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2044,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2045,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2046,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+2047,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2063,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2079,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+2095,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2096,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2097,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2098,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+2099,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2115,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+2131,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+2132,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2133,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2134,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+2135,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+2136,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+2137,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("procinst[5] ");
    tracep->pushNamePrefix("qdrvelemconn ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2149,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+2150,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+2166,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+2167,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2183,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+2184,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+2185,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+2187,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+2188,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2189,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2190,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2191,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+2192,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2208,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2224,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+2240,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+2241,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+2242,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declArray(c+2243,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2259,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2275,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+2291,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71442,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+2292,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2293,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2294,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+2295,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+2296,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+2297,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 239,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rdrvelemconn ");
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2305,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+2306,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+2307,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+2308,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2324,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+2325,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+2326,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+2328,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+2329,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2330,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2331,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2332,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+2333,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2349,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2365,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+2381,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2382,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2383,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2384,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+2385,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2401,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+2417,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+2418,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2419,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2420,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+2421,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+2422,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+2423,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("procinst[6] ");
    tracep->pushNamePrefix("qdrvelemconn ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2435,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+2436,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+2452,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+2453,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2469,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+2470,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+2471,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+2473,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+2474,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2475,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2476,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2477,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+2478,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2494,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2510,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+2526,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+2527,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+2528,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declArray(c+2529,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2545,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2561,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+2577,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71442,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+2578,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2579,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2580,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+2581,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+2582,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+2583,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 239,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rdrvelemconn ");
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2591,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+2592,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+2593,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+2594,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2610,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+2611,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+2612,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+2614,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+2615,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2616,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2617,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2618,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+2619,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2635,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2651,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+2667,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2668,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2669,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2670,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+2671,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2687,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+2703,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+2704,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2705,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2706,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+2707,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+2708,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+2709,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("procinst[7] ");
    tracep->pushNamePrefix("qdrvelemconn ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2721,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+2722,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+2738,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+2739,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2755,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+2756,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+2757,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+2759,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+2760,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2761,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2762,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2763,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+2764,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2780,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2796,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+2812,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+2813,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+2814,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declArray(c+2815,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2831,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2847,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+2863,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71442,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+2864,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2865,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2866,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+2867,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+2868,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+2869,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 239,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rdrvelemconn ");
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2877,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+2878,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+2879,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+2880,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+2896,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+2897,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+2898,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+2900,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+2901,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2902,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2903,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+2904,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+2905,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2921,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2937,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBus(c+2953,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2954,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2955,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+2956,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+2957,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declArray(c+2973,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 511,0);
    tracep->declBit(c+2989,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+2990,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2991,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2992,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+2993,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+2994,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+2995,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("qdrvouts ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qdrvouts[0] ");
    tracep->pushNamePrefix("qdrvout ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3007,"valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+3008,"multix",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declArray(c+3016,"multiy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("qdrvouts[1] ");
    tracep->pushNamePrefix("qdrvout ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3024,"valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+3025,"multix",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declArray(c+3033,"multiy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("qdrvouts[2] ");
    tracep->pushNamePrefix("qdrvout ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3041,"valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+3042,"multix",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declArray(c+3050,"multiy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("qdrvouts[3] ");
    tracep->pushNamePrefix("qdrvout ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3058,"valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+3059,"multix",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declArray(c+3067,"multiy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("qdrvouts[4] ");
    tracep->pushNamePrefix("qdrvout ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3075,"valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+3076,"multix",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declArray(c+3084,"multiy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("qdrvouts[5] ");
    tracep->pushNamePrefix("qdrvout ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3092,"valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+3093,"multix",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declArray(c+3101,"multiy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("qdrvouts[6] ");
    tracep->pushNamePrefix("qdrvout ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3109,"valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+3110,"multix",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declArray(c+3118,"multiy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("qdrvouts[7] ");
    tracep->pushNamePrefix("qdrvout ");
    tracep->declBus(c+71442,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71462,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3126,"valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+3127,"multix",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declArray(c+3135,"multiy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rdlomixacc ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rdlomixacc[0] ");
    tracep->declBit(c+3143,"accvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rdlomixacc[1] ");
    tracep->declBit(c+3144,"accvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rdlomixacc[2] ");
    tracep->declBit(c+3145,"accvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rdlomixacc[3] ");
    tracep->declBit(c+3146,"accvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rdlomixacc[4] ");
    tracep->declBit(c+3147,"accvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rdlomixacc[5] ");
    tracep->declBit(c+3148,"accvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rdlomixacc[6] ");
    tracep->declBit(c+3149,"accvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rdlomixacc[7] ");
    tracep->declBit(c+3150,"accvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rdrvelemout1 ");
    tracep->declBus(c+71467,"DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"SLICEWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3151,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declArray(c+3152+i*8,"xin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 255,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declArray(c+3216+i*8,"yin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 255,0);
    }
    tracep->declBit(c+3280,"valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+3281,"xout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declArray(c+3289,"yout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->pushNamePrefix("stepslice ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stepslice[0] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3297+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3305+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3313,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+3314,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3315,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3316+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3324,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3325,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3326,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3327+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3335,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3336,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3337,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3338,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3339,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3340,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3341,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3342,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3343,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3344,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3345,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3346,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3347,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3348,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3349+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3353+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3357+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3361,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3362+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3370,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3371,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3372,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3373+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3381,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3382,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3383,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3384,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3385,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3386,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3387,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3388,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3389,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3390,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3391,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3392,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3393,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3394,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3395+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3399+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3403+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[10] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3407+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3415+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3423,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+3424,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3425,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3426+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3434,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3435,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3436,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3437+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3445,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3446,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3447,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3448,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3449,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3450,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3451,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3452,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3453,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3454,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3455,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3456,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3457,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3458,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3459+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3463+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3467+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3471,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3472+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3480,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3481,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3482,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3483+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3491,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3492,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3493,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3494,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3495,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3496,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3497,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3498,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3499,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3500,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3501,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3502,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3503,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3504,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3505+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3509+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3513+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[11] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3517+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3525+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3533,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+3534,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3535,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3536+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3544,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3545,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3546,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3547+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3555,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3556,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3557,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3558,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3559,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3560,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3561,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3562,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3563,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3564,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3565,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3566,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3567,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3568,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3569+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3573+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3577+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3581,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3582+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3590,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3591,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3592,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3593+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3601,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3602,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3603,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3604,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3605,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3606,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3607,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3608,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3609,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3610,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3611,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3612,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3613,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3614,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3615+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3619+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3623+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[12] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3627+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3635+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3643,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+3644,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3645,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3646+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3654,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3655,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3656,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3657+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3665,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3666,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3667,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3668,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3669,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3670,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3671,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3672,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3673,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3674,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3675,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3676,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3677,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3678,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3679+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3683+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3687+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3691,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3692+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3700,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3701,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3702,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3703+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3711,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3712,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3713,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3714,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3715,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3716,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3717,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3718,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3719,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3720,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3721,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3722,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3723,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3724,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3725+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3729+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3733+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[13] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3737+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3745+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3753,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+3754,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3755,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3756+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3764,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3765,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3766,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3767+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3775,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3776,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3777,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3778,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3779,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3780,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3781,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3782,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3783,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3784,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3785,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3786,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3787,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3788,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3789+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3793+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3797+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3801,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3802+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3810,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3811,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3812,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3813+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3821,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3822,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3823,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3824,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3825,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3826,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3827,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3828,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3829,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3830,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3831,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3832,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3833,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3834,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3835+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3839+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3843+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[14] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3847+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3855+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3863,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+3864,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3865,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3866+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3874,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3875,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3876,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3877+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3885,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3886,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3887,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3888,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3889,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3890,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3891,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3892,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3893,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3894,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3895,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3896,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3897,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3898,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3899+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3903+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3907+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3911,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3912+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3920,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3921,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3922,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3923+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3931,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3932,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3933,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3934,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3935,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3936,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+3937,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3938,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3939,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3940,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+3941,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3942,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3943,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3944,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3945+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3949+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+3953+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[15] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3957+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3965+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3973,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+3974,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+3975,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3976+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3984,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+3985,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3986,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+3987+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+3995,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+3996,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+3997,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3998,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+3999,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4000,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4001,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4002,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4003,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4004,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4005,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4006,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4007,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4008,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4009+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4013+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4017+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4021,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4022+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4030,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4031,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4032,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4033+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4041,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4042,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4043,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4044,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4045,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4046,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4047,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4048,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4049,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4050,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4051,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4052,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4053,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4054,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4055+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4059+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4063+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[1] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4067+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4075+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4083,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+4084,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4085,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4086+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4094,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4095,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4096,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4097+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4105,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4106,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4107,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4108,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4109,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4110,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4111,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4112,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4113,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4114,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4115,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4116,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4117,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4118,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4119+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4123+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4127+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4131,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4132+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4140,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4141,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4142,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4143+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4151,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4152,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4153,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4154,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4155,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4156,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4157,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4158,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4159,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4160,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4161,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4162,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4163,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4164,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4165+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4169+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4173+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[2] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4177+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4185+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4193,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+4194,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4195,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4196+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4204,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4205,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4206,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4207+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4215,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4216,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4217,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4218,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4219,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4220,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4221,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4222,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4223,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4224,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4225,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4226,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4227,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4228,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4229+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4233+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4237+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4241,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4242+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4250,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4251,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4252,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4253+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4261,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4262,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4263,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4264,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4265,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4266,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4267,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4268,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4269,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4270,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4271,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4272,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4273,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4274,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4275+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4279+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4283+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[3] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4287+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4295+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4303,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+4304,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4305,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4306+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4314,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4315,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4316,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4317+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4325,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4326,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4327,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4328,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4329,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4330,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4331,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4332,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4333,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4334,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4335,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4336,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4337,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4338,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4339+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4343+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4347+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4351,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4352+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4360,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4361,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4362,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4363+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4371,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4372,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4373,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4374,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4375,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4376,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4377,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4378,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4379,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4380,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4381,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4382,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4383,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4384,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4385+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4389+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4393+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[4] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4397+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4405+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4413,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+4414,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4415,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4416+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4424,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4425,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4426,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4427+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4435,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4436,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4437,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4438,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4439,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4440,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4441,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4442,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4443,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4444,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4445,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4446,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4447,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4448,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4449+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4453+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4457+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4461,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4462+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4470,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4471,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4472,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4473+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4481,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4482,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4483,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4484,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4485,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4486,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4487,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4488,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4489,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4490,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4491,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4492,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4493,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4494,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4495+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4499+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4503+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[5] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4507+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4515+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4523,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+4524,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4525,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4526+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4534,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4535,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4536,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4537+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4545,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4546,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4547,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4548,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4549,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4550,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4551,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4552,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4553,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4554,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4555,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4556,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4557,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4558,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4559+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4563+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4567+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4571,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4572+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4580,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4581,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4582,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4583+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4591,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4592,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4593,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4594,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4595,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4596,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4597,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4598,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4599,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4600,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4601,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4602,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4603,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4604,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4605+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4609+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4613+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[6] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4617+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4625+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4633,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+4634,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4635,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4636+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4644,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4645,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4646,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4647+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4655,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4656,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4657,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4658,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4659,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4660,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4661,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4662,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4663,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4664,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4665,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4666,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4667,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4668,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4669+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4673+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4677+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4681,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4682+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4690,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4691,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4692,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4693+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4701,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4702,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4703,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4704,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4705,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4706,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4707,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4708,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4709,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4710,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4711,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4712,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4713,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4714,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4715+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4719+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4723+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[7] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4727+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4735+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4743,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+4744,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4745,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4746+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4754,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4755,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4756,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4757+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4765,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4766,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4767,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4768,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4769,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4770,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4771,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4772,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4773,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4774,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4775,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4776,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4777,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4778,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4779+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4783+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4787+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4791,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4792+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4800,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4801,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4802,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4803+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4811,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4812,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4813,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4814,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4815,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4816,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4817,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4818,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4819,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4820,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4821,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4822,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4823,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4824,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4825+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4829+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4833+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[8] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4837+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4845+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4853,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+4854,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4855,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4856+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4864,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4865,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4866,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4867+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4875,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4876,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4877,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4878,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4879,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4880,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4881,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4882,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4883,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4884,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4885,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4886,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4887,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4888,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4889+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4893+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4897+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4901,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4902+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4910,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4911,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4912,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4913+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4921,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4922,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4923,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4924,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4925,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4926,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4927,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4928,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4929,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4930,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4931,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4932,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4933,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4934,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4935+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4939+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4943+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("stepslice[9] ");
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4947+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4955+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4963,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+4964,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+4965,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4966+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4974,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+4975,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4976,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+4977+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+4985,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+4986,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+4987,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4988,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4989,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4990,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+4991,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4992,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4993,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4994,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+4995,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4996,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4997,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+4998,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4999+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+5003+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+5007+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5011,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+5012+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5020,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5021,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5022,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71444,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+5023+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5031,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+5032,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5033,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5034,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5035,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5036,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+5037,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5038,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5039,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5040,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+5041,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5042,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5043,"[2]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5044,"[3]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1[0] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+5045+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[1] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+5049+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("l1[2] ");
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+5053+i*1,"vtemp_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->pushNamePrefix("l2 ");
    tracep->popNamePrefix(5);
    tracep->pushNamePrefix("rdrvelemout2 ");
    tracep->declBus(c+71467,"DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"SLICEWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5057,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declArray(c+5058+i*8,"xin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 255,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declArray(c+5074+i*8,"yin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 255,0);
    }
    tracep->declBit(c+5090,"valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+5091,"xout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declArray(c+5099,"yout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 255,0);
    tracep->declBus(c+71464,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->pushNamePrefix("stepslice ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stepslice[0] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5107+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5109+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5111,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5112,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5113,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5114+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5116,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5117,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5118,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5119+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5120,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5121,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5122,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5123,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5124,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5125,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5126,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5127+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5129,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5130,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5131,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5132+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5133,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5134,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5135,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5136,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5137,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5138,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[10] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5139+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5141+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5143,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5144,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5145,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5146+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5148,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5149,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5150,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5151+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5152,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5153,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5154,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5155,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5156,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5157,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5158,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5159+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5161,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5162,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5163,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5164+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5165,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5166,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5167,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5168,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5169,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5170,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[11] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5171+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5173+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5175,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5176,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5177,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5178+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5180,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5181,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5182,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5183+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5184,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5185,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5186,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5187,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5188,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5189,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5190,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5191+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5193,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5194,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5195,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5196+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5197,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5198,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5199,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5200,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5201,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5202,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[12] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5203+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5205+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5207,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5208,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5209,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5210+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5212,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5213,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5214,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5215+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5216,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5217,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5218,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5219,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5220,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5221,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5222,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5223+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5225,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5226,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5227,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5228+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5229,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5230,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5231,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5232,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5233,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5234,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[13] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5235+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5237+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5239,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5240,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5241,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5242+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5244,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5245,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5246,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5247+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5248,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5249,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5250,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5251,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5252,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5253,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5254,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5255+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5257,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5258,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5259,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5260+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5261,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5262,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5263,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5264,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5265,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5266,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[14] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5267+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5269+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5271,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5272,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5273,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5274+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5276,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5277,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5278,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5279+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5280,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5281,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5282,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5283,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5284,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5285,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5286,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5287+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5289,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5290,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5291,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5292+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5293,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5294,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5295,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5296,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5297,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5298,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[15] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5299+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5301+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5303,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5304,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5305,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5306+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5308,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5309,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5310,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5311+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5312,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5313,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5314,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5315,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5316,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5317,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5318,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5319+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5321,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5322,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5323,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5324+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5325,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5326,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5327,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5328,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5329,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5330,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[1] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5331+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5333+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5335,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5336,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5337,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5338+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5340,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5341,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5342,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5343+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5344,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5345,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5346,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5347,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5348,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5349,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5350,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5351+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5353,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5354,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5355,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5356+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5357,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5358,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5359,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5360,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5361,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5362,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[2] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5363+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5365+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5367,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5368,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5369,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5370+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5372,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5373,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5374,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5375+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5376,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5377,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5378,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5379,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5380,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5381,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5382,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5383+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5385,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5386,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5387,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5388+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5389,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5390,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5391,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5392,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5393,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5394,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[3] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5395+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5397+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5399,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5400,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5401,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5402+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5404,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5405,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5406,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5407+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5408,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5409,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5410,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5411,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5412,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5413,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5414,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5415+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5417,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5418,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5419,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5420+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5421,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5422,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5423,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5424,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5425,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5426,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[4] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5427+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5429+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5431,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5432,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5433,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5434+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5436,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5437,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5438,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5439+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5440,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5441,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5442,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5443,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5444,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5445,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5446,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5447+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5449,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5450,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5451,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5452+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5453,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5454,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5455,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5456,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5457,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5458,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[5] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5459+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5461+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5463,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5464,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5465,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5466+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5468,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5469,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5470,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5471+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5472,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5473,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5474,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5475,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5476,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5477,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5478,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5479+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5481,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5482,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5483,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5484+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5485,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5486,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5487,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5488,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5489,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5490,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[6] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5491+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5493+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5495,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5496,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5497,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5498+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5500,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5501,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5502,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5503+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5504,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5505,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5506,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5507,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5508,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5509,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5510,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5511+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5513,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5514,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5515,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5516+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5517,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5518,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5519,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5520,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5521,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5522,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[7] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5523+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5525+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5527,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5528,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5529,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5530+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5532,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5533,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5534,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5535+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5536,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5537,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5538,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5539,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5540,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5541,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5542,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5543+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5545,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5546,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5547,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5548+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5549,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5550,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5551,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5552,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5553,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5554,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[8] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5555+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5557+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5559,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5560,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5561,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5562+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5564,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5565,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5566,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5567+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5568,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5569,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5570,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5571,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5572,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5573,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5574,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5575+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5577,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5578,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5579,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5580+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5581,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5582,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5583,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5584,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5585,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5586,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("stepslice[9] ");
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5587+i*1,"xinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5589+i*1,"yinslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5591,"xoutslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+5592,"youtslice",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sumx ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5593,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5594+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5596,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5597,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5598,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5599+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5600,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5601,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5602,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5603,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5604,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5605,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sumy ");
    tracep->declBus(c+71464,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"NITEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5606,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5607+i*1,"vin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+-1), 15,0);
    }
    tracep->declBus(c+5609,"vout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+5610,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5611,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71468,"NITEMLOG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NITEM2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5612+i*1,"vin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+5613,"gsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, -2,0);
    tracep->declBit(c+5614,"gout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("vtemp");
    tracep->pushNamePrefix("[-1]");
    tracep->declBus(c+5615,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5616,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+5617,"[-1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+5618,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("init ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("l1 ");
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("statedisc ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("step16 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("step16[0] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[10] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[11] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[12] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[13] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[14] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[15] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[1] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[2] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[3] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[4] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[5] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[6] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[7] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[8] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("step16[9] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("weight_bias_interface ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[0] ");
    tracep->declBit(c+5619,"cmd_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5620,"env_qdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5621,"freq_qdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5622,"env_rdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5623,"freq_rdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5624,"env_rdlo_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5625,"freq_rdlo_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("acc_buf ");
    tracep->declBus(c+71469,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5626,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+5627,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+5629,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+5630,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5631,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declQuad(c+5632,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5634+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 9,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("cmd_mem ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5635,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5636,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5637,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBit(c+5638,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5639,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declArray(c+5640,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71473,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5644+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 10,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("env_mem_qdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5646,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5647,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5648,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+5649,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5650,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+5651,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71471,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5667+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("env_mem_rdlo ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71466,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5669,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5670,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5671,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+5672,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5673,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+5674,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5675+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("env_mem_rdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71466,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5677,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5678,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5679,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+5680,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5681,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+5682,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5683+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("freq_mem_qdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5685,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5686,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5687,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBit(c+5688,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5689,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+5690,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71471,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5706+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("freq_mem_rdlo ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5708,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5709,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5710,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBit(c+5711,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5712,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+5713,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71473,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5717+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("freq_mem_rdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5719,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5720,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5721,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBit(c+5722,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5723,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+5724,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71471,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5740+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[1] ");
    tracep->declBit(c+5742,"cmd_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5743,"env_qdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5744,"freq_qdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5745,"env_rdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5746,"freq_rdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5747,"env_rdlo_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5748,"freq_rdlo_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("acc_buf ");
    tracep->declBus(c+71469,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5749,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+5750,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+5752,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+5753,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5754,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declQuad(c+5755,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5757+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 9,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("cmd_mem ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5758,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5759,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5760,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBit(c+5761,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5762,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declArray(c+5763,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71473,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5767+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 10,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("env_mem_qdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5769,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5770,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5771,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+5772,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5773,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+5774,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71471,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5790+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("env_mem_rdlo ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71466,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5792,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5793,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5794,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+5795,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5796,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+5797,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5798+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("env_mem_rdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71466,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5800,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5801,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5802,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+5803,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5804,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+5805,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5806+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("freq_mem_qdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5808,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5809,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5810,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBit(c+5811,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5812,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+5813,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71471,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5829+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("freq_mem_rdlo ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5831,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5832,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5833,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBit(c+5834,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5835,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+5836,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71473,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5840+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("freq_mem_rdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5842,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5843,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5844,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBit(c+5845,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5846,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+5847,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71471,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5863+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[2] ");
    tracep->declBit(c+5865,"cmd_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5866,"env_qdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5867,"freq_qdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5868,"env_rdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5869,"freq_rdrv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5870,"env_rdlo_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5871,"freq_rdlo_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("acc_buf ");
    tracep->declBus(c+71469,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5872,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+5873,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+5875,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+5876,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5877,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declQuad(c+5878,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5880+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 9,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("cmd_mem ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5881,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5882,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5883,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBit(c+5884,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5885,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declArray(c+5886,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71473,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5890+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 10,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("env_mem_qdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5892,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5893,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5894,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+5895,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5896,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+5897,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71471,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5913+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("env_mem_rdlo ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71466,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5915,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5916,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5917,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+5918,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5919,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+5920,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5921+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("env_mem_rdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71466,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5923,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5924,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5925,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+5926,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5927,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+5928,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5929+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("freq_mem_qdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5931,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5932,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5933,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBit(c+5934,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5935,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+5936,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71471,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5952+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("freq_mem_rdlo ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5954,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5955,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5956,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBit(c+5957,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5958,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+5959,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71473,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5963+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("freq_mem_rdrv ");
    tracep->declBus(c+71458,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5965,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5966,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+5967,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBit(c+5968,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5969,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+5970,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 511,0);
    tracep->declBus(c+71471,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+5986+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->pushNamePrefix("acq_buf ");
    tracep->declBus(c+71469,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71466,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5988,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+5989,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+5991,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+5992,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5993,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declQuad(c+5994,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+5996+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->pushNamePrefix("acq_buf ");
    tracep->declBus(c+71469,"DIN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"N_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71466,"DOUT_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+5997,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+5998,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+6000,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+6001,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6002,"read_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declQuad(c+6003,"read_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+71468,"LOG_DIN_TO_DOUT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6005+i*1,"cur_read_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk4[0] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[1] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[2] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[3] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[4] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[5] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[6] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[7] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk5[0] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[1] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[2] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[3] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[4] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[5] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[6] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk5[7] ");
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspif__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspif__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71431,"DEBUG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB1_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"LB1_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB2_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"LB2_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB3_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71434,"LB3_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"LB4_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71434,"LB4_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71435,"DAC_AXIS_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71436,"ADC_AXIS_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"BRAMADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71437,"NPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71438,"NADC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71437,"NDLO1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71439,"NDLO2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71440,"NDAC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71441,"NDACMON",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71438,"NACQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71441,"RDLOINTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71440,"RDRVINTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"NCFGRESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71443,"NDSPRESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NPSRESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NADC3RESETN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71446,"ACCBUF_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"ACCBUF_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71447,"ACCBUF_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"ACCBUF_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71436,"ACCBUF_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71448,"ACCBUF_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"ACQBUF_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"ACQBUF_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"ACQBUF_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"ACQBUF_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71436,"ACQBUF_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"ACQBUF_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71446,"COMMAND_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71453,"COMMAND_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71447,"COMMAND_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"COMMAND_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"COMMAND_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"COMMAND_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"DACMON_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"DACMON_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"DACMON_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"DACMON_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71435,"DACMON_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"DACMON_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71437,"QDRVENV_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"QDRVENV_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71435,"QDRVENV_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"QDRVENV_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"QDRVENV_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"QDRVENV_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"QDRVFREQ_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"QDRVFREQ_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"QDRVFREQ_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"QDRVFREQ_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"QDRVFREQ_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"QDRVFREQ_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDLOENV_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDLOENV_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDLOENV_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDLOENV_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDLOENV_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDLOENV_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"RDLOFREQ_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71453,"RDLOFREQ_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"RDLOFREQ_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71446,"RDLOFREQ_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDLOFREQ_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71447,"RDLOFREQ_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDRVENV_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDRVENV_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDRVENV_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71451,"RDRVENV_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDRVENV_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71452,"RDRVENV_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71454,"RDRVFREQ_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"RDRVFREQ_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71455,"RDRVFREQ_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71449,"RDRVFREQ_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"RDRVFREQ_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71450,"RDRVFREQ_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"SDBUF_R_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"SDBUF_R_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71448,"SDBUF_R_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71433,"SDBUF_W_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71432,"SDBUF_W_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71448,"SDBUF_W_DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71456,"INIT_acqbuf0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_acqbuf1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_command7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvfreq7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvfreq7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_dacmon0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_dacmon1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_dacmon2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_dacmon3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_qdrvenv7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdloenv7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdrvenv7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_accbuf7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_rdlofreq7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+71456,"INIT_sdbuf7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBit(c+6006,"clk",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6007,"reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71442,"NDLO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+6008+i*2,"adc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declArray(c+6012+i*8,"dac",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+6140+i*2,"dlo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+6156+i*8,"data_dacmon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+6188+i*1,"addr_dacmon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+6192+i*1,"we_dacmon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+6196+i*2,"data_accbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6212+i*1,"addr_accbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 9,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+6220+i*1,"we_accbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6228+i*1,"data_sdbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6236+i*1,"addr_sdbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 9,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+6244+i*1,"we_sdbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+6252+i*2,"data_acqbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+6256+i*1,"addr_acqbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+6258+i*1,"we_acqbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declArray(c+6260+i*4,"data_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 127,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6292+i*1,"addr_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 10,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+6300+i*1,"we_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declArray(c+6308+i*16,"data_qdrvenv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 511,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6436+i*1,"addr_qdrvenv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+6444+i*1,"we_qdrvenv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6452+i*1,"data_rdloenv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6460+i*1,"addr_rdloenv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+6468+i*1,"we_rdloenv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6476+i*1,"data_rdrvenv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6484+i*1,"addr_rdrvenv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+6492+i*1,"we_rdrvenv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declArray(c+6500+i*16,"data_rdrvfreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 511,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6628+i*1,"addr_rdrvfreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+6636+i*1,"we_rdrvfreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declArray(c+6644+i*4,"data_rdlofreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 127,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6676+i*1,"addr_rdlofreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+6684+i*1,"we_rdlofreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declArray(c+6692+i*16,"data_qdrvfreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 511,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+6820+i*1,"addr_qdrvfreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 8,0);
    }
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+6828+i*1,"we_qdrvfreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    tracep->declBit(c+6836,"stb_start",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6837,"start",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+6838,"nshot",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+6839,"resetacc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6840,"stb_reset_bram_read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6841,"lastshotdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+6842,"shotcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+6843,"addr_accbuf_mon0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+6844,"addr_accbuf_mon1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+6845,"addr_accbuf_mon2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+6846,"addr_accbuf_mon3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+6847,"addr_sdbuf_mon0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+6848,"addr_sdbuf_mon1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->pushNamePrefix("normalizer_min");
    tracep->pushNamePrefix("[0]");
    tracep->declBus(c+6849,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+6850,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[1]");
    tracep->declBus(c+6851,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+6852,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[2]");
    tracep->declBus(c+6853,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+6854,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[3]");
    tracep->declBus(c+6855,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+6856,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[4]");
    tracep->declBus(c+6857,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+6858,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[5]");
    tracep->declBus(c+6859,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+6860,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[6]");
    tracep->declBus(c+6861,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+6862,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("[7]");
    tracep->declBus(c+6863,"[0]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+6864,"[1]",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->popNamePrefix(1);
    tracep->declBit(c+6865,"acqbufreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6866,"dacmonreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+6867+i*1,"acqchansel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 15,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+6869+i*1,"dacmonchansel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 15,0);
    }
    tracep->declBus(c+6871,"delayaftertrig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+6872,"decimator",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+6873,"mixbb1sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+6874,"mixbb2sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+6875,"shift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+6876,"procdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+6877,"test_freq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+6878,"test_amp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__0__KET____DOT__state_disc__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__0__KET____DOT__state_disc__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+6879,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6880,"start_trigger",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+6881,"accumulated_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+6883,"idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6884,"ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6885,"inference_prob",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+6886,"inference_state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6887,"done_trigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+6888,"normalized_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+6890,"NN_startTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("nn_model ");
    tracep->declBus(c+71474,"IN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+6891,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6892,"nn_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6893,"nn_done",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6894,"nn_idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6895,"nn_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+6896,"normalized_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+6898,"state_probability",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+6899,"state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71472,"SS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+6900,"done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6901,"idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6902,"ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6903,"input_2_V_ap_vld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6904,"state_pred",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+6905,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+6906,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6907,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6908,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6909,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6910,"ap_enable_reg_pp0_iter3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6911,"ap_enable_reg_pp0_iter4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6912,"ap_enable_reg_pp0_iter5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6913,"ap_enable_reg_pp0_iter6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6914,"ap_enable_reg_pp0_iter7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6915,"ap_enable_reg_pp0_iter8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6916,"ap_enable_reg_pp0_iter9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6917,"ap_enable_reg_pp0_iter10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6918,"ap_enable_reg_pp0_iter11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6919,"ap_enable_reg_pp0_iter12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6920,"ap_enable_reg_pp0_iter13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6921,"ap_enable_reg_pp0_iter14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6922,"ap_enable_reg_pp0_iter15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6923,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6924,"input_2_V_ap_vld_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6925,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6926,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6927,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6928,"ap_block_state4_pp0_stage0_iter3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6929,"ap_block_state5_pp0_stage0_iter4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6930,"ap_block_state6_pp0_stage0_iter5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6931,"ap_block_state7_pp0_stage0_iter6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6932,"ap_block_state8_pp0_stage0_iter7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6933,"ap_block_state9_pp0_stage0_iter8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6934,"ap_block_state10_pp0_stage0_iter9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6935,"ap_block_state11_pp0_stage0_iter10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6936,"ap_block_state12_pp0_stage0_iter11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6937,"ap_block_state13_pp0_stage0_iter12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6938,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+6939,"input_2_V_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+6941,"input_2_V_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBit(c+6943,"input_2_V_ap_vld_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6944,"input_2_V_blk_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6945,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6946,"layer2_out_0_V_reg_209",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6947,"layer2_out_1_V_reg_214",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6948,"layer2_out_2_V_reg_219",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6949,"layer2_out_3_V_reg_224",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6950,"layer2_out_4_V_reg_229",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6951,"layer2_out_5_V_reg_234",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6952,"layer2_out_6_V_reg_239",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6953,"layer2_out_7_V_reg_244",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6954,"layer3_out_0_V_reg_249",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6955,"layer3_out_1_V_reg_254",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6956,"layer3_out_2_V_reg_259",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6957,"layer3_out_3_V_reg_264",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6958,"layer3_out_4_V_reg_269",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6959,"layer3_out_5_V_reg_274",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6960,"layer3_out_6_V_reg_279",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6961,"layer3_out_7_V_reg_284",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6962,"layer4_out_0_V_reg_289",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6963,"layer4_out_1_V_reg_294",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6964,"layer4_out_2_V_reg_299",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6965,"layer4_out_3_V_reg_304",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6966,"layer5_out_0_V_reg_309",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6967,"layer5_out_1_V_reg_314",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6968,"layer5_out_2_V_reg_319",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6969,"layer5_out_3_V_reg_324",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+6970,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6971,"layer6_out_0_V_reg_329",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+6972,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+6973,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6974,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6975,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6976,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+6977,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6978,"ap_block_state1_pp0_stage0_iter0_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+6979,"ap_block_state2_pp0_stage0_iter1_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6980,"ap_block_state3_pp0_stage0_iter2_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6981,"ap_block_state4_pp0_stage0_iter3_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6982,"ap_block_state5_pp0_stage0_iter4_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6983,"ap_block_state6_pp0_stage0_iter5_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6984,"ap_block_state7_pp0_stage0_iter6_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6985,"ap_block_state8_pp0_stage0_iter7_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6986,"ap_block_state9_pp0_stage0_iter8_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6987,"ap_block_state10_pp0_stage0_iter9_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6988,"ap_block_state11_pp0_stage0_iter10_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6989,"ap_block_state12_pp0_stage0_iter11_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6990,"ap_block_state13_pp0_stage0_iter12_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6991,"ap_block_pp0_stage0_11001_ignoreCallOp34",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+6992,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6993,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6994,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6995,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6996,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6997,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6998,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+6999,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7000,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7001,"ap_block_state1_pp0_stage0_iter0_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7002,"ap_block_state2_pp0_stage0_iter1_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7003,"ap_block_state3_pp0_stage0_iter2_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7004,"ap_block_state4_pp0_stage0_iter3_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7005,"ap_block_state5_pp0_stage0_iter4_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7006,"ap_block_state6_pp0_stage0_iter5_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7007,"ap_block_state7_pp0_stage0_iter6_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7008,"ap_block_state8_pp0_stage0_iter7_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7009,"ap_block_state9_pp0_stage0_iter8_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7010,"ap_block_state10_pp0_stage0_iter9_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7011,"ap_block_state11_pp0_stage0_iter10_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7012,"ap_block_state12_pp0_stage0_iter11_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7013,"ap_block_state13_pp0_stage0_iter12_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7014,"ap_block_pp0_stage0_11001_ignoreCallOp15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7015,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7016,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7017,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7018,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7019,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7020,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7021,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7022,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7023,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7024,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7025,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_done",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7026,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7027,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7028,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7029,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+7030,"ap_block_state1_pp0_stage0_iter0_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7031,"ap_block_state2_pp0_stage0_iter1_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7032,"ap_block_state3_pp0_stage0_iter2_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7033,"ap_block_state4_pp0_stage0_iter3_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7034,"ap_block_state5_pp0_stage0_iter4_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7035,"ap_block_state6_pp0_stage0_iter5_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7036,"ap_block_state7_pp0_stage0_iter6_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7037,"ap_block_state8_pp0_stage0_iter7_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7038,"ap_block_state9_pp0_stage0_iter8_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7039,"ap_block_state10_pp0_stage0_iter9_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7040,"ap_block_state11_pp0_stage0_iter10_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7041,"ap_block_state12_pp0_stage0_iter11_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7042,"ap_block_state13_pp0_stage0_iter12_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7043,"ap_block_pp0_stage0_11001_ignoreCallOp49",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7044,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7045,"ap_block_state1_pp0_stage0_iter0_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7046,"ap_block_state2_pp0_stage0_iter1_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7047,"ap_block_state3_pp0_stage0_iter2_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7048,"ap_block_state4_pp0_stage0_iter3_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7049,"ap_block_state5_pp0_stage0_iter4_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7050,"ap_block_state6_pp0_stage0_iter5_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7051,"ap_block_state7_pp0_stage0_iter6_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7052,"ap_block_state8_pp0_stage0_iter7_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7053,"ap_block_state9_pp0_stage0_iter8_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7054,"ap_block_state10_pp0_stage0_iter9_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7055,"ap_block_state11_pp0_stage0_iter10_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7056,"ap_block_state12_pp0_stage0_iter11_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7057,"ap_block_state13_pp0_stage0_iter12_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7058,"ap_block_pp0_stage0_11001_ignoreCallOp47",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7059,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7060,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7061,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7062,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7063,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7064,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7065,"ap_block_pp0_stage0_01001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7066,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+7067,"ap_idle_pp0_0to14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7068,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7069,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73 ");
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+7070,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7071,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7072,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7073,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7074,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7075,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7076,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7077,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7078,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7079,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7080,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7081,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7082,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7083,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7084,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7085,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7086,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7087,"tmp_2_fu_82_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7088,"tmp_fu_88_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7089,"res_0_V_write_assign_fu_92_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7090,"tmp_2_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7091,"tmp_10_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7092,"res_1_V_write_assign_fu_114_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7093,"tmp_2_2_fu_126_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7094,"tmp_11_fu_132_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7095,"res_2_V_write_assign_fu_136_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7096,"tmp_2_3_fu_148_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7097,"tmp_12_fu_154_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7098,"res_3_V_write_assign_fu_158_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7099,"tmp_2_4_fu_170_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7100,"tmp_13_fu_176_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7101,"res_4_V_write_assign_fu_180_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7102,"tmp_2_5_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7103,"tmp_14_fu_198_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7104,"res_5_V_write_assign_fu_202_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7105,"tmp_2_6_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7106,"tmp_15_fu_220_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7107,"res_6_V_write_assign_fu_224_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7108,"tmp_2_7_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7109,"tmp_16_fu_242_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7110,"res_7_V_write_assign_fu_246_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7111,"res_0_V_write_assign_cast_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7112,"res_1_V_write_assign_cast_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7113,"res_2_V_write_assign_cast_fu_144_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7114,"res_3_V_write_assign_cast_fu_166_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7115,"res_4_V_write_assign_cast_fu_188_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7116,"res_5_V_write_assign_cast_fu_210_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7117,"res_6_V_write_assign_cast_fu_232_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7118,"res_7_V_write_assign_cast_fu_254_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100 ");
    tracep->declBit(c+7119,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+7120,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7121,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7122,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7123,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7124,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7125,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7126,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7127,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7128,"tmp_1_fu_50_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7129,"tmp_fu_56_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7130,"res_0_V_write_assign_fu_60_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7131,"tmp_1_1_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7132,"tmp_7_fu_78_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7133,"res_1_V_write_assign_fu_82_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7134,"tmp_1_2_fu_94_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7135,"tmp_8_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7136,"res_2_V_write_assign_fu_104_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7137,"tmp_1_3_fu_116_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7138,"tmp_9_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7139,"res_3_V_write_assign_fu_126_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7140,"res_0_V_write_assign_cast_fu_68_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7141,"res_1_V_write_assign_cast_fu_90_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7142,"res_2_V_write_assign_cast_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7143,"res_3_V_write_assign_cast_fu_134_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92 ");
    tracep->declBit(c+7144,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7145,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+7146,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7147,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7148,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7149,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7150,"ap_return",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+7151,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7152,"tmp_5_reg_247",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+7153,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7154,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7155,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7156,"tmp_5_1_reg_252",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7157,"tmp_5_2_reg_257",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7158,"tmp_5_3_reg_262",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7159,"r_V_6_2_fu_70_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7160,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7161,"r_V_6_fu_71_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7162,"r_V_6_3_fu_72_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7163,"r_V_6_1_fu_73_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7164,"r_V_6_fu_71_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7165,"r_V_6_1_fu_73_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7166,"r_V_6_2_fu_70_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7167,"r_V_6_3_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7168,"tmp2_fu_231_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7169,"tmp1_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7170,"tmp_fu_227_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7171,"res_V_write_assign_fu_241_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7172,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7173,"ap_return_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7174,"w0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7175,"w1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7176,"w2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7177,"w3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7178,"b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7179,"node0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7180,"node1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7181,"node2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7182,"node3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 ");
    tracep->declBit(c+7183,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7184,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+7185,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+7187,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7188,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7189,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7190,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7191,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7192,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7193,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7194,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+7195,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7196,"tmp_fu_1180_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7197,"tmp_reg_1562",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+7198,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7199,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7200,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7201,"tmp_3_reg_1568",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7202,"tmp_s_reg_1573",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7203,"tmp_33_0_2_reg_1578",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7204,"tmp_33_0_3_reg_1583",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7205,"tmp_33_0_4_reg_1588",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7206,"tmp_33_0_6_reg_1593",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7207,"tmp_33_0_7_reg_1598",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7208,"tmp_33_1_reg_1603",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7209,"tmp_33_1_1_reg_1608",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7210,"tmp_33_1_2_reg_1613",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7211,"tmp_33_1_3_reg_1618",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7212,"tmp_33_1_4_reg_1623",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7213,"tmp_36_reg_1628",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7214,"tmp_33_1_6_reg_1633",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7215,"tmp_29_reg_1638",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7216,"r_V_10_1_4_fu_98_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7217,"r_V_1_cast_fu_1289_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7218,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7219,"r_V_10_1_1_fu_99_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7220,"r_V_10_0_3_fu_101_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7221,"r_V_cast3_fu_1184_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7222,"r_V_10_0_7_fu_102_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7223,"r_V_10_0_4_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7224,"r_V_10_0_1_fu_104_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7225,"r_V_10_0_6_fu_105_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7226,"r_V_10_1_3_fu_106_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7227,"r_V_10_0_2_fu_107_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7228,"r_V_10_1_fu_108_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7229,"r_V_10_1_2_fu_109_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7230,"r_V_s_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7231,"r_V_10_1_6_fu_111_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7232,"r_V_10_1_7_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7233,"r_V_10_1_5_fu_113_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7234,"r_V_s_fu_110_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7235,"r_V_10_0_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7236,"r_V_10_0_2_fu_107_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7237,"r_V_10_0_3_fu_101_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7238,"r_V_10_0_4_fu_103_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7239,"r_V_10_0_6_fu_105_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7240,"r_V_10_0_7_fu_102_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7241,"tmp_2_fu_1269_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7242,"r_V_10_1_fu_108_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7243,"r_V_10_1_1_fu_99_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7244,"r_V_10_1_2_fu_109_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7245,"r_V_10_1_3_fu_106_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7246,"r_V_10_1_4_fu_98_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7247,"r_V_10_1_5_fu_113_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7248,"r_V_10_1_6_fu_111_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7249,"r_V_10_1_7_fu_112_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7250,"p_shl_fu_1382_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7251,"p_shl1_fu_1393_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7252,"p_shl_cast_fu_1389_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7253,"p_shl1_cast_fu_1400_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7254,"r_V_10_0_5_fu_1404_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7255,"tmp2_fu_1426_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7256,"tmp_28_fu_1379_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7257,"tmp3_fu_1436_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7258,"tmp4_fu_1447_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7259,"tmp5_fu_1457_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7260,"tmp6_fu_1467_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7261,"tmp_32_cast_fu_1420_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7262,"tmp7_fu_1477_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7263,"tmp_33_0_5_fu_1410_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7264,"tmp7_cast_fu_1483_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7265,"tmp8_fu_1493_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7266,"tmp_30_fu_1423_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7267,"tmp9_fu_1503_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7268,"res_0_V_write_assign_fu_1431_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7269,"acc_1_V_fu_1441_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7270,"acc_2_V_fu_1452_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7271,"acc_3_V_fu_1462_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7272,"acc_4_V_fu_1472_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7273,"acc_5_V_fu_1487_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7274,"acc_6_V_fu_1498_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7275,"acc_7_V_fu_1509_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7276,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7277,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7278,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7279,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7280,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7281,"ap_return_4_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7282,"ap_return_5_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7283,"ap_return_6_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7284,"ap_return_7_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7285,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7286,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7287,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7288,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7289,"w0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7290,"w0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7291,"w0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7292,"w0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7293,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7294,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7295,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7296,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7297,"w1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7298,"w1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7299,"w1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7300,"w1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7301,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7302,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7303,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7304,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7305,"b4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7306,"b5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7307,"b6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7308,"b7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7309,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7310,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7311,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7312,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7313,"node0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7314,"node0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7315,"node0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7316,"node0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7317,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7318,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7319,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7320,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7321,"node1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7322,"node1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7323,"node1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7324,"node1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55 ");
    tracep->declBit(c+7325,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7326,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+7327,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7328,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7329,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7330,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7331,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7332,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7333,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7334,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7335,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7336,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7337,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7338,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+7339,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7340,"data_7_V_read11_reg_3987",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+7341,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7342,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7343,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7344,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7345,"data_6_V_read_2_reg_3995",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7346,"data_5_V_read_2_reg_4003",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7347,"data_4_V_read_2_reg_4009",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7348,"tmp_1_reg_4017",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7349,"tmp_17_0_1_reg_4022",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7350,"tmp_17_0_2_reg_4027",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7351,"tmp_4_reg_4032",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7352,"tmp_17_1_reg_4037",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7353,"tmp_7_reg_4042",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7354,"tmp_17_1_2_reg_4047",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7355,"tmp_17_1_3_reg_4052",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7356,"tmp_s_reg_4057",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7357,"tmp_17_2_1_reg_4062",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7358,"tmp_17_2_2_reg_4067",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7359,"tmp_17_2_3_reg_4072",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7360,"tmp_3_reg_4077",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7361,"tmp_17_3_1_reg_4082",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7362,"tmp_17_3_2_reg_4087",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7363,"tmp_17_3_3_reg_4092",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7364,"tmp_9_reg_4097",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7365,"tmp_17_4_1_reg_4102",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7366,"tmp_11_reg_4107",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7367,"tmp_13_reg_4112",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7368,"tmp_17_5_reg_4117",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7369,"tmp_17_5_1_reg_4122",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7370,"tmp_17_5_2_reg_4127",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7371,"tmp_15_reg_4132",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7372,"tmp_17_6_reg_4137",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7373,"tmp_18_reg_4142",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7374,"tmp_19_reg_4147",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7375,"tmp_21_reg_4152",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7376,"tmp_17_7_reg_4157",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7377,"tmp_24_reg_4162",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7378,"tmp_26_reg_4167",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7379,"tmp_fu_3769_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7380,"tmp_reg_4172",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7381,"tmp15_fu_3784_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7382,"tmp15_reg_4177",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7383,"tmp21_fu_3790_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7384,"tmp21_reg_4182",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7385,"tmp22_fu_3804_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7386,"tmp22_reg_4187",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7387,"tmp29_fu_3819_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7388,"tmp29_reg_4192",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7389,"r_V_8_3_fu_192_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7390,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7391,"r_V_8_6_2_fu_193_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7392,"r_V_8_5_3_fu_194_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7393,"r_V_8_5_fu_195_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7394,"r_V_5_cast_fu_3557_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7395,"r_V_8_4_2_fu_196_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7396,"r_V_4_cast_fu_3476_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7397,"r_V_8_0_2_fu_197_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7398,"r_V_cast_fu_3225_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7399,"r_V_8_3_3_fu_198_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7400,"r_V_3_cast1_fu_3412_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7401,"r_V_8_6_3_fu_200_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7402,"r_V_6_cast2_fu_3607_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7403,"r_V_8_3_1_fu_202_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7404,"r_V_8_1_1_fu_203_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7405,"r_V_8_2_1_fu_204_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7406,"r_V_2_cast1_fu_3360_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7407,"r_V_8_7_fu_205_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7408,"r_V_8_5_2_fu_206_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7409,"r_V_8_4_3_fu_207_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7410,"r_V_8_5_1_fu_208_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7411,"r_V_8_1_2_fu_210_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7412,"r_V_1_cast_fu_3313_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7413,"r_V_8_6_fu_211_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7414,"r_V_8_2_2_fu_212_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7415,"r_V_8_2_fu_213_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7416,"r_V_8_3_2_fu_214_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7417,"r_V_8_0_1_fu_215_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7418,"r_V_8_4_1_fu_216_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7419,"r_V_8_2_3_fu_217_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7420,"r_V_8_7_2_fu_218_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7421,"r_V_7_cast_fu_3672_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7422,"r_V_8_1_3_fu_219_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7423,"r_V_8_fu_221_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7424,"r_V_8_7_3_fu_222_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7425,"r_V_8_1_fu_223_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7426,"r_V_cast_fu_3225_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7427,"r_V_8_fu_221_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7428,"r_V_8_0_1_fu_215_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7429,"r_V_8_0_2_fu_197_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7430,"r_V_neel_D4_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7431,"r_V_neel_D6_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7432,"r_V_neel_D7_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7433,"r_V_neel_D0_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7434,"r_V_8_0_3_fu_3292_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7435,"r_V_1_cast1_fu_3308_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7436,"r_V_1_cast_fu_3313_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7437,"r_V_8_1_fu_223_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7438,"r_V_8_1_1_fu_203_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7439,"r_V_8_1_2_fu_210_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7440,"r_V_8_1_3_fu_219_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7441,"r_V_2_cast1_fu_3360_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7442,"r_V_2_cast_fu_3367_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7443,"r_V_8_2_fu_213_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7444,"r_V_8_2_1_fu_204_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7445,"r_V_8_2_2_fu_212_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7446,"r_V_8_2_3_fu_217_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7447,"r_V_3_cast1_fu_3412_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7448,"r_V_3_cast_fu_3419_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7449,"r_V_8_3_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7450,"r_V_8_3_1_fu_202_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7451,"r_V_8_3_2_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7452,"r_V_8_3_3_fu_198_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7453,"r_V_8_4_fu_3507_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7454,"r_V_8_4_1_fu_216_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7455,"r_V_8_4_2_fu_196_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7456,"r_V_8_4_3_fu_207_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7457,"r_V_8_5_fu_195_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7458,"r_V_8_5_1_fu_208_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7459,"r_V_8_5_2_fu_206_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7460,"r_V_8_5_3_fu_194_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7461,"r_V_8_6_fu_211_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7462,"r_V_8_6_1_fu_3636_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7463,"r_V_8_6_2_fu_193_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7464,"r_V_8_6_3_fu_200_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7465,"r_V_8_7_fu_205_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7466,"r_V_8_7_1_fu_3719_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7467,"tmp_23_fu_3725_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7468,"r_V_8_7_2_fu_218_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7469,"r_V_8_7_3_fu_222_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7470,"tmp_6_fu_3473_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7471,"tmp_2_fu_3470_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7472,"tmp9_fu_3759_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7473,"tmp10_fu_3763_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7474,"tmp_8_fu_3467_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7475,"tmp16_fu_3775_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7476,"tmp17_fu_3780_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7477,"tmp_25_cast_fu_3735_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7478,"tmp23_fu_3796_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7479,"tmp24_fu_3800_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7480,"tmp_5_fu_3464_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7481,"tmp30_fu_3810_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7482,"tmp31_fu_3815_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7483,"tmp_10_fu_3825_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7484,"tmp14_fu_3857_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7485,"tmp12_fu_3852_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7486,"tmp13_fu_3862_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7487,"tmp11_fu_3867_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7488,"tmp_19_cast_fu_3837_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7489,"tmp21_cast_fu_3882_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7490,"tmp20_fu_3885_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7491,"tmp19_fu_3878_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7492,"tmp20_cast_fu_3891_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7493,"tmp18_fu_3895_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7494,"tmp_12_fu_3828_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7495,"tmp_25_fu_3846_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7496,"tmp_20_fu_3840_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7497,"tmp28_fu_3911_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7498,"tmp26_fu_3906_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7499,"tmp27_fu_3917_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7500,"tmp25_fu_3923_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7501,"tmp_16_fu_3834_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7502,"tmp_14_fu_3831_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7503,"tmp_27_fu_3849_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7504,"tmp_22_fu_3843_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7505,"tmp35_fu_3940_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7506,"tmp33_fu_3934_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7507,"tmp34_fu_3946_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7508,"tmp32_fu_3952_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7509,"res_0_V_write_assign_fu_3873_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7510,"acc_1_V_fu_3901_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7511,"acc_2_V_fu_3929_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7512,"acc_3_V_fu_3958_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7513,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7514,"data_0_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7515,"data_1_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7516,"data_2_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7517,"data_3_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7518,"data_4_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7519,"data_5_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7520,"data_6_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7521,"data_7_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7522,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7523,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7524,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7525,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7526,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7527,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7528,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7529,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7530,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7531,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7532,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7533,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7534,"w2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7535,"w2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7536,"w2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7537,"w2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7538,"w3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7539,"w3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7540,"w3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7541,"w3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7542,"w4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7543,"w4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7544,"w4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7545,"w4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7546,"w5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7547,"w5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7548,"w5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7549,"w5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7550,"w6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7551,"w6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7552,"w6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7553,"w6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7554,"w7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7555,"w7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7556,"w7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7557,"w7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7558,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7559,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7560,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7561,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7562,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7563,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7564,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7565,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7566,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7567,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7568,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7569,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7570,"node2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7571,"node2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7572,"node2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7573,"node2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7574,"node3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7575,"node3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7576,"node3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7577,"node3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7578,"node4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7579,"node4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7580,"node4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7581,"node4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7582,"node5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7583,"node5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7584,"node5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7585,"node5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7586,"node6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7587,"node6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7588,"node6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7589,"node6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7590,"node7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7591,"node7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7592,"node7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7593,"node7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85 ");
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"OS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+7594,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7595,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7596,"ap_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7597,"ap_done",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+7598,"ap_idle",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+7599,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+7600,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7601,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7602,"ap_return",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+7603,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+7604,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7605,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7606,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7607,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7608,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7609,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7610,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7611,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7612,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7613,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7614,"sigmoid_table1_address0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+7615,"sigmoid_table1_ce0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7616,"sigmoid_table1_q0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+7617,"tmp_5_fu_175_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+7618,"tmp_5_reg_206",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+7619,"tmp_6_reg_211",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+7620,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+7621,"tmp_8_fu_201_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+7623,"tmp_fu_83_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+7624,"r_V_fu_75_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 27,0);
    tracep->declBus(c+7625,"tmp_1_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+7626,"p_Result_2_fu_107_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+7627,"ret_V_cast_fu_93_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+7628,"tmp_3_fu_115_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7629,"ret_V_fu_121_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+7630,"p_Result_s_fu_97_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7631,"p_s_fu_127_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+7632,"p_2_fu_135_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+7633,"tmp_2_fu_143_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+7634,"index_fu_147_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+7635,"tmp_4_fu_159_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7636,"index_cast_fu_153_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+7637,"p_1_fu_167_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+7638,"icmp_fu_189_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7639,"index_1_fu_194_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+7640,"comp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 27,0);
    tracep->declBus(c+7641,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+7642,"ap_idle_pp0_0to1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7643,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7644,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("sigmoid_table1_U ");
    tracep->declBus(c+71470,"DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"AddressRange",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AddressWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+7645,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7646,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7647,"address0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+7648,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7649,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->pushNamePrefix("sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U ");
    tracep->declBus(c+71470,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"MEM_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+7650,"addr0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+7651,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7652,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+7653,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("normalizer ");
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+7654,"stb_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+7655,"accumulated_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+7657,"normalized_output",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+7659,"NN_startTrigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7660,"minimumI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+7661,"minimumQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+7662,"sumI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+7663,"sumQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+7664,"normalizedI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+7666,"normalizedQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBus(c+7668,"shiftI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7669,"shiftQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declQuad(c+7670,"multiI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+7672,"multiQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+7674,"delay1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7675,"delay2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7676,"delay3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7677,"delay4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7678,"delay5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7679,"delay6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7680,"delay7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7681,"delay8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7682,"startNN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7683,"sumI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+7684,"sumQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+7685,"normalizedI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+7687,"normalizedQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+7689,"multiI_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+7691,"multiQ_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+7693,"multiI_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+7695,"multiQ_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__1__KET____DOT__state_disc__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__1__KET____DOT__state_disc__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+7697,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7698,"start_trigger",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+7699,"accumulated_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+7701,"idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7702,"ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7703,"inference_prob",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7704,"inference_state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7705,"done_trigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+7706,"normalized_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+7708,"NN_startTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("nn_model ");
    tracep->declBus(c+71474,"IN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+7709,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7710,"nn_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7711,"nn_done",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7712,"nn_idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7713,"nn_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+7714,"normalized_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+7716,"state_probability",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7717,"state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71472,"SS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+7718,"done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7719,"idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7720,"ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7721,"input_2_V_ap_vld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7722,"state_pred",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7723,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+7724,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7725,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7726,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7727,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7728,"ap_enable_reg_pp0_iter3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7729,"ap_enable_reg_pp0_iter4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7730,"ap_enable_reg_pp0_iter5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7731,"ap_enable_reg_pp0_iter6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7732,"ap_enable_reg_pp0_iter7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7733,"ap_enable_reg_pp0_iter8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7734,"ap_enable_reg_pp0_iter9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7735,"ap_enable_reg_pp0_iter10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7736,"ap_enable_reg_pp0_iter11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7737,"ap_enable_reg_pp0_iter12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7738,"ap_enable_reg_pp0_iter13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7739,"ap_enable_reg_pp0_iter14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7740,"ap_enable_reg_pp0_iter15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7741,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7742,"input_2_V_ap_vld_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7743,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7744,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7745,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7746,"ap_block_state4_pp0_stage0_iter3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7747,"ap_block_state5_pp0_stage0_iter4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7748,"ap_block_state6_pp0_stage0_iter5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7749,"ap_block_state7_pp0_stage0_iter6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7750,"ap_block_state8_pp0_stage0_iter7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7751,"ap_block_state9_pp0_stage0_iter8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7752,"ap_block_state10_pp0_stage0_iter9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7753,"ap_block_state11_pp0_stage0_iter10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7754,"ap_block_state12_pp0_stage0_iter11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7755,"ap_block_state13_pp0_stage0_iter12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7756,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+7757,"input_2_V_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+7759,"input_2_V_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBit(c+7761,"input_2_V_ap_vld_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7762,"input_2_V_blk_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7763,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7764,"layer2_out_0_V_reg_209",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7765,"layer2_out_1_V_reg_214",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7766,"layer2_out_2_V_reg_219",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7767,"layer2_out_3_V_reg_224",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7768,"layer2_out_4_V_reg_229",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7769,"layer2_out_5_V_reg_234",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7770,"layer2_out_6_V_reg_239",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7771,"layer2_out_7_V_reg_244",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7772,"layer3_out_0_V_reg_249",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7773,"layer3_out_1_V_reg_254",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7774,"layer3_out_2_V_reg_259",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7775,"layer3_out_3_V_reg_264",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7776,"layer3_out_4_V_reg_269",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7777,"layer3_out_5_V_reg_274",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7778,"layer3_out_6_V_reg_279",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7779,"layer3_out_7_V_reg_284",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7780,"layer4_out_0_V_reg_289",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7781,"layer4_out_1_V_reg_294",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7782,"layer4_out_2_V_reg_299",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7783,"layer4_out_3_V_reg_304",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7784,"layer5_out_0_V_reg_309",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7785,"layer5_out_1_V_reg_314",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7786,"layer5_out_2_V_reg_319",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7787,"layer5_out_3_V_reg_324",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7788,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7789,"layer6_out_0_V_reg_329",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+7790,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7791,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7792,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7793,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7794,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7795,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7796,"ap_block_state1_pp0_stage0_iter0_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7797,"ap_block_state2_pp0_stage0_iter1_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7798,"ap_block_state3_pp0_stage0_iter2_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7799,"ap_block_state4_pp0_stage0_iter3_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7800,"ap_block_state5_pp0_stage0_iter4_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7801,"ap_block_state6_pp0_stage0_iter5_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7802,"ap_block_state7_pp0_stage0_iter6_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7803,"ap_block_state8_pp0_stage0_iter7_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7804,"ap_block_state9_pp0_stage0_iter8_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7805,"ap_block_state10_pp0_stage0_iter9_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7806,"ap_block_state11_pp0_stage0_iter10_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7807,"ap_block_state12_pp0_stage0_iter11_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7808,"ap_block_state13_pp0_stage0_iter12_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7809,"ap_block_pp0_stage0_11001_ignoreCallOp34",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7810,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7811,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7812,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7813,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7814,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7815,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7816,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7817,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7818,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7819,"ap_block_state1_pp0_stage0_iter0_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7820,"ap_block_state2_pp0_stage0_iter1_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7821,"ap_block_state3_pp0_stage0_iter2_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7822,"ap_block_state4_pp0_stage0_iter3_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7823,"ap_block_state5_pp0_stage0_iter4_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7824,"ap_block_state6_pp0_stage0_iter5_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7825,"ap_block_state7_pp0_stage0_iter6_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7826,"ap_block_state8_pp0_stage0_iter7_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7827,"ap_block_state9_pp0_stage0_iter8_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7828,"ap_block_state10_pp0_stage0_iter9_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7829,"ap_block_state11_pp0_stage0_iter10_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7830,"ap_block_state12_pp0_stage0_iter11_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7831,"ap_block_state13_pp0_stage0_iter12_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7832,"ap_block_pp0_stage0_11001_ignoreCallOp15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7833,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7834,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7835,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7836,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7837,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7838,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7839,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7840,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7841,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7842,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7843,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_done",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7844,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7845,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7846,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7847,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+7848,"ap_block_state1_pp0_stage0_iter0_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7849,"ap_block_state2_pp0_stage0_iter1_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7850,"ap_block_state3_pp0_stage0_iter2_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7851,"ap_block_state4_pp0_stage0_iter3_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7852,"ap_block_state5_pp0_stage0_iter4_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7853,"ap_block_state6_pp0_stage0_iter5_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7854,"ap_block_state7_pp0_stage0_iter6_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7855,"ap_block_state8_pp0_stage0_iter7_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7856,"ap_block_state9_pp0_stage0_iter8_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7857,"ap_block_state10_pp0_stage0_iter9_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7858,"ap_block_state11_pp0_stage0_iter10_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7859,"ap_block_state12_pp0_stage0_iter11_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7860,"ap_block_state13_pp0_stage0_iter12_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7861,"ap_block_pp0_stage0_11001_ignoreCallOp49",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7862,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7863,"ap_block_state1_pp0_stage0_iter0_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7864,"ap_block_state2_pp0_stage0_iter1_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7865,"ap_block_state3_pp0_stage0_iter2_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7866,"ap_block_state4_pp0_stage0_iter3_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7867,"ap_block_state5_pp0_stage0_iter4_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7868,"ap_block_state6_pp0_stage0_iter5_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7869,"ap_block_state7_pp0_stage0_iter6_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7870,"ap_block_state8_pp0_stage0_iter7_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7871,"ap_block_state9_pp0_stage0_iter8_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7872,"ap_block_state10_pp0_stage0_iter9_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7873,"ap_block_state11_pp0_stage0_iter10_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7874,"ap_block_state12_pp0_stage0_iter11_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7875,"ap_block_state13_pp0_stage0_iter12_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7876,"ap_block_pp0_stage0_11001_ignoreCallOp47",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7877,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7878,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7879,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7880,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7881,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7882,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7883,"ap_block_pp0_stage0_01001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7884,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+7885,"ap_idle_pp0_0to14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7886,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+7887,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73 ");
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+7888,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7889,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7890,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7891,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7892,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7893,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7894,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7895,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7896,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7897,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7898,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7899,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7900,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7901,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7902,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7903,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7904,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7905,"tmp_2_fu_82_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7906,"tmp_fu_88_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7907,"res_0_V_write_assign_fu_92_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7908,"tmp_2_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7909,"tmp_10_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7910,"res_1_V_write_assign_fu_114_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7911,"tmp_2_2_fu_126_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7912,"tmp_11_fu_132_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7913,"res_2_V_write_assign_fu_136_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7914,"tmp_2_3_fu_148_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7915,"tmp_12_fu_154_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7916,"res_3_V_write_assign_fu_158_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7917,"tmp_2_4_fu_170_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7918,"tmp_13_fu_176_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7919,"res_4_V_write_assign_fu_180_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7920,"tmp_2_5_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7921,"tmp_14_fu_198_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7922,"res_5_V_write_assign_fu_202_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7923,"tmp_2_6_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7924,"tmp_15_fu_220_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7925,"res_6_V_write_assign_fu_224_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7926,"tmp_2_7_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7927,"tmp_16_fu_242_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7928,"res_7_V_write_assign_fu_246_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7929,"res_0_V_write_assign_cast_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7930,"res_1_V_write_assign_cast_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7931,"res_2_V_write_assign_cast_fu_144_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7932,"res_3_V_write_assign_cast_fu_166_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7933,"res_4_V_write_assign_cast_fu_188_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7934,"res_5_V_write_assign_cast_fu_210_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7935,"res_6_V_write_assign_cast_fu_232_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7936,"res_7_V_write_assign_cast_fu_254_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100 ");
    tracep->declBit(c+7937,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+7938,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7939,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7940,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7941,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7942,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7943,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7944,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7945,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7946,"tmp_1_fu_50_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7947,"tmp_fu_56_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7948,"res_0_V_write_assign_fu_60_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7949,"tmp_1_1_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7950,"tmp_7_fu_78_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7951,"res_1_V_write_assign_fu_82_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7952,"tmp_1_2_fu_94_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7953,"tmp_8_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7954,"res_2_V_write_assign_fu_104_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7955,"tmp_1_3_fu_116_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+7956,"tmp_9_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7957,"res_3_V_write_assign_fu_126_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+7958,"res_0_V_write_assign_cast_fu_68_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7959,"res_1_V_write_assign_cast_fu_90_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7960,"res_2_V_write_assign_cast_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7961,"res_3_V_write_assign_cast_fu_134_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92 ");
    tracep->declBit(c+7962,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7963,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+7964,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7965,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7966,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7967,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7968,"ap_return",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+7969,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7970,"tmp_5_reg_247",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+7971,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7972,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7973,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7974,"tmp_5_1_reg_252",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7975,"tmp_5_2_reg_257",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7976,"tmp_5_3_reg_262",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7977,"r_V_6_2_fu_70_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7978,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7979,"r_V_6_fu_71_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7980,"r_V_6_3_fu_72_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7981,"r_V_6_1_fu_73_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7982,"r_V_6_fu_71_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7983,"r_V_6_1_fu_73_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7984,"r_V_6_2_fu_70_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7985,"r_V_6_3_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+7986,"tmp2_fu_231_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7987,"tmp1_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7988,"tmp_fu_227_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+7989,"res_V_write_assign_fu_241_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+7990,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+7991,"ap_return_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7992,"w0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7993,"w1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7994,"w2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7995,"w3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7996,"b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7997,"node0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7998,"node1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+7999,"node2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8000,"node3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 ");
    tracep->declBit(c+8001,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8002,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+8003,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+8005,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8006,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8007,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8008,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8009,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8010,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8011,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8012,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8013,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8014,"tmp_fu_1180_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8015,"tmp_reg_1562",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8016,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8017,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8018,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8019,"tmp_3_reg_1568",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8020,"tmp_s_reg_1573",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8021,"tmp_33_0_2_reg_1578",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8022,"tmp_33_0_3_reg_1583",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8023,"tmp_33_0_4_reg_1588",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8024,"tmp_33_0_6_reg_1593",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8025,"tmp_33_0_7_reg_1598",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8026,"tmp_33_1_reg_1603",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8027,"tmp_33_1_1_reg_1608",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8028,"tmp_33_1_2_reg_1613",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8029,"tmp_33_1_3_reg_1618",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8030,"tmp_33_1_4_reg_1623",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8031,"tmp_36_reg_1628",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8032,"tmp_33_1_6_reg_1633",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8033,"tmp_29_reg_1638",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8034,"r_V_10_1_4_fu_98_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8035,"r_V_1_cast_fu_1289_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8036,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8037,"r_V_10_1_1_fu_99_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8038,"r_V_10_0_3_fu_101_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8039,"r_V_cast3_fu_1184_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8040,"r_V_10_0_7_fu_102_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8041,"r_V_10_0_4_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8042,"r_V_10_0_1_fu_104_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8043,"r_V_10_0_6_fu_105_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8044,"r_V_10_1_3_fu_106_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8045,"r_V_10_0_2_fu_107_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8046,"r_V_10_1_fu_108_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8047,"r_V_10_1_2_fu_109_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8048,"r_V_s_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8049,"r_V_10_1_6_fu_111_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8050,"r_V_10_1_7_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8051,"r_V_10_1_5_fu_113_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8052,"r_V_s_fu_110_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8053,"r_V_10_0_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8054,"r_V_10_0_2_fu_107_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8055,"r_V_10_0_3_fu_101_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8056,"r_V_10_0_4_fu_103_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8057,"r_V_10_0_6_fu_105_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8058,"r_V_10_0_7_fu_102_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8059,"tmp_2_fu_1269_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8060,"r_V_10_1_fu_108_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8061,"r_V_10_1_1_fu_99_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8062,"r_V_10_1_2_fu_109_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8063,"r_V_10_1_3_fu_106_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8064,"r_V_10_1_4_fu_98_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8065,"r_V_10_1_5_fu_113_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8066,"r_V_10_1_6_fu_111_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8067,"r_V_10_1_7_fu_112_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8068,"p_shl_fu_1382_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8069,"p_shl1_fu_1393_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8070,"p_shl_cast_fu_1389_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8071,"p_shl1_cast_fu_1400_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8072,"r_V_10_0_5_fu_1404_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8073,"tmp2_fu_1426_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8074,"tmp_28_fu_1379_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8075,"tmp3_fu_1436_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8076,"tmp4_fu_1447_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8077,"tmp5_fu_1457_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8078,"tmp6_fu_1467_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8079,"tmp_32_cast_fu_1420_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8080,"tmp7_fu_1477_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8081,"tmp_33_0_5_fu_1410_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8082,"tmp7_cast_fu_1483_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8083,"tmp8_fu_1493_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8084,"tmp_30_fu_1423_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8085,"tmp9_fu_1503_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8086,"res_0_V_write_assign_fu_1431_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8087,"acc_1_V_fu_1441_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8088,"acc_2_V_fu_1452_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8089,"acc_3_V_fu_1462_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8090,"acc_4_V_fu_1472_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8091,"acc_5_V_fu_1487_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8092,"acc_6_V_fu_1498_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8093,"acc_7_V_fu_1509_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8094,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8095,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8096,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8097,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8098,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8099,"ap_return_4_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8100,"ap_return_5_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8101,"ap_return_6_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8102,"ap_return_7_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8103,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8104,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8105,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8106,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8107,"w0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8108,"w0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8109,"w0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8110,"w0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8111,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8112,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8113,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8114,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8115,"w1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8116,"w1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8117,"w1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8118,"w1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8119,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8120,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8121,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8122,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8123,"b4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8124,"b5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8125,"b6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8126,"b7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8127,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8128,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8129,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8130,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8131,"node0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8132,"node0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8133,"node0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8134,"node0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8135,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8136,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8137,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8138,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8139,"node1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8140,"node1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8141,"node1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8142,"node1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55 ");
    tracep->declBit(c+8143,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8144,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+8145,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8146,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8147,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8148,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8149,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8150,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8151,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8152,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8153,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8154,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8155,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8156,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8157,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8158,"data_7_V_read11_reg_3987",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8159,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8160,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8161,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8162,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8163,"data_6_V_read_2_reg_3995",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8164,"data_5_V_read_2_reg_4003",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8165,"data_4_V_read_2_reg_4009",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8166,"tmp_1_reg_4017",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8167,"tmp_17_0_1_reg_4022",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8168,"tmp_17_0_2_reg_4027",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8169,"tmp_4_reg_4032",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8170,"tmp_17_1_reg_4037",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8171,"tmp_7_reg_4042",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8172,"tmp_17_1_2_reg_4047",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8173,"tmp_17_1_3_reg_4052",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8174,"tmp_s_reg_4057",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8175,"tmp_17_2_1_reg_4062",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8176,"tmp_17_2_2_reg_4067",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8177,"tmp_17_2_3_reg_4072",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8178,"tmp_3_reg_4077",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8179,"tmp_17_3_1_reg_4082",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8180,"tmp_17_3_2_reg_4087",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8181,"tmp_17_3_3_reg_4092",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8182,"tmp_9_reg_4097",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8183,"tmp_17_4_1_reg_4102",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8184,"tmp_11_reg_4107",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8185,"tmp_13_reg_4112",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8186,"tmp_17_5_reg_4117",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8187,"tmp_17_5_1_reg_4122",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8188,"tmp_17_5_2_reg_4127",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8189,"tmp_15_reg_4132",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8190,"tmp_17_6_reg_4137",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8191,"tmp_18_reg_4142",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8192,"tmp_19_reg_4147",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8193,"tmp_21_reg_4152",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8194,"tmp_17_7_reg_4157",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8195,"tmp_24_reg_4162",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8196,"tmp_26_reg_4167",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8197,"tmp_fu_3769_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8198,"tmp_reg_4172",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8199,"tmp15_fu_3784_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8200,"tmp15_reg_4177",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8201,"tmp21_fu_3790_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8202,"tmp21_reg_4182",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8203,"tmp22_fu_3804_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8204,"tmp22_reg_4187",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8205,"tmp29_fu_3819_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8206,"tmp29_reg_4192",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8207,"r_V_8_3_fu_192_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8208,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8209,"r_V_8_6_2_fu_193_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8210,"r_V_8_5_3_fu_194_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8211,"r_V_8_5_fu_195_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8212,"r_V_5_cast_fu_3557_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8213,"r_V_8_4_2_fu_196_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8214,"r_V_4_cast_fu_3476_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8215,"r_V_8_0_2_fu_197_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8216,"r_V_cast_fu_3225_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8217,"r_V_8_3_3_fu_198_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8218,"r_V_3_cast1_fu_3412_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8219,"r_V_8_6_3_fu_200_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8220,"r_V_6_cast2_fu_3607_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8221,"r_V_8_3_1_fu_202_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8222,"r_V_8_1_1_fu_203_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8223,"r_V_8_2_1_fu_204_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8224,"r_V_2_cast1_fu_3360_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8225,"r_V_8_7_fu_205_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8226,"r_V_8_5_2_fu_206_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8227,"r_V_8_4_3_fu_207_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8228,"r_V_8_5_1_fu_208_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8229,"r_V_8_1_2_fu_210_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8230,"r_V_1_cast_fu_3313_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8231,"r_V_8_6_fu_211_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8232,"r_V_8_2_2_fu_212_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8233,"r_V_8_2_fu_213_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8234,"r_V_8_3_2_fu_214_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8235,"r_V_8_0_1_fu_215_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8236,"r_V_8_4_1_fu_216_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8237,"r_V_8_2_3_fu_217_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8238,"r_V_8_7_2_fu_218_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8239,"r_V_7_cast_fu_3672_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8240,"r_V_8_1_3_fu_219_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8241,"r_V_8_fu_221_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8242,"r_V_8_7_3_fu_222_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8243,"r_V_8_1_fu_223_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8244,"r_V_cast_fu_3225_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8245,"r_V_8_fu_221_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8246,"r_V_8_0_1_fu_215_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8247,"r_V_8_0_2_fu_197_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8248,"r_V_neel_D4_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8249,"r_V_neel_D6_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8250,"r_V_neel_D7_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8251,"r_V_neel_D0_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8252,"r_V_8_0_3_fu_3292_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8253,"r_V_1_cast1_fu_3308_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8254,"r_V_1_cast_fu_3313_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8255,"r_V_8_1_fu_223_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8256,"r_V_8_1_1_fu_203_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8257,"r_V_8_1_2_fu_210_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8258,"r_V_8_1_3_fu_219_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8259,"r_V_2_cast1_fu_3360_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8260,"r_V_2_cast_fu_3367_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8261,"r_V_8_2_fu_213_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8262,"r_V_8_2_1_fu_204_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8263,"r_V_8_2_2_fu_212_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8264,"r_V_8_2_3_fu_217_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8265,"r_V_3_cast1_fu_3412_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8266,"r_V_3_cast_fu_3419_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8267,"r_V_8_3_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8268,"r_V_8_3_1_fu_202_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8269,"r_V_8_3_2_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8270,"r_V_8_3_3_fu_198_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8271,"r_V_8_4_fu_3507_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8272,"r_V_8_4_1_fu_216_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8273,"r_V_8_4_2_fu_196_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8274,"r_V_8_4_3_fu_207_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8275,"r_V_8_5_fu_195_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8276,"r_V_8_5_1_fu_208_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8277,"r_V_8_5_2_fu_206_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8278,"r_V_8_5_3_fu_194_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8279,"r_V_8_6_fu_211_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8280,"r_V_8_6_1_fu_3636_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8281,"r_V_8_6_2_fu_193_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8282,"r_V_8_6_3_fu_200_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8283,"r_V_8_7_fu_205_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8284,"r_V_8_7_1_fu_3719_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8285,"tmp_23_fu_3725_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8286,"r_V_8_7_2_fu_218_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8287,"r_V_8_7_3_fu_222_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8288,"tmp_6_fu_3473_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8289,"tmp_2_fu_3470_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8290,"tmp9_fu_3759_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8291,"tmp10_fu_3763_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8292,"tmp_8_fu_3467_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8293,"tmp16_fu_3775_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8294,"tmp17_fu_3780_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8295,"tmp_25_cast_fu_3735_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8296,"tmp23_fu_3796_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8297,"tmp24_fu_3800_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8298,"tmp_5_fu_3464_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8299,"tmp30_fu_3810_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8300,"tmp31_fu_3815_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8301,"tmp_10_fu_3825_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8302,"tmp14_fu_3857_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8303,"tmp12_fu_3852_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8304,"tmp13_fu_3862_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8305,"tmp11_fu_3867_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8306,"tmp_19_cast_fu_3837_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8307,"tmp21_cast_fu_3882_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8308,"tmp20_fu_3885_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8309,"tmp19_fu_3878_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8310,"tmp20_cast_fu_3891_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8311,"tmp18_fu_3895_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8312,"tmp_12_fu_3828_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8313,"tmp_25_fu_3846_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8314,"tmp_20_fu_3840_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8315,"tmp28_fu_3911_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8316,"tmp26_fu_3906_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8317,"tmp27_fu_3917_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8318,"tmp25_fu_3923_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8319,"tmp_16_fu_3834_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8320,"tmp_14_fu_3831_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8321,"tmp_27_fu_3849_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8322,"tmp_22_fu_3843_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8323,"tmp35_fu_3940_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8324,"tmp33_fu_3934_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8325,"tmp34_fu_3946_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8326,"tmp32_fu_3952_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8327,"res_0_V_write_assign_fu_3873_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8328,"acc_1_V_fu_3901_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8329,"acc_2_V_fu_3929_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8330,"acc_3_V_fu_3958_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8331,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8332,"data_0_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8333,"data_1_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8334,"data_2_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8335,"data_3_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8336,"data_4_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8337,"data_5_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8338,"data_6_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8339,"data_7_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8340,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8341,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8342,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8343,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8344,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8345,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8346,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8347,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8348,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8349,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8350,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8351,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8352,"w2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8353,"w2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8354,"w2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8355,"w2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8356,"w3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8357,"w3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8358,"w3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8359,"w3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8360,"w4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8361,"w4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8362,"w4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8363,"w4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8364,"w5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8365,"w5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8366,"w5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8367,"w5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8368,"w6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8369,"w6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8370,"w6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8371,"w6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8372,"w7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8373,"w7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8374,"w7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8375,"w7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8376,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8377,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8378,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8379,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8380,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8381,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8382,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8383,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8384,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8385,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8386,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8387,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8388,"node2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8389,"node2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8390,"node2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8391,"node2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8392,"node3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8393,"node3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8394,"node3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8395,"node3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8396,"node4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8397,"node4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8398,"node4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8399,"node4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8400,"node5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8401,"node5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8402,"node5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8403,"node5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8404,"node6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8405,"node6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8406,"node6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8407,"node6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8408,"node7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8409,"node7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8410,"node7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8411,"node7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85 ");
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"OS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+8412,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8413,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8414,"ap_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8415,"ap_done",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+8416,"ap_idle",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+8417,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+8418,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8419,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8420,"ap_return",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+8421,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+8422,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8423,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8424,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8425,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8426,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8427,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8428,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8429,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8430,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8431,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8432,"sigmoid_table1_address0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+8433,"sigmoid_table1_ce0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8434,"sigmoid_table1_q0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+8435,"tmp_5_fu_175_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+8436,"tmp_5_reg_206",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+8437,"tmp_6_reg_211",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+8438,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+8439,"tmp_8_fu_201_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+8441,"tmp_fu_83_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+8442,"r_V_fu_75_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 27,0);
    tracep->declBus(c+8443,"tmp_1_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+8444,"p_Result_2_fu_107_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+8445,"ret_V_cast_fu_93_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+8446,"tmp_3_fu_115_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8447,"ret_V_fu_121_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+8448,"p_Result_s_fu_97_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8449,"p_s_fu_127_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+8450,"p_2_fu_135_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+8451,"tmp_2_fu_143_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+8452,"index_fu_147_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+8453,"tmp_4_fu_159_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8454,"index_cast_fu_153_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+8455,"p_1_fu_167_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+8456,"icmp_fu_189_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8457,"index_1_fu_194_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+8458,"comp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 27,0);
    tracep->declBus(c+8459,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+8460,"ap_idle_pp0_0to1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8461,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8462,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("sigmoid_table1_U ");
    tracep->declBus(c+71470,"DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"AddressRange",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AddressWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+8463,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8464,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8465,"address0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+8466,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8467,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->pushNamePrefix("sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U ");
    tracep->declBus(c+71470,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"MEM_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+8468,"addr0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+8469,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8470,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+8471,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("normalizer ");
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+8472,"stb_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+8473,"accumulated_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+8475,"normalized_output",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+8477,"NN_startTrigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8478,"minimumI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+8479,"minimumQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+8480,"sumI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+8481,"sumQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+8482,"normalizedI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+8484,"normalizedQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBus(c+8486,"shiftI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8487,"shiftQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declQuad(c+8488,"multiI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+8490,"multiQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+8492,"delay1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8493,"delay2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8494,"delay3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8495,"delay4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8496,"delay5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8497,"delay6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8498,"delay7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8499,"delay8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8500,"startNN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8501,"sumI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+8502,"sumQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+8503,"normalizedI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+8505,"normalizedQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+8507,"multiI_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+8509,"multiQ_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+8511,"multiI_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+8513,"multiQ_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__2__KET____DOT__state_disc__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__2__KET____DOT__state_disc__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+8515,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8516,"start_trigger",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+8517,"accumulated_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+8519,"idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8520,"ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8521,"inference_prob",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8522,"inference_state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8523,"done_trigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+8524,"normalized_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+8526,"NN_startTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("nn_model ");
    tracep->declBus(c+71474,"IN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+8527,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8528,"nn_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8529,"nn_done",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8530,"nn_idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8531,"nn_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+8532,"normalized_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+8534,"state_probability",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8535,"state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71472,"SS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+8536,"done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8537,"idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8538,"ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8539,"input_2_V_ap_vld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8540,"state_pred",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8541,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+8542,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8543,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8544,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8545,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8546,"ap_enable_reg_pp0_iter3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8547,"ap_enable_reg_pp0_iter4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8548,"ap_enable_reg_pp0_iter5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8549,"ap_enable_reg_pp0_iter6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8550,"ap_enable_reg_pp0_iter7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8551,"ap_enable_reg_pp0_iter8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8552,"ap_enable_reg_pp0_iter9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8553,"ap_enable_reg_pp0_iter10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8554,"ap_enable_reg_pp0_iter11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8555,"ap_enable_reg_pp0_iter12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8556,"ap_enable_reg_pp0_iter13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8557,"ap_enable_reg_pp0_iter14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8558,"ap_enable_reg_pp0_iter15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8559,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8560,"input_2_V_ap_vld_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8561,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8562,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8563,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8564,"ap_block_state4_pp0_stage0_iter3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8565,"ap_block_state5_pp0_stage0_iter4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8566,"ap_block_state6_pp0_stage0_iter5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8567,"ap_block_state7_pp0_stage0_iter6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8568,"ap_block_state8_pp0_stage0_iter7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8569,"ap_block_state9_pp0_stage0_iter8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8570,"ap_block_state10_pp0_stage0_iter9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8571,"ap_block_state11_pp0_stage0_iter10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8572,"ap_block_state12_pp0_stage0_iter11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8573,"ap_block_state13_pp0_stage0_iter12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8574,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+8575,"input_2_V_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+8577,"input_2_V_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBit(c+8579,"input_2_V_ap_vld_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8580,"input_2_V_blk_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8581,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8582,"layer2_out_0_V_reg_209",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8583,"layer2_out_1_V_reg_214",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8584,"layer2_out_2_V_reg_219",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8585,"layer2_out_3_V_reg_224",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8586,"layer2_out_4_V_reg_229",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8587,"layer2_out_5_V_reg_234",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8588,"layer2_out_6_V_reg_239",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8589,"layer2_out_7_V_reg_244",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8590,"layer3_out_0_V_reg_249",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8591,"layer3_out_1_V_reg_254",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8592,"layer3_out_2_V_reg_259",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8593,"layer3_out_3_V_reg_264",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8594,"layer3_out_4_V_reg_269",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8595,"layer3_out_5_V_reg_274",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8596,"layer3_out_6_V_reg_279",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8597,"layer3_out_7_V_reg_284",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8598,"layer4_out_0_V_reg_289",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8599,"layer4_out_1_V_reg_294",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8600,"layer4_out_2_V_reg_299",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8601,"layer4_out_3_V_reg_304",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8602,"layer5_out_0_V_reg_309",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8603,"layer5_out_1_V_reg_314",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8604,"layer5_out_2_V_reg_319",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8605,"layer5_out_3_V_reg_324",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8606,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8607,"layer6_out_0_V_reg_329",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8608,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8609,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8610,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8611,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8612,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8613,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8614,"ap_block_state1_pp0_stage0_iter0_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8615,"ap_block_state2_pp0_stage0_iter1_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8616,"ap_block_state3_pp0_stage0_iter2_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8617,"ap_block_state4_pp0_stage0_iter3_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8618,"ap_block_state5_pp0_stage0_iter4_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8619,"ap_block_state6_pp0_stage0_iter5_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8620,"ap_block_state7_pp0_stage0_iter6_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8621,"ap_block_state8_pp0_stage0_iter7_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8622,"ap_block_state9_pp0_stage0_iter8_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8623,"ap_block_state10_pp0_stage0_iter9_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8624,"ap_block_state11_pp0_stage0_iter10_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8625,"ap_block_state12_pp0_stage0_iter11_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8626,"ap_block_state13_pp0_stage0_iter12_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8627,"ap_block_pp0_stage0_11001_ignoreCallOp34",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8628,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8629,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8630,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8631,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8632,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8633,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8634,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8635,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8636,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8637,"ap_block_state1_pp0_stage0_iter0_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8638,"ap_block_state2_pp0_stage0_iter1_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8639,"ap_block_state3_pp0_stage0_iter2_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8640,"ap_block_state4_pp0_stage0_iter3_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8641,"ap_block_state5_pp0_stage0_iter4_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8642,"ap_block_state6_pp0_stage0_iter5_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8643,"ap_block_state7_pp0_stage0_iter6_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8644,"ap_block_state8_pp0_stage0_iter7_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8645,"ap_block_state9_pp0_stage0_iter8_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8646,"ap_block_state10_pp0_stage0_iter9_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8647,"ap_block_state11_pp0_stage0_iter10_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8648,"ap_block_state12_pp0_stage0_iter11_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8649,"ap_block_state13_pp0_stage0_iter12_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8650,"ap_block_pp0_stage0_11001_ignoreCallOp15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8651,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8652,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8653,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8654,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8655,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8656,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8657,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8658,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8659,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8660,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8661,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_done",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8662,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8663,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8664,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8665,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+8666,"ap_block_state1_pp0_stage0_iter0_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8667,"ap_block_state2_pp0_stage0_iter1_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8668,"ap_block_state3_pp0_stage0_iter2_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8669,"ap_block_state4_pp0_stage0_iter3_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8670,"ap_block_state5_pp0_stage0_iter4_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8671,"ap_block_state6_pp0_stage0_iter5_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8672,"ap_block_state7_pp0_stage0_iter6_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8673,"ap_block_state8_pp0_stage0_iter7_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8674,"ap_block_state9_pp0_stage0_iter8_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8675,"ap_block_state10_pp0_stage0_iter9_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8676,"ap_block_state11_pp0_stage0_iter10_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8677,"ap_block_state12_pp0_stage0_iter11_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8678,"ap_block_state13_pp0_stage0_iter12_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8679,"ap_block_pp0_stage0_11001_ignoreCallOp49",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8680,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8681,"ap_block_state1_pp0_stage0_iter0_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8682,"ap_block_state2_pp0_stage0_iter1_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8683,"ap_block_state3_pp0_stage0_iter2_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8684,"ap_block_state4_pp0_stage0_iter3_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8685,"ap_block_state5_pp0_stage0_iter4_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8686,"ap_block_state6_pp0_stage0_iter5_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8687,"ap_block_state7_pp0_stage0_iter6_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8688,"ap_block_state8_pp0_stage0_iter7_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8689,"ap_block_state9_pp0_stage0_iter8_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8690,"ap_block_state10_pp0_stage0_iter9_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8691,"ap_block_state11_pp0_stage0_iter10_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8692,"ap_block_state12_pp0_stage0_iter11_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8693,"ap_block_state13_pp0_stage0_iter12_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8694,"ap_block_pp0_stage0_11001_ignoreCallOp47",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8695,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8696,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8697,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8698,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8699,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8700,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8701,"ap_block_pp0_stage0_01001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8702,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+8703,"ap_idle_pp0_0to14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8704,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8705,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73 ");
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+8706,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8707,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8708,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8709,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8710,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8711,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8712,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8713,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8714,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8715,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8716,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8717,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8718,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8719,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8720,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8721,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8722,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8723,"tmp_2_fu_82_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8724,"tmp_fu_88_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8725,"res_0_V_write_assign_fu_92_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8726,"tmp_2_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8727,"tmp_10_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8728,"res_1_V_write_assign_fu_114_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8729,"tmp_2_2_fu_126_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8730,"tmp_11_fu_132_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8731,"res_2_V_write_assign_fu_136_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8732,"tmp_2_3_fu_148_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8733,"tmp_12_fu_154_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8734,"res_3_V_write_assign_fu_158_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8735,"tmp_2_4_fu_170_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8736,"tmp_13_fu_176_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8737,"res_4_V_write_assign_fu_180_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8738,"tmp_2_5_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8739,"tmp_14_fu_198_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8740,"res_5_V_write_assign_fu_202_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8741,"tmp_2_6_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8742,"tmp_15_fu_220_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8743,"res_6_V_write_assign_fu_224_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8744,"tmp_2_7_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8745,"tmp_16_fu_242_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8746,"res_7_V_write_assign_fu_246_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8747,"res_0_V_write_assign_cast_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8748,"res_1_V_write_assign_cast_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8749,"res_2_V_write_assign_cast_fu_144_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8750,"res_3_V_write_assign_cast_fu_166_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8751,"res_4_V_write_assign_cast_fu_188_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8752,"res_5_V_write_assign_cast_fu_210_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8753,"res_6_V_write_assign_cast_fu_232_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8754,"res_7_V_write_assign_cast_fu_254_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100 ");
    tracep->declBit(c+8755,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+8756,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8757,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8758,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8759,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8760,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8761,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8762,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8763,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8764,"tmp_1_fu_50_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8765,"tmp_fu_56_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8766,"res_0_V_write_assign_fu_60_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8767,"tmp_1_1_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8768,"tmp_7_fu_78_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8769,"res_1_V_write_assign_fu_82_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8770,"tmp_1_2_fu_94_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8771,"tmp_8_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8772,"res_2_V_write_assign_fu_104_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8773,"tmp_1_3_fu_116_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+8774,"tmp_9_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8775,"res_3_V_write_assign_fu_126_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+8776,"res_0_V_write_assign_cast_fu_68_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8777,"res_1_V_write_assign_cast_fu_90_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8778,"res_2_V_write_assign_cast_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8779,"res_3_V_write_assign_cast_fu_134_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92 ");
    tracep->declBit(c+8780,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8781,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+8782,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8783,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8784,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8785,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8786,"ap_return",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8787,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8788,"tmp_5_reg_247",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8789,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8790,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8791,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8792,"tmp_5_1_reg_252",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8793,"tmp_5_2_reg_257",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8794,"tmp_5_3_reg_262",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8795,"r_V_6_2_fu_70_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8796,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8797,"r_V_6_fu_71_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8798,"r_V_6_3_fu_72_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8799,"r_V_6_1_fu_73_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8800,"r_V_6_fu_71_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8801,"r_V_6_1_fu_73_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8802,"r_V_6_2_fu_70_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8803,"r_V_6_3_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8804,"tmp2_fu_231_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8805,"tmp1_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8806,"tmp_fu_227_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8807,"res_V_write_assign_fu_241_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8808,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8809,"ap_return_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8810,"w0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8811,"w1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8812,"w2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8813,"w3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8814,"b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8815,"node0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8816,"node1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8817,"node2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8818,"node3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 ");
    tracep->declBit(c+8819,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8820,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+8821,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+8823,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8824,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8825,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8826,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8827,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8828,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8829,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8830,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8831,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8832,"tmp_fu_1180_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8833,"tmp_reg_1562",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8834,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8835,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8836,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8837,"tmp_3_reg_1568",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8838,"tmp_s_reg_1573",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8839,"tmp_33_0_2_reg_1578",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8840,"tmp_33_0_3_reg_1583",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8841,"tmp_33_0_4_reg_1588",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8842,"tmp_33_0_6_reg_1593",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8843,"tmp_33_0_7_reg_1598",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8844,"tmp_33_1_reg_1603",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8845,"tmp_33_1_1_reg_1608",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8846,"tmp_33_1_2_reg_1613",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8847,"tmp_33_1_3_reg_1618",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8848,"tmp_33_1_4_reg_1623",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8849,"tmp_36_reg_1628",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8850,"tmp_33_1_6_reg_1633",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8851,"tmp_29_reg_1638",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8852,"r_V_10_1_4_fu_98_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8853,"r_V_1_cast_fu_1289_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8854,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8855,"r_V_10_1_1_fu_99_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8856,"r_V_10_0_3_fu_101_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8857,"r_V_cast3_fu_1184_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8858,"r_V_10_0_7_fu_102_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8859,"r_V_10_0_4_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8860,"r_V_10_0_1_fu_104_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8861,"r_V_10_0_6_fu_105_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8862,"r_V_10_1_3_fu_106_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8863,"r_V_10_0_2_fu_107_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8864,"r_V_10_1_fu_108_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8865,"r_V_10_1_2_fu_109_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8866,"r_V_s_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8867,"r_V_10_1_6_fu_111_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8868,"r_V_10_1_7_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8869,"r_V_10_1_5_fu_113_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8870,"r_V_s_fu_110_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8871,"r_V_10_0_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8872,"r_V_10_0_2_fu_107_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8873,"r_V_10_0_3_fu_101_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8874,"r_V_10_0_4_fu_103_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8875,"r_V_10_0_6_fu_105_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8876,"r_V_10_0_7_fu_102_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8877,"tmp_2_fu_1269_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8878,"r_V_10_1_fu_108_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8879,"r_V_10_1_1_fu_99_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8880,"r_V_10_1_2_fu_109_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8881,"r_V_10_1_3_fu_106_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8882,"r_V_10_1_4_fu_98_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8883,"r_V_10_1_5_fu_113_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8884,"r_V_10_1_6_fu_111_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8885,"r_V_10_1_7_fu_112_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8886,"p_shl_fu_1382_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8887,"p_shl1_fu_1393_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8888,"p_shl_cast_fu_1389_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8889,"p_shl1_cast_fu_1400_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8890,"r_V_10_0_5_fu_1404_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+8891,"tmp2_fu_1426_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8892,"tmp_28_fu_1379_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8893,"tmp3_fu_1436_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8894,"tmp4_fu_1447_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8895,"tmp5_fu_1457_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8896,"tmp6_fu_1467_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8897,"tmp_32_cast_fu_1420_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8898,"tmp7_fu_1477_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8899,"tmp_33_0_5_fu_1410_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8900,"tmp7_cast_fu_1483_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8901,"tmp8_fu_1493_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8902,"tmp_30_fu_1423_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8903,"tmp9_fu_1503_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8904,"res_0_V_write_assign_fu_1431_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8905,"acc_1_V_fu_1441_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8906,"acc_2_V_fu_1452_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8907,"acc_3_V_fu_1462_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8908,"acc_4_V_fu_1472_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8909,"acc_5_V_fu_1487_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8910,"acc_6_V_fu_1498_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8911,"acc_7_V_fu_1509_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+8912,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+8913,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8914,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8915,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8916,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8917,"ap_return_4_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8918,"ap_return_5_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8919,"ap_return_6_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8920,"ap_return_7_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8921,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8922,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8923,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8924,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8925,"w0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8926,"w0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8927,"w0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8928,"w0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8929,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8930,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8931,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8932,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8933,"w1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8934,"w1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8935,"w1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8936,"w1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8937,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8938,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8939,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8940,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8941,"b4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8942,"b5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8943,"b6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8944,"b7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8945,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8946,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8947,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8948,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8949,"node0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8950,"node0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8951,"node0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8952,"node0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8953,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8954,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8955,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8956,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8957,"node1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8958,"node1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8959,"node1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8960,"node1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55 ");
    tracep->declBit(c+8961,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8962,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+8963,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8964,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8965,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8966,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8967,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8968,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8969,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8970,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+8971,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8972,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8973,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8974,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8975,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8976,"data_7_V_read11_reg_3987",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+8977,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8978,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8979,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8980,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8981,"data_6_V_read_2_reg_3995",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8982,"data_5_V_read_2_reg_4003",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8983,"data_4_V_read_2_reg_4009",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8984,"tmp_1_reg_4017",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8985,"tmp_17_0_1_reg_4022",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8986,"tmp_17_0_2_reg_4027",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8987,"tmp_4_reg_4032",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8988,"tmp_17_1_reg_4037",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8989,"tmp_7_reg_4042",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8990,"tmp_17_1_2_reg_4047",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8991,"tmp_17_1_3_reg_4052",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8992,"tmp_s_reg_4057",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8993,"tmp_17_2_1_reg_4062",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8994,"tmp_17_2_2_reg_4067",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8995,"tmp_17_2_3_reg_4072",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8996,"tmp_3_reg_4077",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8997,"tmp_17_3_1_reg_4082",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8998,"tmp_17_3_2_reg_4087",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+8999,"tmp_17_3_3_reg_4092",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9000,"tmp_9_reg_4097",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9001,"tmp_17_4_1_reg_4102",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9002,"tmp_11_reg_4107",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9003,"tmp_13_reg_4112",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9004,"tmp_17_5_reg_4117",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9005,"tmp_17_5_1_reg_4122",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9006,"tmp_17_5_2_reg_4127",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9007,"tmp_15_reg_4132",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9008,"tmp_17_6_reg_4137",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9009,"tmp_18_reg_4142",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9010,"tmp_19_reg_4147",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9011,"tmp_21_reg_4152",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9012,"tmp_17_7_reg_4157",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9013,"tmp_24_reg_4162",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9014,"tmp_26_reg_4167",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9015,"tmp_fu_3769_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9016,"tmp_reg_4172",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9017,"tmp15_fu_3784_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9018,"tmp15_reg_4177",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9019,"tmp21_fu_3790_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9020,"tmp21_reg_4182",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9021,"tmp22_fu_3804_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9022,"tmp22_reg_4187",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9023,"tmp29_fu_3819_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9024,"tmp29_reg_4192",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9025,"r_V_8_3_fu_192_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9026,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9027,"r_V_8_6_2_fu_193_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9028,"r_V_8_5_3_fu_194_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9029,"r_V_8_5_fu_195_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9030,"r_V_5_cast_fu_3557_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9031,"r_V_8_4_2_fu_196_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9032,"r_V_4_cast_fu_3476_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9033,"r_V_8_0_2_fu_197_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9034,"r_V_cast_fu_3225_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9035,"r_V_8_3_3_fu_198_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9036,"r_V_3_cast1_fu_3412_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9037,"r_V_8_6_3_fu_200_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9038,"r_V_6_cast2_fu_3607_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9039,"r_V_8_3_1_fu_202_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9040,"r_V_8_1_1_fu_203_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9041,"r_V_8_2_1_fu_204_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9042,"r_V_2_cast1_fu_3360_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9043,"r_V_8_7_fu_205_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9044,"r_V_8_5_2_fu_206_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9045,"r_V_8_4_3_fu_207_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9046,"r_V_8_5_1_fu_208_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9047,"r_V_8_1_2_fu_210_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9048,"r_V_1_cast_fu_3313_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9049,"r_V_8_6_fu_211_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9050,"r_V_8_2_2_fu_212_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9051,"r_V_8_2_fu_213_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9052,"r_V_8_3_2_fu_214_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9053,"r_V_8_0_1_fu_215_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9054,"r_V_8_4_1_fu_216_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9055,"r_V_8_2_3_fu_217_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9056,"r_V_8_7_2_fu_218_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9057,"r_V_7_cast_fu_3672_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9058,"r_V_8_1_3_fu_219_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9059,"r_V_8_fu_221_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9060,"r_V_8_7_3_fu_222_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9061,"r_V_8_1_fu_223_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9062,"r_V_cast_fu_3225_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9063,"r_V_8_fu_221_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9064,"r_V_8_0_1_fu_215_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9065,"r_V_8_0_2_fu_197_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9066,"r_V_neel_D4_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9067,"r_V_neel_D6_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9068,"r_V_neel_D7_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9069,"r_V_neel_D0_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9070,"r_V_8_0_3_fu_3292_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9071,"r_V_1_cast1_fu_3308_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9072,"r_V_1_cast_fu_3313_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9073,"r_V_8_1_fu_223_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9074,"r_V_8_1_1_fu_203_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9075,"r_V_8_1_2_fu_210_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9076,"r_V_8_1_3_fu_219_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9077,"r_V_2_cast1_fu_3360_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9078,"r_V_2_cast_fu_3367_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9079,"r_V_8_2_fu_213_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9080,"r_V_8_2_1_fu_204_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9081,"r_V_8_2_2_fu_212_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9082,"r_V_8_2_3_fu_217_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9083,"r_V_3_cast1_fu_3412_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9084,"r_V_3_cast_fu_3419_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9085,"r_V_8_3_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9086,"r_V_8_3_1_fu_202_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9087,"r_V_8_3_2_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9088,"r_V_8_3_3_fu_198_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9089,"r_V_8_4_fu_3507_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9090,"r_V_8_4_1_fu_216_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9091,"r_V_8_4_2_fu_196_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9092,"r_V_8_4_3_fu_207_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9093,"r_V_8_5_fu_195_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9094,"r_V_8_5_1_fu_208_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9095,"r_V_8_5_2_fu_206_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9096,"r_V_8_5_3_fu_194_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9097,"r_V_8_6_fu_211_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9098,"r_V_8_6_1_fu_3636_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9099,"r_V_8_6_2_fu_193_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9100,"r_V_8_6_3_fu_200_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9101,"r_V_8_7_fu_205_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9102,"r_V_8_7_1_fu_3719_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9103,"tmp_23_fu_3725_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9104,"r_V_8_7_2_fu_218_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9105,"r_V_8_7_3_fu_222_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9106,"tmp_6_fu_3473_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9107,"tmp_2_fu_3470_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9108,"tmp9_fu_3759_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9109,"tmp10_fu_3763_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9110,"tmp_8_fu_3467_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9111,"tmp16_fu_3775_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9112,"tmp17_fu_3780_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9113,"tmp_25_cast_fu_3735_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9114,"tmp23_fu_3796_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9115,"tmp24_fu_3800_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9116,"tmp_5_fu_3464_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9117,"tmp30_fu_3810_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9118,"tmp31_fu_3815_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9119,"tmp_10_fu_3825_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9120,"tmp14_fu_3857_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9121,"tmp12_fu_3852_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9122,"tmp13_fu_3862_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9123,"tmp11_fu_3867_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9124,"tmp_19_cast_fu_3837_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9125,"tmp21_cast_fu_3882_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9126,"tmp20_fu_3885_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9127,"tmp19_fu_3878_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9128,"tmp20_cast_fu_3891_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9129,"tmp18_fu_3895_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9130,"tmp_12_fu_3828_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9131,"tmp_25_fu_3846_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9132,"tmp_20_fu_3840_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9133,"tmp28_fu_3911_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9134,"tmp26_fu_3906_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9135,"tmp27_fu_3917_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9136,"tmp25_fu_3923_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9137,"tmp_16_fu_3834_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9138,"tmp_14_fu_3831_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9139,"tmp_27_fu_3849_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9140,"tmp_22_fu_3843_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9141,"tmp35_fu_3940_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9142,"tmp33_fu_3934_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9143,"tmp34_fu_3946_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9144,"tmp32_fu_3952_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9145,"res_0_V_write_assign_fu_3873_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9146,"acc_1_V_fu_3901_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9147,"acc_2_V_fu_3929_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9148,"acc_3_V_fu_3958_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9149,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9150,"data_0_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9151,"data_1_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9152,"data_2_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9153,"data_3_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9154,"data_4_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9155,"data_5_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9156,"data_6_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9157,"data_7_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9158,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9159,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9160,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9161,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9162,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9163,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9164,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9165,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9166,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9167,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9168,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9169,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9170,"w2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9171,"w2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9172,"w2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9173,"w2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9174,"w3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9175,"w3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9176,"w3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9177,"w3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9178,"w4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9179,"w4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9180,"w4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9181,"w4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9182,"w5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9183,"w5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9184,"w5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9185,"w5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9186,"w6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9187,"w6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9188,"w6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9189,"w6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9190,"w7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9191,"w7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9192,"w7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9193,"w7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9194,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9195,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9196,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9197,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9198,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9199,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9200,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9201,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9202,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9203,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9204,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9205,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9206,"node2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9207,"node2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9208,"node2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9209,"node2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9210,"node3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9211,"node3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9212,"node3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9213,"node3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9214,"node4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9215,"node4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9216,"node4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9217,"node4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9218,"node5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9219,"node5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9220,"node5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9221,"node5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9222,"node6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9223,"node6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9224,"node6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9225,"node6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9226,"node7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9227,"node7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9228,"node7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9229,"node7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85 ");
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"OS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+9230,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9231,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9232,"ap_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9233,"ap_done",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+9234,"ap_idle",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+9235,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+9236,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9237,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9238,"ap_return",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+9239,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+9240,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9241,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9242,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9243,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9244,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9245,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9246,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9247,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9248,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9249,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9250,"sigmoid_table1_address0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+9251,"sigmoid_table1_ce0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9252,"sigmoid_table1_q0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+9253,"tmp_5_fu_175_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+9254,"tmp_5_reg_206",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+9255,"tmp_6_reg_211",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+9256,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+9257,"tmp_8_fu_201_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+9259,"tmp_fu_83_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+9260,"r_V_fu_75_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 27,0);
    tracep->declBus(c+9261,"tmp_1_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+9262,"p_Result_2_fu_107_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+9263,"ret_V_cast_fu_93_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+9264,"tmp_3_fu_115_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9265,"ret_V_fu_121_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+9266,"p_Result_s_fu_97_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9267,"p_s_fu_127_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+9268,"p_2_fu_135_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+9269,"tmp_2_fu_143_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+9270,"index_fu_147_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+9271,"tmp_4_fu_159_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9272,"index_cast_fu_153_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+9273,"p_1_fu_167_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+9274,"icmp_fu_189_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9275,"index_1_fu_194_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+9276,"comp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 27,0);
    tracep->declBus(c+9277,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+9278,"ap_idle_pp0_0to1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9279,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9280,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("sigmoid_table1_U ");
    tracep->declBus(c+71470,"DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"AddressRange",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AddressWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+9281,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9282,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9283,"address0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+9284,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9285,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->pushNamePrefix("sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U ");
    tracep->declBus(c+71470,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"MEM_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+9286,"addr0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+9287,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9288,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+9289,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("normalizer ");
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+9290,"stb_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+9291,"accumulated_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+9293,"normalized_output",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+9295,"NN_startTrigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9296,"minimumI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9297,"minimumQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9298,"sumI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9299,"sumQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+9300,"normalizedI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+9302,"normalizedQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBus(c+9304,"shiftI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9305,"shiftQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declQuad(c+9306,"multiI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+9308,"multiQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+9310,"delay1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9311,"delay2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9312,"delay3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9313,"delay4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9314,"delay5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9315,"delay6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9316,"delay7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9317,"delay8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9318,"startNN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9319,"sumI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9320,"sumQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+9321,"normalizedI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+9323,"normalizedQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+9325,"multiI_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+9327,"multiQ_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+9329,"multiI_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+9331,"multiQ_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__3__KET____DOT__state_disc__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__3__KET____DOT__state_disc__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+9333,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9334,"start_trigger",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+9335,"accumulated_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+9337,"idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9338,"ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9339,"inference_prob",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9340,"inference_state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9341,"done_trigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+9342,"normalized_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+9344,"NN_startTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("nn_model ");
    tracep->declBus(c+71474,"IN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+9345,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9346,"nn_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9347,"nn_done",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9348,"nn_idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9349,"nn_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+9350,"normalized_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+9352,"state_probability",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9353,"state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71472,"SS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+9354,"done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9355,"idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9356,"ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9357,"input_2_V_ap_vld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9358,"state_pred",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9359,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+9360,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9361,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9362,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9363,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9364,"ap_enable_reg_pp0_iter3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9365,"ap_enable_reg_pp0_iter4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9366,"ap_enable_reg_pp0_iter5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9367,"ap_enable_reg_pp0_iter6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9368,"ap_enable_reg_pp0_iter7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9369,"ap_enable_reg_pp0_iter8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9370,"ap_enable_reg_pp0_iter9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9371,"ap_enable_reg_pp0_iter10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9372,"ap_enable_reg_pp0_iter11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9373,"ap_enable_reg_pp0_iter12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9374,"ap_enable_reg_pp0_iter13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9375,"ap_enable_reg_pp0_iter14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9376,"ap_enable_reg_pp0_iter15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9377,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9378,"input_2_V_ap_vld_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9379,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9380,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9381,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9382,"ap_block_state4_pp0_stage0_iter3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9383,"ap_block_state5_pp0_stage0_iter4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9384,"ap_block_state6_pp0_stage0_iter5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9385,"ap_block_state7_pp0_stage0_iter6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9386,"ap_block_state8_pp0_stage0_iter7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9387,"ap_block_state9_pp0_stage0_iter8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9388,"ap_block_state10_pp0_stage0_iter9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9389,"ap_block_state11_pp0_stage0_iter10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9390,"ap_block_state12_pp0_stage0_iter11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9391,"ap_block_state13_pp0_stage0_iter12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9392,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+9393,"input_2_V_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+9395,"input_2_V_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBit(c+9397,"input_2_V_ap_vld_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9398,"input_2_V_blk_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9399,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9400,"layer2_out_0_V_reg_209",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9401,"layer2_out_1_V_reg_214",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9402,"layer2_out_2_V_reg_219",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9403,"layer2_out_3_V_reg_224",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9404,"layer2_out_4_V_reg_229",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9405,"layer2_out_5_V_reg_234",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9406,"layer2_out_6_V_reg_239",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9407,"layer2_out_7_V_reg_244",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9408,"layer3_out_0_V_reg_249",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9409,"layer3_out_1_V_reg_254",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9410,"layer3_out_2_V_reg_259",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9411,"layer3_out_3_V_reg_264",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9412,"layer3_out_4_V_reg_269",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9413,"layer3_out_5_V_reg_274",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9414,"layer3_out_6_V_reg_279",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9415,"layer3_out_7_V_reg_284",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9416,"layer4_out_0_V_reg_289",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9417,"layer4_out_1_V_reg_294",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9418,"layer4_out_2_V_reg_299",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9419,"layer4_out_3_V_reg_304",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9420,"layer5_out_0_V_reg_309",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9421,"layer5_out_1_V_reg_314",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9422,"layer5_out_2_V_reg_319",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9423,"layer5_out_3_V_reg_324",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9424,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9425,"layer6_out_0_V_reg_329",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+9426,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9427,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9428,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9429,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9430,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9431,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9432,"ap_block_state1_pp0_stage0_iter0_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9433,"ap_block_state2_pp0_stage0_iter1_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9434,"ap_block_state3_pp0_stage0_iter2_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9435,"ap_block_state4_pp0_stage0_iter3_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9436,"ap_block_state5_pp0_stage0_iter4_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9437,"ap_block_state6_pp0_stage0_iter5_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9438,"ap_block_state7_pp0_stage0_iter6_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9439,"ap_block_state8_pp0_stage0_iter7_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9440,"ap_block_state9_pp0_stage0_iter8_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9441,"ap_block_state10_pp0_stage0_iter9_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9442,"ap_block_state11_pp0_stage0_iter10_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9443,"ap_block_state12_pp0_stage0_iter11_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9444,"ap_block_state13_pp0_stage0_iter12_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9445,"ap_block_pp0_stage0_11001_ignoreCallOp34",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9446,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9447,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9448,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9449,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9450,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9451,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9452,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9453,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9454,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9455,"ap_block_state1_pp0_stage0_iter0_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9456,"ap_block_state2_pp0_stage0_iter1_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9457,"ap_block_state3_pp0_stage0_iter2_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9458,"ap_block_state4_pp0_stage0_iter3_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9459,"ap_block_state5_pp0_stage0_iter4_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9460,"ap_block_state6_pp0_stage0_iter5_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9461,"ap_block_state7_pp0_stage0_iter6_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9462,"ap_block_state8_pp0_stage0_iter7_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9463,"ap_block_state9_pp0_stage0_iter8_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9464,"ap_block_state10_pp0_stage0_iter9_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9465,"ap_block_state11_pp0_stage0_iter10_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9466,"ap_block_state12_pp0_stage0_iter11_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9467,"ap_block_state13_pp0_stage0_iter12_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9468,"ap_block_pp0_stage0_11001_ignoreCallOp15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9469,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9470,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9471,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9472,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9473,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9474,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9475,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9476,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9477,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9478,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9479,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_done",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9480,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9481,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9482,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9483,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+9484,"ap_block_state1_pp0_stage0_iter0_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9485,"ap_block_state2_pp0_stage0_iter1_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9486,"ap_block_state3_pp0_stage0_iter2_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9487,"ap_block_state4_pp0_stage0_iter3_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9488,"ap_block_state5_pp0_stage0_iter4_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9489,"ap_block_state6_pp0_stage0_iter5_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9490,"ap_block_state7_pp0_stage0_iter6_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9491,"ap_block_state8_pp0_stage0_iter7_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9492,"ap_block_state9_pp0_stage0_iter8_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9493,"ap_block_state10_pp0_stage0_iter9_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9494,"ap_block_state11_pp0_stage0_iter10_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9495,"ap_block_state12_pp0_stage0_iter11_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9496,"ap_block_state13_pp0_stage0_iter12_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9497,"ap_block_pp0_stage0_11001_ignoreCallOp49",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9498,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9499,"ap_block_state1_pp0_stage0_iter0_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9500,"ap_block_state2_pp0_stage0_iter1_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9501,"ap_block_state3_pp0_stage0_iter2_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9502,"ap_block_state4_pp0_stage0_iter3_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9503,"ap_block_state5_pp0_stage0_iter4_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9504,"ap_block_state6_pp0_stage0_iter5_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9505,"ap_block_state7_pp0_stage0_iter6_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9506,"ap_block_state8_pp0_stage0_iter7_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9507,"ap_block_state9_pp0_stage0_iter8_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9508,"ap_block_state10_pp0_stage0_iter9_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9509,"ap_block_state11_pp0_stage0_iter10_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9510,"ap_block_state12_pp0_stage0_iter11_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9511,"ap_block_state13_pp0_stage0_iter12_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9512,"ap_block_pp0_stage0_11001_ignoreCallOp47",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9513,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9514,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9515,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9516,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9517,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9518,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9519,"ap_block_pp0_stage0_01001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9520,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+9521,"ap_idle_pp0_0to14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9522,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9523,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73 ");
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+9524,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9525,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9526,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9527,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9528,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9529,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9530,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9531,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9532,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9533,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9534,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9535,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9536,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9537,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9538,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9539,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9540,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9541,"tmp_2_fu_82_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9542,"tmp_fu_88_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9543,"res_0_V_write_assign_fu_92_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9544,"tmp_2_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9545,"tmp_10_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9546,"res_1_V_write_assign_fu_114_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9547,"tmp_2_2_fu_126_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9548,"tmp_11_fu_132_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9549,"res_2_V_write_assign_fu_136_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9550,"tmp_2_3_fu_148_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9551,"tmp_12_fu_154_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9552,"res_3_V_write_assign_fu_158_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9553,"tmp_2_4_fu_170_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9554,"tmp_13_fu_176_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9555,"res_4_V_write_assign_fu_180_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9556,"tmp_2_5_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9557,"tmp_14_fu_198_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9558,"res_5_V_write_assign_fu_202_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9559,"tmp_2_6_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9560,"tmp_15_fu_220_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9561,"res_6_V_write_assign_fu_224_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9562,"tmp_2_7_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9563,"tmp_16_fu_242_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9564,"res_7_V_write_assign_fu_246_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9565,"res_0_V_write_assign_cast_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9566,"res_1_V_write_assign_cast_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9567,"res_2_V_write_assign_cast_fu_144_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9568,"res_3_V_write_assign_cast_fu_166_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9569,"res_4_V_write_assign_cast_fu_188_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9570,"res_5_V_write_assign_cast_fu_210_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9571,"res_6_V_write_assign_cast_fu_232_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9572,"res_7_V_write_assign_cast_fu_254_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100 ");
    tracep->declBit(c+9573,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+9574,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9575,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9576,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9577,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9578,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9579,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9580,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9581,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9582,"tmp_1_fu_50_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9583,"tmp_fu_56_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9584,"res_0_V_write_assign_fu_60_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9585,"tmp_1_1_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9586,"tmp_7_fu_78_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9587,"res_1_V_write_assign_fu_82_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9588,"tmp_1_2_fu_94_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9589,"tmp_8_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9590,"res_2_V_write_assign_fu_104_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9591,"tmp_1_3_fu_116_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+9592,"tmp_9_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9593,"res_3_V_write_assign_fu_126_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+9594,"res_0_V_write_assign_cast_fu_68_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9595,"res_1_V_write_assign_cast_fu_90_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9596,"res_2_V_write_assign_cast_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9597,"res_3_V_write_assign_cast_fu_134_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92 ");
    tracep->declBit(c+9598,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9599,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+9600,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9601,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9602,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9603,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9604,"ap_return",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+9605,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9606,"tmp_5_reg_247",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+9607,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9608,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9609,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9610,"tmp_5_1_reg_252",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9611,"tmp_5_2_reg_257",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9612,"tmp_5_3_reg_262",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9613,"r_V_6_2_fu_70_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9614,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9615,"r_V_6_fu_71_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9616,"r_V_6_3_fu_72_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9617,"r_V_6_1_fu_73_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9618,"r_V_6_fu_71_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9619,"r_V_6_1_fu_73_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9620,"r_V_6_2_fu_70_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9621,"r_V_6_3_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9622,"tmp2_fu_231_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9623,"tmp1_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9624,"tmp_fu_227_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9625,"res_V_write_assign_fu_241_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9626,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9627,"ap_return_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9628,"w0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9629,"w1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9630,"w2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9631,"w3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9632,"b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9633,"node0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9634,"node1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9635,"node2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9636,"node3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 ");
    tracep->declBit(c+9637,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9638,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+9639,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+9641,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9642,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9643,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9644,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9645,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9646,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9647,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9648,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+9649,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9650,"tmp_fu_1180_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9651,"tmp_reg_1562",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+9652,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9653,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9654,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9655,"tmp_3_reg_1568",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9656,"tmp_s_reg_1573",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9657,"tmp_33_0_2_reg_1578",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9658,"tmp_33_0_3_reg_1583",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9659,"tmp_33_0_4_reg_1588",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9660,"tmp_33_0_6_reg_1593",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9661,"tmp_33_0_7_reg_1598",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9662,"tmp_33_1_reg_1603",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9663,"tmp_33_1_1_reg_1608",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9664,"tmp_33_1_2_reg_1613",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9665,"tmp_33_1_3_reg_1618",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9666,"tmp_33_1_4_reg_1623",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9667,"tmp_36_reg_1628",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9668,"tmp_33_1_6_reg_1633",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9669,"tmp_29_reg_1638",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9670,"r_V_10_1_4_fu_98_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9671,"r_V_1_cast_fu_1289_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9672,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9673,"r_V_10_1_1_fu_99_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9674,"r_V_10_0_3_fu_101_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9675,"r_V_cast3_fu_1184_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9676,"r_V_10_0_7_fu_102_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9677,"r_V_10_0_4_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9678,"r_V_10_0_1_fu_104_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9679,"r_V_10_0_6_fu_105_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9680,"r_V_10_1_3_fu_106_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9681,"r_V_10_0_2_fu_107_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9682,"r_V_10_1_fu_108_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9683,"r_V_10_1_2_fu_109_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9684,"r_V_s_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9685,"r_V_10_1_6_fu_111_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9686,"r_V_10_1_7_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9687,"r_V_10_1_5_fu_113_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9688,"r_V_s_fu_110_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9689,"r_V_10_0_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9690,"r_V_10_0_2_fu_107_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9691,"r_V_10_0_3_fu_101_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9692,"r_V_10_0_4_fu_103_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9693,"r_V_10_0_6_fu_105_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9694,"r_V_10_0_7_fu_102_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9695,"tmp_2_fu_1269_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9696,"r_V_10_1_fu_108_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9697,"r_V_10_1_1_fu_99_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9698,"r_V_10_1_2_fu_109_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9699,"r_V_10_1_3_fu_106_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9700,"r_V_10_1_4_fu_98_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9701,"r_V_10_1_5_fu_113_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9702,"r_V_10_1_6_fu_111_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9703,"r_V_10_1_7_fu_112_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9704,"p_shl_fu_1382_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9705,"p_shl1_fu_1393_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9706,"p_shl_cast_fu_1389_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9707,"p_shl1_cast_fu_1400_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9708,"r_V_10_0_5_fu_1404_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9709,"tmp2_fu_1426_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9710,"tmp_28_fu_1379_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9711,"tmp3_fu_1436_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9712,"tmp4_fu_1447_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9713,"tmp5_fu_1457_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9714,"tmp6_fu_1467_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9715,"tmp_32_cast_fu_1420_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9716,"tmp7_fu_1477_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9717,"tmp_33_0_5_fu_1410_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9718,"tmp7_cast_fu_1483_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9719,"tmp8_fu_1493_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9720,"tmp_30_fu_1423_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9721,"tmp9_fu_1503_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9722,"res_0_V_write_assign_fu_1431_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9723,"acc_1_V_fu_1441_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9724,"acc_2_V_fu_1452_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9725,"acc_3_V_fu_1462_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9726,"acc_4_V_fu_1472_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9727,"acc_5_V_fu_1487_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9728,"acc_6_V_fu_1498_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9729,"acc_7_V_fu_1509_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9730,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9731,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9732,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9733,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9734,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9735,"ap_return_4_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9736,"ap_return_5_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9737,"ap_return_6_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9738,"ap_return_7_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9739,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9740,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9741,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9742,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9743,"w0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9744,"w0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9745,"w0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9746,"w0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9747,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9748,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9749,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9750,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9751,"w1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9752,"w1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9753,"w1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9754,"w1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9755,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9756,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9757,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9758,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9759,"b4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9760,"b5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9761,"b6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9762,"b7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9763,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9764,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9765,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9766,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9767,"node0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9768,"node0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9769,"node0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9770,"node0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9771,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9772,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9773,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9774,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9775,"node1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9776,"node1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9777,"node1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9778,"node1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55 ");
    tracep->declBit(c+9779,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9780,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+9781,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9782,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9783,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9784,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9785,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9786,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9787,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9788,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9789,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9790,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9791,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9792,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+9793,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9794,"data_7_V_read11_reg_3987",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+9795,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9796,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9797,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9798,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9799,"data_6_V_read_2_reg_3995",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9800,"data_5_V_read_2_reg_4003",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9801,"data_4_V_read_2_reg_4009",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9802,"tmp_1_reg_4017",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9803,"tmp_17_0_1_reg_4022",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9804,"tmp_17_0_2_reg_4027",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9805,"tmp_4_reg_4032",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9806,"tmp_17_1_reg_4037",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9807,"tmp_7_reg_4042",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9808,"tmp_17_1_2_reg_4047",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9809,"tmp_17_1_3_reg_4052",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9810,"tmp_s_reg_4057",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9811,"tmp_17_2_1_reg_4062",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9812,"tmp_17_2_2_reg_4067",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9813,"tmp_17_2_3_reg_4072",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9814,"tmp_3_reg_4077",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9815,"tmp_17_3_1_reg_4082",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9816,"tmp_17_3_2_reg_4087",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9817,"tmp_17_3_3_reg_4092",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9818,"tmp_9_reg_4097",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9819,"tmp_17_4_1_reg_4102",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9820,"tmp_11_reg_4107",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9821,"tmp_13_reg_4112",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9822,"tmp_17_5_reg_4117",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9823,"tmp_17_5_1_reg_4122",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9824,"tmp_17_5_2_reg_4127",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9825,"tmp_15_reg_4132",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9826,"tmp_17_6_reg_4137",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9827,"tmp_18_reg_4142",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9828,"tmp_19_reg_4147",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9829,"tmp_21_reg_4152",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9830,"tmp_17_7_reg_4157",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9831,"tmp_24_reg_4162",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9832,"tmp_26_reg_4167",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9833,"tmp_fu_3769_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9834,"tmp_reg_4172",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9835,"tmp15_fu_3784_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9836,"tmp15_reg_4177",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9837,"tmp21_fu_3790_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9838,"tmp21_reg_4182",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9839,"tmp22_fu_3804_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9840,"tmp22_reg_4187",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9841,"tmp29_fu_3819_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9842,"tmp29_reg_4192",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9843,"r_V_8_3_fu_192_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9844,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9845,"r_V_8_6_2_fu_193_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9846,"r_V_8_5_3_fu_194_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9847,"r_V_8_5_fu_195_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9848,"r_V_5_cast_fu_3557_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9849,"r_V_8_4_2_fu_196_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9850,"r_V_4_cast_fu_3476_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9851,"r_V_8_0_2_fu_197_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9852,"r_V_cast_fu_3225_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9853,"r_V_8_3_3_fu_198_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9854,"r_V_3_cast1_fu_3412_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9855,"r_V_8_6_3_fu_200_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9856,"r_V_6_cast2_fu_3607_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9857,"r_V_8_3_1_fu_202_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9858,"r_V_8_1_1_fu_203_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9859,"r_V_8_2_1_fu_204_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9860,"r_V_2_cast1_fu_3360_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9861,"r_V_8_7_fu_205_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9862,"r_V_8_5_2_fu_206_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9863,"r_V_8_4_3_fu_207_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9864,"r_V_8_5_1_fu_208_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9865,"r_V_8_1_2_fu_210_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9866,"r_V_1_cast_fu_3313_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9867,"r_V_8_6_fu_211_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9868,"r_V_8_2_2_fu_212_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9869,"r_V_8_2_fu_213_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9870,"r_V_8_3_2_fu_214_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9871,"r_V_8_0_1_fu_215_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9872,"r_V_8_4_1_fu_216_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9873,"r_V_8_2_3_fu_217_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9874,"r_V_8_7_2_fu_218_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9875,"r_V_7_cast_fu_3672_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9876,"r_V_8_1_3_fu_219_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9877,"r_V_8_fu_221_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9878,"r_V_8_7_3_fu_222_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9879,"r_V_8_1_fu_223_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9880,"r_V_cast_fu_3225_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9881,"r_V_8_fu_221_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9882,"r_V_8_0_1_fu_215_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9883,"r_V_8_0_2_fu_197_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9884,"r_V_neel_D4_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9885,"r_V_neel_D6_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9886,"r_V_neel_D7_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9887,"r_V_neel_D0_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9888,"r_V_8_0_3_fu_3292_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9889,"r_V_1_cast1_fu_3308_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9890,"r_V_1_cast_fu_3313_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9891,"r_V_8_1_fu_223_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9892,"r_V_8_1_1_fu_203_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9893,"r_V_8_1_2_fu_210_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9894,"r_V_8_1_3_fu_219_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9895,"r_V_2_cast1_fu_3360_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9896,"r_V_2_cast_fu_3367_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9897,"r_V_8_2_fu_213_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9898,"r_V_8_2_1_fu_204_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9899,"r_V_8_2_2_fu_212_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9900,"r_V_8_2_3_fu_217_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9901,"r_V_3_cast1_fu_3412_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9902,"r_V_3_cast_fu_3419_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9903,"r_V_8_3_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9904,"r_V_8_3_1_fu_202_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9905,"r_V_8_3_2_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9906,"r_V_8_3_3_fu_198_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9907,"r_V_8_4_fu_3507_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9908,"r_V_8_4_1_fu_216_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9909,"r_V_8_4_2_fu_196_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9910,"r_V_8_4_3_fu_207_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9911,"r_V_8_5_fu_195_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9912,"r_V_8_5_1_fu_208_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9913,"r_V_8_5_2_fu_206_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9914,"r_V_8_5_3_fu_194_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9915,"r_V_8_6_fu_211_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9916,"r_V_8_6_1_fu_3636_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9917,"r_V_8_6_2_fu_193_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9918,"r_V_8_6_3_fu_200_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9919,"r_V_8_7_fu_205_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9920,"r_V_8_7_1_fu_3719_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9921,"tmp_23_fu_3725_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9922,"r_V_8_7_2_fu_218_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9923,"r_V_8_7_3_fu_222_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9924,"tmp_6_fu_3473_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9925,"tmp_2_fu_3470_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9926,"tmp9_fu_3759_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9927,"tmp10_fu_3763_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9928,"tmp_8_fu_3467_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9929,"tmp16_fu_3775_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9930,"tmp17_fu_3780_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9931,"tmp_25_cast_fu_3735_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9932,"tmp23_fu_3796_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9933,"tmp24_fu_3800_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9934,"tmp_5_fu_3464_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9935,"tmp30_fu_3810_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9936,"tmp31_fu_3815_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9937,"tmp_10_fu_3825_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9938,"tmp14_fu_3857_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9939,"tmp12_fu_3852_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9940,"tmp13_fu_3862_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9941,"tmp11_fu_3867_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9942,"tmp_19_cast_fu_3837_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9943,"tmp21_cast_fu_3882_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9944,"tmp20_fu_3885_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9945,"tmp19_fu_3878_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9946,"tmp20_cast_fu_3891_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9947,"tmp18_fu_3895_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9948,"tmp_12_fu_3828_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9949,"tmp_25_fu_3846_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9950,"tmp_20_fu_3840_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9951,"tmp28_fu_3911_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9952,"tmp26_fu_3906_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9953,"tmp27_fu_3917_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9954,"tmp25_fu_3923_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9955,"tmp_16_fu_3834_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9956,"tmp_14_fu_3831_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9957,"tmp_27_fu_3849_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9958,"tmp_22_fu_3843_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9959,"tmp35_fu_3940_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9960,"tmp33_fu_3934_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9961,"tmp34_fu_3946_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9962,"tmp32_fu_3952_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9963,"res_0_V_write_assign_fu_3873_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9964,"acc_1_V_fu_3901_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9965,"acc_2_V_fu_3929_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+9966,"acc_3_V_fu_3958_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+9967,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9968,"data_0_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9969,"data_1_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9970,"data_2_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9971,"data_3_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9972,"data_4_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9973,"data_5_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9974,"data_6_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9975,"data_7_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9976,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9977,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9978,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9979,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9980,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9981,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9982,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9983,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9984,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9985,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9986,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9987,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9988,"w2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9989,"w2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9990,"w2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9991,"w2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9992,"w3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9993,"w3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9994,"w3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9995,"w3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9996,"w4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9997,"w4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9998,"w4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+9999,"w4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10000,"w5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10001,"w5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10002,"w5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10003,"w5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10004,"w6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10005,"w6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10006,"w6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10007,"w6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10008,"w7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10009,"w7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10010,"w7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10011,"w7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10012,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10013,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10014,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10015,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10016,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10017,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10018,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10019,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10020,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10021,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10022,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10023,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10024,"node2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10025,"node2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10026,"node2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10027,"node2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10028,"node3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10029,"node3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10030,"node3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10031,"node3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10032,"node4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10033,"node4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10034,"node4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10035,"node4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10036,"node5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10037,"node5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10038,"node5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10039,"node5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10040,"node6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10041,"node6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10042,"node6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10043,"node6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10044,"node7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10045,"node7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10046,"node7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10047,"node7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85 ");
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"OS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10048,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10049,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10050,"ap_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10051,"ap_done",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+10052,"ap_idle",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+10053,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+10054,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10055,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10056,"ap_return",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10057,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+10058,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10059,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10060,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10061,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10062,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10063,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10064,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10065,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10066,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10067,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10068,"sigmoid_table1_address0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+10069,"sigmoid_table1_ce0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10070,"sigmoid_table1_q0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+10071,"tmp_5_fu_175_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+10072,"tmp_5_reg_206",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+10073,"tmp_6_reg_211",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+10074,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+10075,"tmp_8_fu_201_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+10077,"tmp_fu_83_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10078,"r_V_fu_75_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 27,0);
    tracep->declBus(c+10079,"tmp_1_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+10080,"p_Result_2_fu_107_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10081,"ret_V_cast_fu_93_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+10082,"tmp_3_fu_115_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10083,"ret_V_fu_121_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+10084,"p_Result_s_fu_97_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10085,"p_s_fu_127_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+10086,"p_2_fu_135_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+10087,"tmp_2_fu_143_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10088,"index_fu_147_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+10089,"tmp_4_fu_159_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10090,"index_cast_fu_153_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10091,"p_1_fu_167_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10092,"icmp_fu_189_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10093,"index_1_fu_194_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+10094,"comp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 27,0);
    tracep->declBus(c+10095,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+10096,"ap_idle_pp0_0to1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10097,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10098,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("sigmoid_table1_U ");
    tracep->declBus(c+71470,"DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"AddressRange",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AddressWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10099,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10100,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10101,"address0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+10102,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10103,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->pushNamePrefix("sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U ");
    tracep->declBus(c+71470,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"MEM_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+10104,"addr0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+10105,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10106,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+10107,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("normalizer ");
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10108,"stb_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10109,"accumulated_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10111,"normalized_output",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+10113,"NN_startTrigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10114,"minimumI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10115,"minimumQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10116,"sumI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10117,"sumQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+10118,"normalizedI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+10120,"normalizedQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBus(c+10122,"shiftI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10123,"shiftQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declQuad(c+10124,"multiI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+10126,"multiQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+10128,"delay1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10129,"delay2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10130,"delay3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10131,"delay4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10132,"delay5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10133,"delay6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10134,"delay7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10135,"delay8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10136,"startNN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10137,"sumI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10138,"sumQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+10139,"normalizedI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+10141,"normalizedQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+10143,"multiI_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+10145,"multiQ_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+10147,"multiI_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+10149,"multiQ_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__4__KET____DOT__state_disc__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__4__KET____DOT__state_disc__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10151,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10152,"start_trigger",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10153,"accumulated_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+10155,"idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10156,"ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10157,"inference_prob",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10158,"inference_state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10159,"done_trigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10160,"normalized_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+10162,"NN_startTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("nn_model ");
    tracep->declBus(c+71474,"IN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10163,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10164,"nn_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10165,"nn_done",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10166,"nn_idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10167,"nn_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10168,"normalized_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+10170,"state_probability",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10171,"state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71472,"SS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10172,"done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10173,"idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10174,"ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10175,"input_2_V_ap_vld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10176,"state_pred",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10177,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+10178,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10179,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10180,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10181,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10182,"ap_enable_reg_pp0_iter3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10183,"ap_enable_reg_pp0_iter4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10184,"ap_enable_reg_pp0_iter5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10185,"ap_enable_reg_pp0_iter6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10186,"ap_enable_reg_pp0_iter7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10187,"ap_enable_reg_pp0_iter8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10188,"ap_enable_reg_pp0_iter9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10189,"ap_enable_reg_pp0_iter10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10190,"ap_enable_reg_pp0_iter11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10191,"ap_enable_reg_pp0_iter12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10192,"ap_enable_reg_pp0_iter13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10193,"ap_enable_reg_pp0_iter14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10194,"ap_enable_reg_pp0_iter15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10195,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10196,"input_2_V_ap_vld_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10197,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10198,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10199,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10200,"ap_block_state4_pp0_stage0_iter3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10201,"ap_block_state5_pp0_stage0_iter4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10202,"ap_block_state6_pp0_stage0_iter5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10203,"ap_block_state7_pp0_stage0_iter6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10204,"ap_block_state8_pp0_stage0_iter7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10205,"ap_block_state9_pp0_stage0_iter8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10206,"ap_block_state10_pp0_stage0_iter9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10207,"ap_block_state11_pp0_stage0_iter10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10208,"ap_block_state12_pp0_stage0_iter11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10209,"ap_block_state13_pp0_stage0_iter12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10210,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+10211,"input_2_V_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+10213,"input_2_V_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBit(c+10215,"input_2_V_ap_vld_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10216,"input_2_V_blk_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10217,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10218,"layer2_out_0_V_reg_209",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10219,"layer2_out_1_V_reg_214",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10220,"layer2_out_2_V_reg_219",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10221,"layer2_out_3_V_reg_224",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10222,"layer2_out_4_V_reg_229",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10223,"layer2_out_5_V_reg_234",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10224,"layer2_out_6_V_reg_239",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10225,"layer2_out_7_V_reg_244",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10226,"layer3_out_0_V_reg_249",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10227,"layer3_out_1_V_reg_254",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10228,"layer3_out_2_V_reg_259",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10229,"layer3_out_3_V_reg_264",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10230,"layer3_out_4_V_reg_269",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10231,"layer3_out_5_V_reg_274",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10232,"layer3_out_6_V_reg_279",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10233,"layer3_out_7_V_reg_284",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10234,"layer4_out_0_V_reg_289",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10235,"layer4_out_1_V_reg_294",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10236,"layer4_out_2_V_reg_299",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10237,"layer4_out_3_V_reg_304",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10238,"layer5_out_0_V_reg_309",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10239,"layer5_out_1_V_reg_314",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10240,"layer5_out_2_V_reg_319",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10241,"layer5_out_3_V_reg_324",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10242,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10243,"layer6_out_0_V_reg_329",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+10244,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10245,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10246,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10247,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10248,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10249,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10250,"ap_block_state1_pp0_stage0_iter0_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10251,"ap_block_state2_pp0_stage0_iter1_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10252,"ap_block_state3_pp0_stage0_iter2_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10253,"ap_block_state4_pp0_stage0_iter3_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10254,"ap_block_state5_pp0_stage0_iter4_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10255,"ap_block_state6_pp0_stage0_iter5_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10256,"ap_block_state7_pp0_stage0_iter6_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10257,"ap_block_state8_pp0_stage0_iter7_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10258,"ap_block_state9_pp0_stage0_iter8_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10259,"ap_block_state10_pp0_stage0_iter9_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10260,"ap_block_state11_pp0_stage0_iter10_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10261,"ap_block_state12_pp0_stage0_iter11_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10262,"ap_block_state13_pp0_stage0_iter12_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10263,"ap_block_pp0_stage0_11001_ignoreCallOp34",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10264,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10265,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10266,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10267,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10268,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10269,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10270,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10271,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10272,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10273,"ap_block_state1_pp0_stage0_iter0_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10274,"ap_block_state2_pp0_stage0_iter1_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10275,"ap_block_state3_pp0_stage0_iter2_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10276,"ap_block_state4_pp0_stage0_iter3_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10277,"ap_block_state5_pp0_stage0_iter4_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10278,"ap_block_state6_pp0_stage0_iter5_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10279,"ap_block_state7_pp0_stage0_iter6_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10280,"ap_block_state8_pp0_stage0_iter7_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10281,"ap_block_state9_pp0_stage0_iter8_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10282,"ap_block_state10_pp0_stage0_iter9_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10283,"ap_block_state11_pp0_stage0_iter10_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10284,"ap_block_state12_pp0_stage0_iter11_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10285,"ap_block_state13_pp0_stage0_iter12_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10286,"ap_block_pp0_stage0_11001_ignoreCallOp15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10287,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10288,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10289,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10290,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10291,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10292,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10293,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10294,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10295,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10296,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10297,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_done",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10298,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10299,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10300,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10301,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+10302,"ap_block_state1_pp0_stage0_iter0_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10303,"ap_block_state2_pp0_stage0_iter1_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10304,"ap_block_state3_pp0_stage0_iter2_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10305,"ap_block_state4_pp0_stage0_iter3_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10306,"ap_block_state5_pp0_stage0_iter4_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10307,"ap_block_state6_pp0_stage0_iter5_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10308,"ap_block_state7_pp0_stage0_iter6_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10309,"ap_block_state8_pp0_stage0_iter7_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10310,"ap_block_state9_pp0_stage0_iter8_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10311,"ap_block_state10_pp0_stage0_iter9_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10312,"ap_block_state11_pp0_stage0_iter10_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10313,"ap_block_state12_pp0_stage0_iter11_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10314,"ap_block_state13_pp0_stage0_iter12_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10315,"ap_block_pp0_stage0_11001_ignoreCallOp49",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10316,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10317,"ap_block_state1_pp0_stage0_iter0_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10318,"ap_block_state2_pp0_stage0_iter1_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10319,"ap_block_state3_pp0_stage0_iter2_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10320,"ap_block_state4_pp0_stage0_iter3_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10321,"ap_block_state5_pp0_stage0_iter4_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10322,"ap_block_state6_pp0_stage0_iter5_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10323,"ap_block_state7_pp0_stage0_iter6_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10324,"ap_block_state8_pp0_stage0_iter7_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10325,"ap_block_state9_pp0_stage0_iter8_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10326,"ap_block_state10_pp0_stage0_iter9_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10327,"ap_block_state11_pp0_stage0_iter10_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10328,"ap_block_state12_pp0_stage0_iter11_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10329,"ap_block_state13_pp0_stage0_iter12_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10330,"ap_block_pp0_stage0_11001_ignoreCallOp47",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10331,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10332,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10333,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10334,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10335,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10336,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10337,"ap_block_pp0_stage0_01001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10338,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+10339,"ap_idle_pp0_0to14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10340,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10341,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73 ");
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10342,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10343,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10344,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10345,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10346,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10347,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10348,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10349,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10350,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10351,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10352,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10353,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10354,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10355,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10356,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10357,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10358,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10359,"tmp_2_fu_82_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10360,"tmp_fu_88_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10361,"res_0_V_write_assign_fu_92_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10362,"tmp_2_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10363,"tmp_10_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10364,"res_1_V_write_assign_fu_114_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10365,"tmp_2_2_fu_126_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10366,"tmp_11_fu_132_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10367,"res_2_V_write_assign_fu_136_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10368,"tmp_2_3_fu_148_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10369,"tmp_12_fu_154_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10370,"res_3_V_write_assign_fu_158_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10371,"tmp_2_4_fu_170_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10372,"tmp_13_fu_176_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10373,"res_4_V_write_assign_fu_180_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10374,"tmp_2_5_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10375,"tmp_14_fu_198_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10376,"res_5_V_write_assign_fu_202_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10377,"tmp_2_6_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10378,"tmp_15_fu_220_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10379,"res_6_V_write_assign_fu_224_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10380,"tmp_2_7_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10381,"tmp_16_fu_242_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10382,"res_7_V_write_assign_fu_246_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10383,"res_0_V_write_assign_cast_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10384,"res_1_V_write_assign_cast_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10385,"res_2_V_write_assign_cast_fu_144_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10386,"res_3_V_write_assign_cast_fu_166_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10387,"res_4_V_write_assign_cast_fu_188_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10388,"res_5_V_write_assign_cast_fu_210_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10389,"res_6_V_write_assign_cast_fu_232_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10390,"res_7_V_write_assign_cast_fu_254_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100 ");
    tracep->declBit(c+10391,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+10392,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10393,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10394,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10395,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10396,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10397,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10398,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10399,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10400,"tmp_1_fu_50_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10401,"tmp_fu_56_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10402,"res_0_V_write_assign_fu_60_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10403,"tmp_1_1_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10404,"tmp_7_fu_78_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10405,"res_1_V_write_assign_fu_82_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10406,"tmp_1_2_fu_94_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10407,"tmp_8_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10408,"res_2_V_write_assign_fu_104_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10409,"tmp_1_3_fu_116_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10410,"tmp_9_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10411,"res_3_V_write_assign_fu_126_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10412,"res_0_V_write_assign_cast_fu_68_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10413,"res_1_V_write_assign_cast_fu_90_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10414,"res_2_V_write_assign_cast_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10415,"res_3_V_write_assign_cast_fu_134_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92 ");
    tracep->declBit(c+10416,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10417,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+10418,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10419,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10420,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10421,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10422,"ap_return",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+10423,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10424,"tmp_5_reg_247",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+10425,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10426,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10427,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10428,"tmp_5_1_reg_252",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10429,"tmp_5_2_reg_257",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10430,"tmp_5_3_reg_262",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10431,"r_V_6_2_fu_70_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10432,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10433,"r_V_6_fu_71_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10434,"r_V_6_3_fu_72_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10435,"r_V_6_1_fu_73_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10436,"r_V_6_fu_71_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10437,"r_V_6_1_fu_73_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10438,"r_V_6_2_fu_70_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10439,"r_V_6_3_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10440,"tmp2_fu_231_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10441,"tmp1_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10442,"tmp_fu_227_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10443,"res_V_write_assign_fu_241_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10444,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10445,"ap_return_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10446,"w0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10447,"w1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10448,"w2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10449,"w3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10450,"b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10451,"node0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10452,"node1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10453,"node2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10454,"node3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 ");
    tracep->declBit(c+10455,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10456,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+10457,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+10459,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10460,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10461,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10462,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10463,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10464,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10465,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10466,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+10467,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10468,"tmp_fu_1180_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10469,"tmp_reg_1562",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+10470,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10471,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10472,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10473,"tmp_3_reg_1568",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10474,"tmp_s_reg_1573",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10475,"tmp_33_0_2_reg_1578",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10476,"tmp_33_0_3_reg_1583",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10477,"tmp_33_0_4_reg_1588",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10478,"tmp_33_0_6_reg_1593",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10479,"tmp_33_0_7_reg_1598",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10480,"tmp_33_1_reg_1603",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10481,"tmp_33_1_1_reg_1608",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10482,"tmp_33_1_2_reg_1613",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10483,"tmp_33_1_3_reg_1618",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10484,"tmp_33_1_4_reg_1623",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10485,"tmp_36_reg_1628",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10486,"tmp_33_1_6_reg_1633",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10487,"tmp_29_reg_1638",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10488,"r_V_10_1_4_fu_98_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10489,"r_V_1_cast_fu_1289_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10490,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10491,"r_V_10_1_1_fu_99_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10492,"r_V_10_0_3_fu_101_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10493,"r_V_cast3_fu_1184_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10494,"r_V_10_0_7_fu_102_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10495,"r_V_10_0_4_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10496,"r_V_10_0_1_fu_104_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10497,"r_V_10_0_6_fu_105_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10498,"r_V_10_1_3_fu_106_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10499,"r_V_10_0_2_fu_107_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10500,"r_V_10_1_fu_108_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10501,"r_V_10_1_2_fu_109_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10502,"r_V_s_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10503,"r_V_10_1_6_fu_111_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10504,"r_V_10_1_7_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10505,"r_V_10_1_5_fu_113_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10506,"r_V_s_fu_110_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10507,"r_V_10_0_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10508,"r_V_10_0_2_fu_107_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10509,"r_V_10_0_3_fu_101_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10510,"r_V_10_0_4_fu_103_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10511,"r_V_10_0_6_fu_105_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10512,"r_V_10_0_7_fu_102_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10513,"tmp_2_fu_1269_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10514,"r_V_10_1_fu_108_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10515,"r_V_10_1_1_fu_99_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10516,"r_V_10_1_2_fu_109_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10517,"r_V_10_1_3_fu_106_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10518,"r_V_10_1_4_fu_98_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10519,"r_V_10_1_5_fu_113_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10520,"r_V_10_1_6_fu_111_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10521,"r_V_10_1_7_fu_112_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10522,"p_shl_fu_1382_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10523,"p_shl1_fu_1393_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10524,"p_shl_cast_fu_1389_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10525,"p_shl1_cast_fu_1400_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10526,"r_V_10_0_5_fu_1404_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10527,"tmp2_fu_1426_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10528,"tmp_28_fu_1379_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10529,"tmp3_fu_1436_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10530,"tmp4_fu_1447_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10531,"tmp5_fu_1457_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10532,"tmp6_fu_1467_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10533,"tmp_32_cast_fu_1420_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10534,"tmp7_fu_1477_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10535,"tmp_33_0_5_fu_1410_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10536,"tmp7_cast_fu_1483_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10537,"tmp8_fu_1493_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10538,"tmp_30_fu_1423_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10539,"tmp9_fu_1503_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10540,"res_0_V_write_assign_fu_1431_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10541,"acc_1_V_fu_1441_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10542,"acc_2_V_fu_1452_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10543,"acc_3_V_fu_1462_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10544,"acc_4_V_fu_1472_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10545,"acc_5_V_fu_1487_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10546,"acc_6_V_fu_1498_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10547,"acc_7_V_fu_1509_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10548,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10549,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10550,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10551,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10552,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10553,"ap_return_4_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10554,"ap_return_5_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10555,"ap_return_6_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10556,"ap_return_7_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10557,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10558,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10559,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10560,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10561,"w0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10562,"w0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10563,"w0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10564,"w0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10565,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10566,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10567,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10568,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10569,"w1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10570,"w1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10571,"w1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10572,"w1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10573,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10574,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10575,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10576,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10577,"b4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10578,"b5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10579,"b6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10580,"b7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10581,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10582,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10583,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10584,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10585,"node0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10586,"node0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10587,"node0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10588,"node0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10589,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10590,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10591,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10592,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10593,"node1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10594,"node1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10595,"node1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10596,"node1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55 ");
    tracep->declBit(c+10597,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10598,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+10599,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10600,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10601,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10602,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10603,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10604,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10605,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10606,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10607,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10608,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10609,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10610,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+10611,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10612,"data_7_V_read11_reg_3987",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+10613,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10614,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10615,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10616,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10617,"data_6_V_read_2_reg_3995",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10618,"data_5_V_read_2_reg_4003",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10619,"data_4_V_read_2_reg_4009",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10620,"tmp_1_reg_4017",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10621,"tmp_17_0_1_reg_4022",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10622,"tmp_17_0_2_reg_4027",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10623,"tmp_4_reg_4032",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10624,"tmp_17_1_reg_4037",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10625,"tmp_7_reg_4042",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10626,"tmp_17_1_2_reg_4047",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10627,"tmp_17_1_3_reg_4052",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10628,"tmp_s_reg_4057",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10629,"tmp_17_2_1_reg_4062",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10630,"tmp_17_2_2_reg_4067",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10631,"tmp_17_2_3_reg_4072",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10632,"tmp_3_reg_4077",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10633,"tmp_17_3_1_reg_4082",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10634,"tmp_17_3_2_reg_4087",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10635,"tmp_17_3_3_reg_4092",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10636,"tmp_9_reg_4097",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10637,"tmp_17_4_1_reg_4102",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10638,"tmp_11_reg_4107",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10639,"tmp_13_reg_4112",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10640,"tmp_17_5_reg_4117",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10641,"tmp_17_5_1_reg_4122",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10642,"tmp_17_5_2_reg_4127",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10643,"tmp_15_reg_4132",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10644,"tmp_17_6_reg_4137",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10645,"tmp_18_reg_4142",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10646,"tmp_19_reg_4147",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10647,"tmp_21_reg_4152",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10648,"tmp_17_7_reg_4157",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10649,"tmp_24_reg_4162",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10650,"tmp_26_reg_4167",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10651,"tmp_fu_3769_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10652,"tmp_reg_4172",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10653,"tmp15_fu_3784_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10654,"tmp15_reg_4177",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10655,"tmp21_fu_3790_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10656,"tmp21_reg_4182",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10657,"tmp22_fu_3804_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10658,"tmp22_reg_4187",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10659,"tmp29_fu_3819_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10660,"tmp29_reg_4192",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10661,"r_V_8_3_fu_192_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10662,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10663,"r_V_8_6_2_fu_193_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10664,"r_V_8_5_3_fu_194_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10665,"r_V_8_5_fu_195_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10666,"r_V_5_cast_fu_3557_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10667,"r_V_8_4_2_fu_196_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10668,"r_V_4_cast_fu_3476_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10669,"r_V_8_0_2_fu_197_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10670,"r_V_cast_fu_3225_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10671,"r_V_8_3_3_fu_198_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10672,"r_V_3_cast1_fu_3412_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10673,"r_V_8_6_3_fu_200_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10674,"r_V_6_cast2_fu_3607_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10675,"r_V_8_3_1_fu_202_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10676,"r_V_8_1_1_fu_203_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10677,"r_V_8_2_1_fu_204_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10678,"r_V_2_cast1_fu_3360_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10679,"r_V_8_7_fu_205_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10680,"r_V_8_5_2_fu_206_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10681,"r_V_8_4_3_fu_207_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10682,"r_V_8_5_1_fu_208_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10683,"r_V_8_1_2_fu_210_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10684,"r_V_1_cast_fu_3313_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10685,"r_V_8_6_fu_211_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10686,"r_V_8_2_2_fu_212_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10687,"r_V_8_2_fu_213_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10688,"r_V_8_3_2_fu_214_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10689,"r_V_8_0_1_fu_215_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10690,"r_V_8_4_1_fu_216_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10691,"r_V_8_2_3_fu_217_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10692,"r_V_8_7_2_fu_218_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10693,"r_V_7_cast_fu_3672_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10694,"r_V_8_1_3_fu_219_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10695,"r_V_8_fu_221_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10696,"r_V_8_7_3_fu_222_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10697,"r_V_8_1_fu_223_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10698,"r_V_cast_fu_3225_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10699,"r_V_8_fu_221_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10700,"r_V_8_0_1_fu_215_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10701,"r_V_8_0_2_fu_197_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10702,"r_V_neel_D4_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10703,"r_V_neel_D6_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10704,"r_V_neel_D7_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10705,"r_V_neel_D0_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10706,"r_V_8_0_3_fu_3292_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10707,"r_V_1_cast1_fu_3308_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10708,"r_V_1_cast_fu_3313_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10709,"r_V_8_1_fu_223_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10710,"r_V_8_1_1_fu_203_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10711,"r_V_8_1_2_fu_210_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10712,"r_V_8_1_3_fu_219_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10713,"r_V_2_cast1_fu_3360_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10714,"r_V_2_cast_fu_3367_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10715,"r_V_8_2_fu_213_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10716,"r_V_8_2_1_fu_204_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10717,"r_V_8_2_2_fu_212_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10718,"r_V_8_2_3_fu_217_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10719,"r_V_3_cast1_fu_3412_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10720,"r_V_3_cast_fu_3419_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10721,"r_V_8_3_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10722,"r_V_8_3_1_fu_202_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10723,"r_V_8_3_2_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10724,"r_V_8_3_3_fu_198_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10725,"r_V_8_4_fu_3507_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10726,"r_V_8_4_1_fu_216_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10727,"r_V_8_4_2_fu_196_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10728,"r_V_8_4_3_fu_207_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10729,"r_V_8_5_fu_195_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10730,"r_V_8_5_1_fu_208_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10731,"r_V_8_5_2_fu_206_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10732,"r_V_8_5_3_fu_194_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10733,"r_V_8_6_fu_211_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10734,"r_V_8_6_1_fu_3636_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10735,"r_V_8_6_2_fu_193_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10736,"r_V_8_6_3_fu_200_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10737,"r_V_8_7_fu_205_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10738,"r_V_8_7_1_fu_3719_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10739,"tmp_23_fu_3725_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10740,"r_V_8_7_2_fu_218_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10741,"r_V_8_7_3_fu_222_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+10742,"tmp_6_fu_3473_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10743,"tmp_2_fu_3470_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10744,"tmp9_fu_3759_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10745,"tmp10_fu_3763_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10746,"tmp_8_fu_3467_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10747,"tmp16_fu_3775_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10748,"tmp17_fu_3780_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10749,"tmp_25_cast_fu_3735_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10750,"tmp23_fu_3796_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10751,"tmp24_fu_3800_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10752,"tmp_5_fu_3464_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10753,"tmp30_fu_3810_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10754,"tmp31_fu_3815_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10755,"tmp_10_fu_3825_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10756,"tmp14_fu_3857_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10757,"tmp12_fu_3852_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10758,"tmp13_fu_3862_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10759,"tmp11_fu_3867_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10760,"tmp_19_cast_fu_3837_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10761,"tmp21_cast_fu_3882_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10762,"tmp20_fu_3885_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10763,"tmp19_fu_3878_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10764,"tmp20_cast_fu_3891_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10765,"tmp18_fu_3895_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10766,"tmp_12_fu_3828_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10767,"tmp_25_fu_3846_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10768,"tmp_20_fu_3840_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10769,"tmp28_fu_3911_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10770,"tmp26_fu_3906_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10771,"tmp27_fu_3917_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10772,"tmp25_fu_3923_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10773,"tmp_16_fu_3834_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10774,"tmp_14_fu_3831_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10775,"tmp_27_fu_3849_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10776,"tmp_22_fu_3843_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10777,"tmp35_fu_3940_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10778,"tmp33_fu_3934_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10779,"tmp34_fu_3946_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10780,"tmp32_fu_3952_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10781,"res_0_V_write_assign_fu_3873_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10782,"acc_1_V_fu_3901_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10783,"acc_2_V_fu_3929_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10784,"acc_3_V_fu_3958_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10785,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10786,"data_0_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10787,"data_1_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10788,"data_2_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10789,"data_3_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10790,"data_4_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10791,"data_5_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10792,"data_6_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10793,"data_7_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10794,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10795,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10796,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10797,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10798,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10799,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10800,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10801,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10802,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10803,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10804,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10805,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10806,"w2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10807,"w2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10808,"w2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10809,"w2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10810,"w3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10811,"w3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10812,"w3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10813,"w3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10814,"w4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10815,"w4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10816,"w4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10817,"w4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10818,"w5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10819,"w5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10820,"w5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10821,"w5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10822,"w6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10823,"w6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10824,"w6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10825,"w6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10826,"w7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10827,"w7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10828,"w7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10829,"w7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10830,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10831,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10832,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10833,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10834,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10835,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10836,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10837,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10838,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10839,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10840,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10841,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10842,"node2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10843,"node2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10844,"node2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10845,"node2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10846,"node3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10847,"node3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10848,"node3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10849,"node3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10850,"node4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10851,"node4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10852,"node4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10853,"node4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10854,"node5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10855,"node5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10856,"node5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10857,"node5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10858,"node6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10859,"node6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10860,"node6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10861,"node6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10862,"node7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10863,"node7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10864,"node7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10865,"node7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85 ");
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"OS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10866,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10867,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10868,"ap_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10869,"ap_done",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+10870,"ap_idle",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+10871,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+10872,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10873,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+10874,"ap_return",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10875,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+10876,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10877,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10878,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10879,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10880,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10881,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10882,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10883,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10884,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10885,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10886,"sigmoid_table1_address0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+10887,"sigmoid_table1_ce0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10888,"sigmoid_table1_q0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+10889,"tmp_5_fu_175_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+10890,"tmp_5_reg_206",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+10891,"tmp_6_reg_211",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+10892,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+10893,"tmp_8_fu_201_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+10895,"tmp_fu_83_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10896,"r_V_fu_75_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 27,0);
    tracep->declBus(c+10897,"tmp_1_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+10898,"p_Result_2_fu_107_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10899,"ret_V_cast_fu_93_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+10900,"tmp_3_fu_115_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10901,"ret_V_fu_121_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+10902,"p_Result_s_fu_97_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10903,"p_s_fu_127_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+10904,"p_2_fu_135_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+10905,"tmp_2_fu_143_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10906,"index_fu_147_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+10907,"tmp_4_fu_159_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10908,"index_cast_fu_153_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10909,"p_1_fu_167_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+10910,"icmp_fu_189_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10911,"index_1_fu_194_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+10912,"comp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 27,0);
    tracep->declBus(c+10913,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+10914,"ap_idle_pp0_0to1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10915,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10916,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("sigmoid_table1_U ");
    tracep->declBus(c+71470,"DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"AddressRange",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AddressWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10917,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10918,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10919,"address0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+10920,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10921,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->pushNamePrefix("sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U ");
    tracep->declBus(c+71470,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"MEM_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+10922,"addr0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+10923,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10924,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+10925,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("normalizer ");
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10926,"stb_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10927,"accumulated_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10929,"normalized_output",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+10931,"NN_startTrigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10932,"minimumI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10933,"minimumQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10934,"sumI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10935,"sumQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+10936,"normalizedI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+10938,"normalizedQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBus(c+10940,"shiftI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+10941,"shiftQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declQuad(c+10942,"multiI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+10944,"multiQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+10946,"delay1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10947,"delay2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10948,"delay3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10949,"delay4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10950,"delay5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10951,"delay6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10952,"delay7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10953,"delay8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10954,"startNN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10955,"sumI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10956,"sumQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+10957,"normalizedI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+10959,"normalizedQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+10961,"multiI_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+10963,"multiQ_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+10965,"multiI_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+10967,"multiQ_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__5__KET____DOT__state_disc__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__5__KET____DOT__state_disc__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10969,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10970,"start_trigger",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10971,"accumulated_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+10973,"idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10974,"ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10975,"inference_prob",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10976,"inference_state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10977,"done_trigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10978,"normalized_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+10980,"NN_startTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("nn_model ");
    tracep->declBus(c+71474,"IN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10981,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10982,"nn_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10983,"nn_done",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10984,"nn_idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10985,"nn_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10986,"normalized_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+10988,"state_probability",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+10989,"state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71472,"SS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+10990,"done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10991,"idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10992,"ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10993,"input_2_V_ap_vld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10994,"state_pred",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10995,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+10996,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10997,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10998,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10999,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11000,"ap_enable_reg_pp0_iter3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11001,"ap_enable_reg_pp0_iter4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11002,"ap_enable_reg_pp0_iter5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11003,"ap_enable_reg_pp0_iter6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11004,"ap_enable_reg_pp0_iter7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11005,"ap_enable_reg_pp0_iter8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11006,"ap_enable_reg_pp0_iter9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11007,"ap_enable_reg_pp0_iter10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11008,"ap_enable_reg_pp0_iter11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11009,"ap_enable_reg_pp0_iter12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11010,"ap_enable_reg_pp0_iter13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11011,"ap_enable_reg_pp0_iter14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11012,"ap_enable_reg_pp0_iter15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11013,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11014,"input_2_V_ap_vld_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11015,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11016,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11017,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11018,"ap_block_state4_pp0_stage0_iter3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11019,"ap_block_state5_pp0_stage0_iter4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11020,"ap_block_state6_pp0_stage0_iter5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11021,"ap_block_state7_pp0_stage0_iter6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11022,"ap_block_state8_pp0_stage0_iter7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11023,"ap_block_state9_pp0_stage0_iter8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11024,"ap_block_state10_pp0_stage0_iter9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11025,"ap_block_state11_pp0_stage0_iter10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11026,"ap_block_state12_pp0_stage0_iter11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11027,"ap_block_state13_pp0_stage0_iter12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11028,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+11029,"input_2_V_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+11031,"input_2_V_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBit(c+11033,"input_2_V_ap_vld_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11034,"input_2_V_blk_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11035,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11036,"layer2_out_0_V_reg_209",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11037,"layer2_out_1_V_reg_214",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11038,"layer2_out_2_V_reg_219",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11039,"layer2_out_3_V_reg_224",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11040,"layer2_out_4_V_reg_229",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11041,"layer2_out_5_V_reg_234",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11042,"layer2_out_6_V_reg_239",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11043,"layer2_out_7_V_reg_244",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11044,"layer3_out_0_V_reg_249",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11045,"layer3_out_1_V_reg_254",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11046,"layer3_out_2_V_reg_259",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11047,"layer3_out_3_V_reg_264",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11048,"layer3_out_4_V_reg_269",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11049,"layer3_out_5_V_reg_274",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11050,"layer3_out_6_V_reg_279",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11051,"layer3_out_7_V_reg_284",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11052,"layer4_out_0_V_reg_289",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11053,"layer4_out_1_V_reg_294",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11054,"layer4_out_2_V_reg_299",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11055,"layer4_out_3_V_reg_304",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11056,"layer5_out_0_V_reg_309",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11057,"layer5_out_1_V_reg_314",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11058,"layer5_out_2_V_reg_319",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11059,"layer5_out_3_V_reg_324",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11060,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11061,"layer6_out_0_V_reg_329",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+11062,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11063,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11064,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11065,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11066,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11067,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11068,"ap_block_state1_pp0_stage0_iter0_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11069,"ap_block_state2_pp0_stage0_iter1_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11070,"ap_block_state3_pp0_stage0_iter2_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11071,"ap_block_state4_pp0_stage0_iter3_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11072,"ap_block_state5_pp0_stage0_iter4_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11073,"ap_block_state6_pp0_stage0_iter5_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11074,"ap_block_state7_pp0_stage0_iter6_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11075,"ap_block_state8_pp0_stage0_iter7_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11076,"ap_block_state9_pp0_stage0_iter8_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11077,"ap_block_state10_pp0_stage0_iter9_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11078,"ap_block_state11_pp0_stage0_iter10_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11079,"ap_block_state12_pp0_stage0_iter11_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11080,"ap_block_state13_pp0_stage0_iter12_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11081,"ap_block_pp0_stage0_11001_ignoreCallOp34",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11082,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11083,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11084,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11085,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11086,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11087,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11088,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11089,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11090,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11091,"ap_block_state1_pp0_stage0_iter0_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11092,"ap_block_state2_pp0_stage0_iter1_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11093,"ap_block_state3_pp0_stage0_iter2_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11094,"ap_block_state4_pp0_stage0_iter3_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11095,"ap_block_state5_pp0_stage0_iter4_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11096,"ap_block_state6_pp0_stage0_iter5_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11097,"ap_block_state7_pp0_stage0_iter6_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11098,"ap_block_state8_pp0_stage0_iter7_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11099,"ap_block_state9_pp0_stage0_iter8_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11100,"ap_block_state10_pp0_stage0_iter9_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11101,"ap_block_state11_pp0_stage0_iter10_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11102,"ap_block_state12_pp0_stage0_iter11_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11103,"ap_block_state13_pp0_stage0_iter12_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11104,"ap_block_pp0_stage0_11001_ignoreCallOp15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11105,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11106,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11107,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11108,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11109,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11110,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11111,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11112,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11113,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11114,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11115,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_done",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11116,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11117,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11118,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11119,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+11120,"ap_block_state1_pp0_stage0_iter0_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11121,"ap_block_state2_pp0_stage0_iter1_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11122,"ap_block_state3_pp0_stage0_iter2_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11123,"ap_block_state4_pp0_stage0_iter3_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11124,"ap_block_state5_pp0_stage0_iter4_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11125,"ap_block_state6_pp0_stage0_iter5_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11126,"ap_block_state7_pp0_stage0_iter6_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11127,"ap_block_state8_pp0_stage0_iter7_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11128,"ap_block_state9_pp0_stage0_iter8_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11129,"ap_block_state10_pp0_stage0_iter9_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11130,"ap_block_state11_pp0_stage0_iter10_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11131,"ap_block_state12_pp0_stage0_iter11_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11132,"ap_block_state13_pp0_stage0_iter12_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11133,"ap_block_pp0_stage0_11001_ignoreCallOp49",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11134,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11135,"ap_block_state1_pp0_stage0_iter0_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11136,"ap_block_state2_pp0_stage0_iter1_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11137,"ap_block_state3_pp0_stage0_iter2_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11138,"ap_block_state4_pp0_stage0_iter3_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11139,"ap_block_state5_pp0_stage0_iter4_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11140,"ap_block_state6_pp0_stage0_iter5_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11141,"ap_block_state7_pp0_stage0_iter6_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11142,"ap_block_state8_pp0_stage0_iter7_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11143,"ap_block_state9_pp0_stage0_iter8_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11144,"ap_block_state10_pp0_stage0_iter9_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11145,"ap_block_state11_pp0_stage0_iter10_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11146,"ap_block_state12_pp0_stage0_iter11_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11147,"ap_block_state13_pp0_stage0_iter12_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11148,"ap_block_pp0_stage0_11001_ignoreCallOp47",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11149,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11150,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11151,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11152,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11153,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11154,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11155,"ap_block_pp0_stage0_01001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11156,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+11157,"ap_idle_pp0_0to14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11158,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11159,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73 ");
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+11160,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11161,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11162,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11163,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11164,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11165,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11166,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11167,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11168,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11169,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11170,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11171,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11172,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11173,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11174,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11175,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11176,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11177,"tmp_2_fu_82_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11178,"tmp_fu_88_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11179,"res_0_V_write_assign_fu_92_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11180,"tmp_2_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11181,"tmp_10_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11182,"res_1_V_write_assign_fu_114_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11183,"tmp_2_2_fu_126_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11184,"tmp_11_fu_132_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11185,"res_2_V_write_assign_fu_136_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11186,"tmp_2_3_fu_148_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11187,"tmp_12_fu_154_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11188,"res_3_V_write_assign_fu_158_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11189,"tmp_2_4_fu_170_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11190,"tmp_13_fu_176_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11191,"res_4_V_write_assign_fu_180_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11192,"tmp_2_5_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11193,"tmp_14_fu_198_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11194,"res_5_V_write_assign_fu_202_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11195,"tmp_2_6_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11196,"tmp_15_fu_220_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11197,"res_6_V_write_assign_fu_224_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11198,"tmp_2_7_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11199,"tmp_16_fu_242_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11200,"res_7_V_write_assign_fu_246_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11201,"res_0_V_write_assign_cast_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11202,"res_1_V_write_assign_cast_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11203,"res_2_V_write_assign_cast_fu_144_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11204,"res_3_V_write_assign_cast_fu_166_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11205,"res_4_V_write_assign_cast_fu_188_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11206,"res_5_V_write_assign_cast_fu_210_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11207,"res_6_V_write_assign_cast_fu_232_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11208,"res_7_V_write_assign_cast_fu_254_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100 ");
    tracep->declBit(c+11209,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+11210,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11211,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11212,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11213,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11214,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11215,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11216,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11217,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11218,"tmp_1_fu_50_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11219,"tmp_fu_56_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11220,"res_0_V_write_assign_fu_60_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11221,"tmp_1_1_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11222,"tmp_7_fu_78_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11223,"res_1_V_write_assign_fu_82_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11224,"tmp_1_2_fu_94_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11225,"tmp_8_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11226,"res_2_V_write_assign_fu_104_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11227,"tmp_1_3_fu_116_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11228,"tmp_9_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11229,"res_3_V_write_assign_fu_126_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11230,"res_0_V_write_assign_cast_fu_68_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11231,"res_1_V_write_assign_cast_fu_90_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11232,"res_2_V_write_assign_cast_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11233,"res_3_V_write_assign_cast_fu_134_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92 ");
    tracep->declBit(c+11234,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11235,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+11236,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11237,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11238,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11239,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11240,"ap_return",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+11241,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11242,"tmp_5_reg_247",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+11243,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11244,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11245,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11246,"tmp_5_1_reg_252",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11247,"tmp_5_2_reg_257",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11248,"tmp_5_3_reg_262",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11249,"r_V_6_2_fu_70_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11250,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11251,"r_V_6_fu_71_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11252,"r_V_6_3_fu_72_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11253,"r_V_6_1_fu_73_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11254,"r_V_6_fu_71_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11255,"r_V_6_1_fu_73_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11256,"r_V_6_2_fu_70_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11257,"r_V_6_3_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11258,"tmp2_fu_231_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11259,"tmp1_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11260,"tmp_fu_227_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11261,"res_V_write_assign_fu_241_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11262,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11263,"ap_return_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11264,"w0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11265,"w1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11266,"w2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11267,"w3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11268,"b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11269,"node0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11270,"node1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11271,"node2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11272,"node3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 ");
    tracep->declBit(c+11273,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11274,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+11275,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+11277,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11278,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11279,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11280,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11281,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11282,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11283,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11284,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+11285,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11286,"tmp_fu_1180_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11287,"tmp_reg_1562",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+11288,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11289,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11290,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11291,"tmp_3_reg_1568",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11292,"tmp_s_reg_1573",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11293,"tmp_33_0_2_reg_1578",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11294,"tmp_33_0_3_reg_1583",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11295,"tmp_33_0_4_reg_1588",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11296,"tmp_33_0_6_reg_1593",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11297,"tmp_33_0_7_reg_1598",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11298,"tmp_33_1_reg_1603",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11299,"tmp_33_1_1_reg_1608",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11300,"tmp_33_1_2_reg_1613",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11301,"tmp_33_1_3_reg_1618",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11302,"tmp_33_1_4_reg_1623",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11303,"tmp_36_reg_1628",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11304,"tmp_33_1_6_reg_1633",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11305,"tmp_29_reg_1638",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11306,"r_V_10_1_4_fu_98_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11307,"r_V_1_cast_fu_1289_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11308,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11309,"r_V_10_1_1_fu_99_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11310,"r_V_10_0_3_fu_101_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11311,"r_V_cast3_fu_1184_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11312,"r_V_10_0_7_fu_102_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11313,"r_V_10_0_4_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11314,"r_V_10_0_1_fu_104_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11315,"r_V_10_0_6_fu_105_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11316,"r_V_10_1_3_fu_106_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11317,"r_V_10_0_2_fu_107_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11318,"r_V_10_1_fu_108_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11319,"r_V_10_1_2_fu_109_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11320,"r_V_s_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11321,"r_V_10_1_6_fu_111_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11322,"r_V_10_1_7_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11323,"r_V_10_1_5_fu_113_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11324,"r_V_s_fu_110_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11325,"r_V_10_0_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11326,"r_V_10_0_2_fu_107_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11327,"r_V_10_0_3_fu_101_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11328,"r_V_10_0_4_fu_103_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11329,"r_V_10_0_6_fu_105_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11330,"r_V_10_0_7_fu_102_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11331,"tmp_2_fu_1269_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11332,"r_V_10_1_fu_108_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11333,"r_V_10_1_1_fu_99_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11334,"r_V_10_1_2_fu_109_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11335,"r_V_10_1_3_fu_106_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11336,"r_V_10_1_4_fu_98_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11337,"r_V_10_1_5_fu_113_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11338,"r_V_10_1_6_fu_111_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11339,"r_V_10_1_7_fu_112_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11340,"p_shl_fu_1382_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11341,"p_shl1_fu_1393_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11342,"p_shl_cast_fu_1389_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11343,"p_shl1_cast_fu_1400_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11344,"r_V_10_0_5_fu_1404_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11345,"tmp2_fu_1426_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11346,"tmp_28_fu_1379_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11347,"tmp3_fu_1436_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11348,"tmp4_fu_1447_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11349,"tmp5_fu_1457_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11350,"tmp6_fu_1467_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11351,"tmp_32_cast_fu_1420_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11352,"tmp7_fu_1477_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11353,"tmp_33_0_5_fu_1410_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11354,"tmp7_cast_fu_1483_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11355,"tmp8_fu_1493_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11356,"tmp_30_fu_1423_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11357,"tmp9_fu_1503_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11358,"res_0_V_write_assign_fu_1431_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11359,"acc_1_V_fu_1441_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11360,"acc_2_V_fu_1452_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11361,"acc_3_V_fu_1462_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11362,"acc_4_V_fu_1472_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11363,"acc_5_V_fu_1487_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11364,"acc_6_V_fu_1498_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11365,"acc_7_V_fu_1509_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11366,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11367,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11368,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11369,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11370,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11371,"ap_return_4_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11372,"ap_return_5_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11373,"ap_return_6_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11374,"ap_return_7_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11375,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11376,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11377,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11378,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11379,"w0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11380,"w0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11381,"w0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11382,"w0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11383,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11384,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11385,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11386,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11387,"w1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11388,"w1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11389,"w1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11390,"w1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11391,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11392,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11393,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11394,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11395,"b4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11396,"b5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11397,"b6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11398,"b7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11399,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11400,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11401,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11402,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11403,"node0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11404,"node0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11405,"node0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11406,"node0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11407,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11408,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11409,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11410,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11411,"node1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11412,"node1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11413,"node1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11414,"node1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55 ");
    tracep->declBit(c+11415,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11416,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+11417,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11418,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11419,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11420,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11421,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11422,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11423,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11424,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11425,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11426,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11427,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11428,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+11429,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11430,"data_7_V_read11_reg_3987",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+11431,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11432,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11433,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11434,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11435,"data_6_V_read_2_reg_3995",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11436,"data_5_V_read_2_reg_4003",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11437,"data_4_V_read_2_reg_4009",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11438,"tmp_1_reg_4017",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11439,"tmp_17_0_1_reg_4022",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11440,"tmp_17_0_2_reg_4027",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11441,"tmp_4_reg_4032",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11442,"tmp_17_1_reg_4037",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11443,"tmp_7_reg_4042",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11444,"tmp_17_1_2_reg_4047",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11445,"tmp_17_1_3_reg_4052",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11446,"tmp_s_reg_4057",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11447,"tmp_17_2_1_reg_4062",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11448,"tmp_17_2_2_reg_4067",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11449,"tmp_17_2_3_reg_4072",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11450,"tmp_3_reg_4077",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11451,"tmp_17_3_1_reg_4082",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11452,"tmp_17_3_2_reg_4087",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11453,"tmp_17_3_3_reg_4092",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11454,"tmp_9_reg_4097",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11455,"tmp_17_4_1_reg_4102",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11456,"tmp_11_reg_4107",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11457,"tmp_13_reg_4112",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11458,"tmp_17_5_reg_4117",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11459,"tmp_17_5_1_reg_4122",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11460,"tmp_17_5_2_reg_4127",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11461,"tmp_15_reg_4132",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11462,"tmp_17_6_reg_4137",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11463,"tmp_18_reg_4142",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11464,"tmp_19_reg_4147",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11465,"tmp_21_reg_4152",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11466,"tmp_17_7_reg_4157",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11467,"tmp_24_reg_4162",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11468,"tmp_26_reg_4167",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11469,"tmp_fu_3769_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11470,"tmp_reg_4172",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11471,"tmp15_fu_3784_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11472,"tmp15_reg_4177",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11473,"tmp21_fu_3790_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11474,"tmp21_reg_4182",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11475,"tmp22_fu_3804_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11476,"tmp22_reg_4187",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11477,"tmp29_fu_3819_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11478,"tmp29_reg_4192",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11479,"r_V_8_3_fu_192_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11480,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11481,"r_V_8_6_2_fu_193_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11482,"r_V_8_5_3_fu_194_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11483,"r_V_8_5_fu_195_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11484,"r_V_5_cast_fu_3557_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11485,"r_V_8_4_2_fu_196_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11486,"r_V_4_cast_fu_3476_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11487,"r_V_8_0_2_fu_197_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11488,"r_V_cast_fu_3225_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11489,"r_V_8_3_3_fu_198_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11490,"r_V_3_cast1_fu_3412_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11491,"r_V_8_6_3_fu_200_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11492,"r_V_6_cast2_fu_3607_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11493,"r_V_8_3_1_fu_202_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11494,"r_V_8_1_1_fu_203_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11495,"r_V_8_2_1_fu_204_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11496,"r_V_2_cast1_fu_3360_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11497,"r_V_8_7_fu_205_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11498,"r_V_8_5_2_fu_206_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11499,"r_V_8_4_3_fu_207_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11500,"r_V_8_5_1_fu_208_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11501,"r_V_8_1_2_fu_210_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11502,"r_V_1_cast_fu_3313_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11503,"r_V_8_6_fu_211_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11504,"r_V_8_2_2_fu_212_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11505,"r_V_8_2_fu_213_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11506,"r_V_8_3_2_fu_214_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11507,"r_V_8_0_1_fu_215_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11508,"r_V_8_4_1_fu_216_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11509,"r_V_8_2_3_fu_217_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11510,"r_V_8_7_2_fu_218_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11511,"r_V_7_cast_fu_3672_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11512,"r_V_8_1_3_fu_219_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11513,"r_V_8_fu_221_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11514,"r_V_8_7_3_fu_222_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11515,"r_V_8_1_fu_223_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11516,"r_V_cast_fu_3225_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11517,"r_V_8_fu_221_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11518,"r_V_8_0_1_fu_215_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11519,"r_V_8_0_2_fu_197_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11520,"r_V_neel_D4_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11521,"r_V_neel_D6_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11522,"r_V_neel_D7_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11523,"r_V_neel_D0_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11524,"r_V_8_0_3_fu_3292_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11525,"r_V_1_cast1_fu_3308_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11526,"r_V_1_cast_fu_3313_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11527,"r_V_8_1_fu_223_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11528,"r_V_8_1_1_fu_203_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11529,"r_V_8_1_2_fu_210_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11530,"r_V_8_1_3_fu_219_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11531,"r_V_2_cast1_fu_3360_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11532,"r_V_2_cast_fu_3367_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11533,"r_V_8_2_fu_213_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11534,"r_V_8_2_1_fu_204_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11535,"r_V_8_2_2_fu_212_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11536,"r_V_8_2_3_fu_217_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11537,"r_V_3_cast1_fu_3412_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11538,"r_V_3_cast_fu_3419_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11539,"r_V_8_3_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11540,"r_V_8_3_1_fu_202_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11541,"r_V_8_3_2_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11542,"r_V_8_3_3_fu_198_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11543,"r_V_8_4_fu_3507_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11544,"r_V_8_4_1_fu_216_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11545,"r_V_8_4_2_fu_196_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11546,"r_V_8_4_3_fu_207_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11547,"r_V_8_5_fu_195_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11548,"r_V_8_5_1_fu_208_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11549,"r_V_8_5_2_fu_206_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11550,"r_V_8_5_3_fu_194_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11551,"r_V_8_6_fu_211_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11552,"r_V_8_6_1_fu_3636_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11553,"r_V_8_6_2_fu_193_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11554,"r_V_8_6_3_fu_200_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11555,"r_V_8_7_fu_205_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11556,"r_V_8_7_1_fu_3719_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11557,"tmp_23_fu_3725_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11558,"r_V_8_7_2_fu_218_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11559,"r_V_8_7_3_fu_222_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+11560,"tmp_6_fu_3473_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11561,"tmp_2_fu_3470_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11562,"tmp9_fu_3759_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11563,"tmp10_fu_3763_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11564,"tmp_8_fu_3467_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11565,"tmp16_fu_3775_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11566,"tmp17_fu_3780_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11567,"tmp_25_cast_fu_3735_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11568,"tmp23_fu_3796_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11569,"tmp24_fu_3800_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11570,"tmp_5_fu_3464_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11571,"tmp30_fu_3810_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11572,"tmp31_fu_3815_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11573,"tmp_10_fu_3825_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11574,"tmp14_fu_3857_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11575,"tmp12_fu_3852_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11576,"tmp13_fu_3862_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11577,"tmp11_fu_3867_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11578,"tmp_19_cast_fu_3837_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11579,"tmp21_cast_fu_3882_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11580,"tmp20_fu_3885_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11581,"tmp19_fu_3878_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11582,"tmp20_cast_fu_3891_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11583,"tmp18_fu_3895_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11584,"tmp_12_fu_3828_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11585,"tmp_25_fu_3846_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11586,"tmp_20_fu_3840_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11587,"tmp28_fu_3911_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11588,"tmp26_fu_3906_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11589,"tmp27_fu_3917_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11590,"tmp25_fu_3923_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11591,"tmp_16_fu_3834_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11592,"tmp_14_fu_3831_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11593,"tmp_27_fu_3849_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11594,"tmp_22_fu_3843_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11595,"tmp35_fu_3940_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11596,"tmp33_fu_3934_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11597,"tmp34_fu_3946_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11598,"tmp32_fu_3952_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11599,"res_0_V_write_assign_fu_3873_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11600,"acc_1_V_fu_3901_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11601,"acc_2_V_fu_3929_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11602,"acc_3_V_fu_3958_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11603,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11604,"data_0_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11605,"data_1_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11606,"data_2_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11607,"data_3_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11608,"data_4_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11609,"data_5_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11610,"data_6_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11611,"data_7_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11612,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11613,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11614,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11615,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11616,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11617,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11618,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11619,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11620,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11621,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11622,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11623,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11624,"w2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11625,"w2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11626,"w2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11627,"w2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11628,"w3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11629,"w3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11630,"w3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11631,"w3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11632,"w4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11633,"w4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11634,"w4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11635,"w4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11636,"w5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11637,"w5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11638,"w5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11639,"w5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11640,"w6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11641,"w6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11642,"w6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11643,"w6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11644,"w7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11645,"w7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11646,"w7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11647,"w7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11648,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11649,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11650,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11651,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11652,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11653,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11654,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11655,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11656,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11657,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11658,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11659,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11660,"node2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11661,"node2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11662,"node2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11663,"node2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11664,"node3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11665,"node3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11666,"node3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11667,"node3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11668,"node4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11669,"node4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11670,"node4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11671,"node4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11672,"node5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11673,"node5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11674,"node5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11675,"node5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11676,"node6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11677,"node6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11678,"node6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11679,"node6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11680,"node7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11681,"node7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11682,"node7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11683,"node7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85 ");
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"OS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+11684,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11685,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11686,"ap_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11687,"ap_done",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+11688,"ap_idle",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+11689,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+11690,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11691,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11692,"ap_return",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+11693,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+11694,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11695,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11696,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11697,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11698,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11699,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11700,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11701,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11702,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11703,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11704,"sigmoid_table1_address0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+11705,"sigmoid_table1_ce0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11706,"sigmoid_table1_q0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+11707,"tmp_5_fu_175_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+11708,"tmp_5_reg_206",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+11709,"tmp_6_reg_211",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+11710,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+11711,"tmp_8_fu_201_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+11713,"tmp_fu_83_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+11714,"r_V_fu_75_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 27,0);
    tracep->declBus(c+11715,"tmp_1_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+11716,"p_Result_2_fu_107_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+11717,"ret_V_cast_fu_93_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+11718,"tmp_3_fu_115_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11719,"ret_V_fu_121_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+11720,"p_Result_s_fu_97_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11721,"p_s_fu_127_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+11722,"p_2_fu_135_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+11723,"tmp_2_fu_143_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+11724,"index_fu_147_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+11725,"tmp_4_fu_159_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11726,"index_cast_fu_153_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+11727,"p_1_fu_167_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+11728,"icmp_fu_189_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11729,"index_1_fu_194_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+11730,"comp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 27,0);
    tracep->declBus(c+11731,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+11732,"ap_idle_pp0_0to1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11733,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11734,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("sigmoid_table1_U ");
    tracep->declBus(c+71470,"DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"AddressRange",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AddressWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+11735,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11736,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11737,"address0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+11738,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11739,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->pushNamePrefix("sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U ");
    tracep->declBus(c+71470,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"MEM_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+11740,"addr0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+11741,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11742,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+11743,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("normalizer ");
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+11744,"stb_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+11745,"accumulated_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+11747,"normalized_output",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+11749,"NN_startTrigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11750,"minimumI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+11751,"minimumQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+11752,"sumI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+11753,"sumQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+11754,"normalizedI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+11756,"normalizedQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBus(c+11758,"shiftI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11759,"shiftQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declQuad(c+11760,"multiI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+11762,"multiQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+11764,"delay1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11765,"delay2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11766,"delay3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11767,"delay4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11768,"delay5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11769,"delay6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11770,"delay7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11771,"delay8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11772,"startNN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11773,"sumI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+11774,"sumQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+11775,"normalizedI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+11777,"normalizedQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+11779,"multiI_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+11781,"multiQ_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+11783,"multiI_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+11785,"multiQ_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__6__KET____DOT__state_disc__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__6__KET____DOT__state_disc__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+11787,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11788,"start_trigger",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+11789,"accumulated_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+11791,"idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11792,"ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11793,"inference_prob",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11794,"inference_state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11795,"done_trigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+11796,"normalized_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+11798,"NN_startTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("nn_model ");
    tracep->declBus(c+71474,"IN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+11799,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11800,"nn_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11801,"nn_done",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11802,"nn_idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11803,"nn_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+11804,"normalized_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+11806,"state_probability",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11807,"state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71472,"SS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+11808,"done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11809,"idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11810,"ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11811,"input_2_V_ap_vld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11812,"state_pred",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11813,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+11814,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11815,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11816,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11817,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11818,"ap_enable_reg_pp0_iter3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11819,"ap_enable_reg_pp0_iter4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11820,"ap_enable_reg_pp0_iter5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11821,"ap_enable_reg_pp0_iter6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11822,"ap_enable_reg_pp0_iter7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11823,"ap_enable_reg_pp0_iter8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11824,"ap_enable_reg_pp0_iter9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11825,"ap_enable_reg_pp0_iter10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11826,"ap_enable_reg_pp0_iter11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11827,"ap_enable_reg_pp0_iter12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11828,"ap_enable_reg_pp0_iter13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11829,"ap_enable_reg_pp0_iter14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11830,"ap_enable_reg_pp0_iter15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11831,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11832,"input_2_V_ap_vld_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11833,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11834,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11835,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11836,"ap_block_state4_pp0_stage0_iter3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11837,"ap_block_state5_pp0_stage0_iter4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11838,"ap_block_state6_pp0_stage0_iter5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11839,"ap_block_state7_pp0_stage0_iter6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11840,"ap_block_state8_pp0_stage0_iter7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11841,"ap_block_state9_pp0_stage0_iter8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11842,"ap_block_state10_pp0_stage0_iter9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11843,"ap_block_state11_pp0_stage0_iter10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11844,"ap_block_state12_pp0_stage0_iter11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11845,"ap_block_state13_pp0_stage0_iter12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11846,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+11847,"input_2_V_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+11849,"input_2_V_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBit(c+11851,"input_2_V_ap_vld_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11852,"input_2_V_blk_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11853,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11854,"layer2_out_0_V_reg_209",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11855,"layer2_out_1_V_reg_214",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11856,"layer2_out_2_V_reg_219",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11857,"layer2_out_3_V_reg_224",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11858,"layer2_out_4_V_reg_229",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11859,"layer2_out_5_V_reg_234",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11860,"layer2_out_6_V_reg_239",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11861,"layer2_out_7_V_reg_244",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11862,"layer3_out_0_V_reg_249",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11863,"layer3_out_1_V_reg_254",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11864,"layer3_out_2_V_reg_259",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11865,"layer3_out_3_V_reg_264",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11866,"layer3_out_4_V_reg_269",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11867,"layer3_out_5_V_reg_274",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11868,"layer3_out_6_V_reg_279",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11869,"layer3_out_7_V_reg_284",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11870,"layer4_out_0_V_reg_289",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11871,"layer4_out_1_V_reg_294",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11872,"layer4_out_2_V_reg_299",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11873,"layer4_out_3_V_reg_304",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11874,"layer5_out_0_V_reg_309",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11875,"layer5_out_1_V_reg_314",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11876,"layer5_out_2_V_reg_319",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11877,"layer5_out_3_V_reg_324",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+11878,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11879,"layer6_out_0_V_reg_329",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+11880,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11881,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11882,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11883,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11884,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11885,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11886,"ap_block_state1_pp0_stage0_iter0_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11887,"ap_block_state2_pp0_stage0_iter1_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11888,"ap_block_state3_pp0_stage0_iter2_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11889,"ap_block_state4_pp0_stage0_iter3_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11890,"ap_block_state5_pp0_stage0_iter4_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11891,"ap_block_state6_pp0_stage0_iter5_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11892,"ap_block_state7_pp0_stage0_iter6_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11893,"ap_block_state8_pp0_stage0_iter7_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11894,"ap_block_state9_pp0_stage0_iter8_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11895,"ap_block_state10_pp0_stage0_iter9_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11896,"ap_block_state11_pp0_stage0_iter10_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11897,"ap_block_state12_pp0_stage0_iter11_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11898,"ap_block_state13_pp0_stage0_iter12_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11899,"ap_block_pp0_stage0_11001_ignoreCallOp34",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11900,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11901,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11902,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11903,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11904,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11905,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11906,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11907,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11908,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11909,"ap_block_state1_pp0_stage0_iter0_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11910,"ap_block_state2_pp0_stage0_iter1_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11911,"ap_block_state3_pp0_stage0_iter2_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11912,"ap_block_state4_pp0_stage0_iter3_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11913,"ap_block_state5_pp0_stage0_iter4_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11914,"ap_block_state6_pp0_stage0_iter5_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11915,"ap_block_state7_pp0_stage0_iter6_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11916,"ap_block_state8_pp0_stage0_iter7_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11917,"ap_block_state9_pp0_stage0_iter8_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11918,"ap_block_state10_pp0_stage0_iter9_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11919,"ap_block_state11_pp0_stage0_iter10_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11920,"ap_block_state12_pp0_stage0_iter11_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11921,"ap_block_state13_pp0_stage0_iter12_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11922,"ap_block_pp0_stage0_11001_ignoreCallOp15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11923,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11924,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11925,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11926,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11927,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11928,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11929,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11930,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11931,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11932,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11933,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_done",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11934,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11935,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11936,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11937,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+11938,"ap_block_state1_pp0_stage0_iter0_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11939,"ap_block_state2_pp0_stage0_iter1_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11940,"ap_block_state3_pp0_stage0_iter2_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11941,"ap_block_state4_pp0_stage0_iter3_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11942,"ap_block_state5_pp0_stage0_iter4_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11943,"ap_block_state6_pp0_stage0_iter5_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11944,"ap_block_state7_pp0_stage0_iter6_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11945,"ap_block_state8_pp0_stage0_iter7_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11946,"ap_block_state9_pp0_stage0_iter8_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11947,"ap_block_state10_pp0_stage0_iter9_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11948,"ap_block_state11_pp0_stage0_iter10_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11949,"ap_block_state12_pp0_stage0_iter11_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11950,"ap_block_state13_pp0_stage0_iter12_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11951,"ap_block_pp0_stage0_11001_ignoreCallOp49",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11952,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11953,"ap_block_state1_pp0_stage0_iter0_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11954,"ap_block_state2_pp0_stage0_iter1_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11955,"ap_block_state3_pp0_stage0_iter2_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11956,"ap_block_state4_pp0_stage0_iter3_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11957,"ap_block_state5_pp0_stage0_iter4_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11958,"ap_block_state6_pp0_stage0_iter5_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11959,"ap_block_state7_pp0_stage0_iter6_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11960,"ap_block_state8_pp0_stage0_iter7_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11961,"ap_block_state9_pp0_stage0_iter8_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11962,"ap_block_state10_pp0_stage0_iter9_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11963,"ap_block_state11_pp0_stage0_iter10_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11964,"ap_block_state12_pp0_stage0_iter11_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11965,"ap_block_state13_pp0_stage0_iter12_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11966,"ap_block_pp0_stage0_11001_ignoreCallOp47",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11967,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11968,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11969,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11970,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11971,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+11972,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11973,"ap_block_pp0_stage0_01001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+11974,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+11975,"ap_idle_pp0_0to14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11976,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+11977,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73 ");
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+11978,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11979,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11980,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11981,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11982,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11983,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11984,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11985,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11986,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11987,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11988,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11989,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11990,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11991,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11992,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11993,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11994,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+11995,"tmp_2_fu_82_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11996,"tmp_fu_88_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11997,"res_0_V_write_assign_fu_92_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11998,"tmp_2_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+11999,"tmp_10_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12000,"res_1_V_write_assign_fu_114_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12001,"tmp_2_2_fu_126_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12002,"tmp_11_fu_132_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12003,"res_2_V_write_assign_fu_136_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12004,"tmp_2_3_fu_148_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12005,"tmp_12_fu_154_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12006,"res_3_V_write_assign_fu_158_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12007,"tmp_2_4_fu_170_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12008,"tmp_13_fu_176_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12009,"res_4_V_write_assign_fu_180_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12010,"tmp_2_5_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12011,"tmp_14_fu_198_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12012,"res_5_V_write_assign_fu_202_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12013,"tmp_2_6_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12014,"tmp_15_fu_220_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12015,"res_6_V_write_assign_fu_224_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12016,"tmp_2_7_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12017,"tmp_16_fu_242_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12018,"res_7_V_write_assign_fu_246_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12019,"res_0_V_write_assign_cast_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12020,"res_1_V_write_assign_cast_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12021,"res_2_V_write_assign_cast_fu_144_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12022,"res_3_V_write_assign_cast_fu_166_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12023,"res_4_V_write_assign_cast_fu_188_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12024,"res_5_V_write_assign_cast_fu_210_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12025,"res_6_V_write_assign_cast_fu_232_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12026,"res_7_V_write_assign_cast_fu_254_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100 ");
    tracep->declBit(c+12027,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+12028,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12029,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12030,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12031,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12032,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12033,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12034,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12035,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12036,"tmp_1_fu_50_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12037,"tmp_fu_56_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12038,"res_0_V_write_assign_fu_60_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12039,"tmp_1_1_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12040,"tmp_7_fu_78_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12041,"res_1_V_write_assign_fu_82_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12042,"tmp_1_2_fu_94_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12043,"tmp_8_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12044,"res_2_V_write_assign_fu_104_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12045,"tmp_1_3_fu_116_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12046,"tmp_9_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12047,"res_3_V_write_assign_fu_126_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12048,"res_0_V_write_assign_cast_fu_68_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12049,"res_1_V_write_assign_cast_fu_90_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12050,"res_2_V_write_assign_cast_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12051,"res_3_V_write_assign_cast_fu_134_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92 ");
    tracep->declBit(c+12052,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12053,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+12054,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12055,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12056,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12057,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12058,"ap_return",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12059,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12060,"tmp_5_reg_247",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12061,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12062,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12063,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12064,"tmp_5_1_reg_252",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12065,"tmp_5_2_reg_257",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12066,"tmp_5_3_reg_262",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12067,"r_V_6_2_fu_70_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12068,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12069,"r_V_6_fu_71_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12070,"r_V_6_3_fu_72_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12071,"r_V_6_1_fu_73_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12072,"r_V_6_fu_71_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12073,"r_V_6_1_fu_73_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12074,"r_V_6_2_fu_70_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12075,"r_V_6_3_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12076,"tmp2_fu_231_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12077,"tmp1_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12078,"tmp_fu_227_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12079,"res_V_write_assign_fu_241_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12080,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12081,"ap_return_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12082,"w0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12083,"w1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12084,"w2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12085,"w3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12086,"b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12087,"node0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12088,"node1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12089,"node2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12090,"node3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 ");
    tracep->declBit(c+12091,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12092,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+12093,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+12095,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12096,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12097,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12098,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12099,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12100,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12101,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12102,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12103,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12104,"tmp_fu_1180_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12105,"tmp_reg_1562",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12106,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12107,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12108,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12109,"tmp_3_reg_1568",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12110,"tmp_s_reg_1573",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12111,"tmp_33_0_2_reg_1578",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12112,"tmp_33_0_3_reg_1583",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12113,"tmp_33_0_4_reg_1588",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12114,"tmp_33_0_6_reg_1593",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12115,"tmp_33_0_7_reg_1598",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12116,"tmp_33_1_reg_1603",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12117,"tmp_33_1_1_reg_1608",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12118,"tmp_33_1_2_reg_1613",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12119,"tmp_33_1_3_reg_1618",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12120,"tmp_33_1_4_reg_1623",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12121,"tmp_36_reg_1628",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12122,"tmp_33_1_6_reg_1633",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12123,"tmp_29_reg_1638",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12124,"r_V_10_1_4_fu_98_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12125,"r_V_1_cast_fu_1289_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12126,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12127,"r_V_10_1_1_fu_99_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12128,"r_V_10_0_3_fu_101_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12129,"r_V_cast3_fu_1184_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12130,"r_V_10_0_7_fu_102_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12131,"r_V_10_0_4_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12132,"r_V_10_0_1_fu_104_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12133,"r_V_10_0_6_fu_105_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12134,"r_V_10_1_3_fu_106_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12135,"r_V_10_0_2_fu_107_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12136,"r_V_10_1_fu_108_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12137,"r_V_10_1_2_fu_109_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12138,"r_V_s_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12139,"r_V_10_1_6_fu_111_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12140,"r_V_10_1_7_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12141,"r_V_10_1_5_fu_113_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12142,"r_V_s_fu_110_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12143,"r_V_10_0_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12144,"r_V_10_0_2_fu_107_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12145,"r_V_10_0_3_fu_101_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12146,"r_V_10_0_4_fu_103_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12147,"r_V_10_0_6_fu_105_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12148,"r_V_10_0_7_fu_102_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12149,"tmp_2_fu_1269_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12150,"r_V_10_1_fu_108_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12151,"r_V_10_1_1_fu_99_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12152,"r_V_10_1_2_fu_109_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12153,"r_V_10_1_3_fu_106_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12154,"r_V_10_1_4_fu_98_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12155,"r_V_10_1_5_fu_113_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12156,"r_V_10_1_6_fu_111_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12157,"r_V_10_1_7_fu_112_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12158,"p_shl_fu_1382_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12159,"p_shl1_fu_1393_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12160,"p_shl_cast_fu_1389_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12161,"p_shl1_cast_fu_1400_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12162,"r_V_10_0_5_fu_1404_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12163,"tmp2_fu_1426_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12164,"tmp_28_fu_1379_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12165,"tmp3_fu_1436_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12166,"tmp4_fu_1447_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12167,"tmp5_fu_1457_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12168,"tmp6_fu_1467_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12169,"tmp_32_cast_fu_1420_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12170,"tmp7_fu_1477_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12171,"tmp_33_0_5_fu_1410_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12172,"tmp7_cast_fu_1483_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12173,"tmp8_fu_1493_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12174,"tmp_30_fu_1423_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12175,"tmp9_fu_1503_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12176,"res_0_V_write_assign_fu_1431_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12177,"acc_1_V_fu_1441_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12178,"acc_2_V_fu_1452_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12179,"acc_3_V_fu_1462_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12180,"acc_4_V_fu_1472_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12181,"acc_5_V_fu_1487_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12182,"acc_6_V_fu_1498_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12183,"acc_7_V_fu_1509_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12184,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12185,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12186,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12187,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12188,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12189,"ap_return_4_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12190,"ap_return_5_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12191,"ap_return_6_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12192,"ap_return_7_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12193,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12194,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12195,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12196,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12197,"w0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12198,"w0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12199,"w0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12200,"w0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12201,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12202,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12203,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12204,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12205,"w1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12206,"w1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12207,"w1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12208,"w1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12209,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12210,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12211,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12212,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12213,"b4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12214,"b5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12215,"b6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12216,"b7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12217,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12218,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12219,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12220,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12221,"node0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12222,"node0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12223,"node0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12224,"node0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12225,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12226,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12227,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12228,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12229,"node1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12230,"node1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12231,"node1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12232,"node1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55 ");
    tracep->declBit(c+12233,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12234,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+12235,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12236,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12237,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12238,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12239,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12240,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12241,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12242,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12243,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12244,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12245,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12246,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12247,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12248,"data_7_V_read11_reg_3987",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12249,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12250,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12251,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12252,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12253,"data_6_V_read_2_reg_3995",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12254,"data_5_V_read_2_reg_4003",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12255,"data_4_V_read_2_reg_4009",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12256,"tmp_1_reg_4017",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12257,"tmp_17_0_1_reg_4022",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12258,"tmp_17_0_2_reg_4027",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12259,"tmp_4_reg_4032",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12260,"tmp_17_1_reg_4037",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12261,"tmp_7_reg_4042",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12262,"tmp_17_1_2_reg_4047",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12263,"tmp_17_1_3_reg_4052",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12264,"tmp_s_reg_4057",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12265,"tmp_17_2_1_reg_4062",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12266,"tmp_17_2_2_reg_4067",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12267,"tmp_17_2_3_reg_4072",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12268,"tmp_3_reg_4077",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12269,"tmp_17_3_1_reg_4082",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12270,"tmp_17_3_2_reg_4087",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12271,"tmp_17_3_3_reg_4092",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12272,"tmp_9_reg_4097",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12273,"tmp_17_4_1_reg_4102",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12274,"tmp_11_reg_4107",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12275,"tmp_13_reg_4112",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12276,"tmp_17_5_reg_4117",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12277,"tmp_17_5_1_reg_4122",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12278,"tmp_17_5_2_reg_4127",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12279,"tmp_15_reg_4132",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12280,"tmp_17_6_reg_4137",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12281,"tmp_18_reg_4142",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12282,"tmp_19_reg_4147",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12283,"tmp_21_reg_4152",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12284,"tmp_17_7_reg_4157",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12285,"tmp_24_reg_4162",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12286,"tmp_26_reg_4167",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12287,"tmp_fu_3769_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12288,"tmp_reg_4172",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12289,"tmp15_fu_3784_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12290,"tmp15_reg_4177",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12291,"tmp21_fu_3790_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12292,"tmp21_reg_4182",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12293,"tmp22_fu_3804_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12294,"tmp22_reg_4187",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12295,"tmp29_fu_3819_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12296,"tmp29_reg_4192",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12297,"r_V_8_3_fu_192_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12298,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12299,"r_V_8_6_2_fu_193_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12300,"r_V_8_5_3_fu_194_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12301,"r_V_8_5_fu_195_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12302,"r_V_5_cast_fu_3557_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12303,"r_V_8_4_2_fu_196_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12304,"r_V_4_cast_fu_3476_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12305,"r_V_8_0_2_fu_197_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12306,"r_V_cast_fu_3225_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12307,"r_V_8_3_3_fu_198_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12308,"r_V_3_cast1_fu_3412_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12309,"r_V_8_6_3_fu_200_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12310,"r_V_6_cast2_fu_3607_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12311,"r_V_8_3_1_fu_202_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12312,"r_V_8_1_1_fu_203_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12313,"r_V_8_2_1_fu_204_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12314,"r_V_2_cast1_fu_3360_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12315,"r_V_8_7_fu_205_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12316,"r_V_8_5_2_fu_206_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12317,"r_V_8_4_3_fu_207_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12318,"r_V_8_5_1_fu_208_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12319,"r_V_8_1_2_fu_210_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12320,"r_V_1_cast_fu_3313_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12321,"r_V_8_6_fu_211_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12322,"r_V_8_2_2_fu_212_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12323,"r_V_8_2_fu_213_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12324,"r_V_8_3_2_fu_214_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12325,"r_V_8_0_1_fu_215_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12326,"r_V_8_4_1_fu_216_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12327,"r_V_8_2_3_fu_217_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12328,"r_V_8_7_2_fu_218_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12329,"r_V_7_cast_fu_3672_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12330,"r_V_8_1_3_fu_219_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12331,"r_V_8_fu_221_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12332,"r_V_8_7_3_fu_222_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12333,"r_V_8_1_fu_223_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12334,"r_V_cast_fu_3225_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12335,"r_V_8_fu_221_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12336,"r_V_8_0_1_fu_215_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12337,"r_V_8_0_2_fu_197_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12338,"r_V_neel_D4_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12339,"r_V_neel_D6_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12340,"r_V_neel_D7_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12341,"r_V_neel_D0_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12342,"r_V_8_0_3_fu_3292_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12343,"r_V_1_cast1_fu_3308_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12344,"r_V_1_cast_fu_3313_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12345,"r_V_8_1_fu_223_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12346,"r_V_8_1_1_fu_203_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12347,"r_V_8_1_2_fu_210_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12348,"r_V_8_1_3_fu_219_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12349,"r_V_2_cast1_fu_3360_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12350,"r_V_2_cast_fu_3367_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12351,"r_V_8_2_fu_213_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12352,"r_V_8_2_1_fu_204_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12353,"r_V_8_2_2_fu_212_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12354,"r_V_8_2_3_fu_217_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12355,"r_V_3_cast1_fu_3412_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12356,"r_V_3_cast_fu_3419_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12357,"r_V_8_3_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12358,"r_V_8_3_1_fu_202_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12359,"r_V_8_3_2_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12360,"r_V_8_3_3_fu_198_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12361,"r_V_8_4_fu_3507_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12362,"r_V_8_4_1_fu_216_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12363,"r_V_8_4_2_fu_196_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12364,"r_V_8_4_3_fu_207_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12365,"r_V_8_5_fu_195_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12366,"r_V_8_5_1_fu_208_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12367,"r_V_8_5_2_fu_206_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12368,"r_V_8_5_3_fu_194_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12369,"r_V_8_6_fu_211_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12370,"r_V_8_6_1_fu_3636_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12371,"r_V_8_6_2_fu_193_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12372,"r_V_8_6_3_fu_200_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12373,"r_V_8_7_fu_205_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12374,"r_V_8_7_1_fu_3719_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12375,"tmp_23_fu_3725_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12376,"r_V_8_7_2_fu_218_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12377,"r_V_8_7_3_fu_222_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12378,"tmp_6_fu_3473_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12379,"tmp_2_fu_3470_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12380,"tmp9_fu_3759_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12381,"tmp10_fu_3763_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12382,"tmp_8_fu_3467_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12383,"tmp16_fu_3775_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12384,"tmp17_fu_3780_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12385,"tmp_25_cast_fu_3735_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12386,"tmp23_fu_3796_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12387,"tmp24_fu_3800_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12388,"tmp_5_fu_3464_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12389,"tmp30_fu_3810_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12390,"tmp31_fu_3815_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12391,"tmp_10_fu_3825_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12392,"tmp14_fu_3857_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12393,"tmp12_fu_3852_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12394,"tmp13_fu_3862_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12395,"tmp11_fu_3867_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12396,"tmp_19_cast_fu_3837_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12397,"tmp21_cast_fu_3882_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12398,"tmp20_fu_3885_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12399,"tmp19_fu_3878_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12400,"tmp20_cast_fu_3891_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12401,"tmp18_fu_3895_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12402,"tmp_12_fu_3828_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12403,"tmp_25_fu_3846_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12404,"tmp_20_fu_3840_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12405,"tmp28_fu_3911_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12406,"tmp26_fu_3906_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12407,"tmp27_fu_3917_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12408,"tmp25_fu_3923_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12409,"tmp_16_fu_3834_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12410,"tmp_14_fu_3831_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12411,"tmp_27_fu_3849_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12412,"tmp_22_fu_3843_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12413,"tmp35_fu_3940_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12414,"tmp33_fu_3934_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12415,"tmp34_fu_3946_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12416,"tmp32_fu_3952_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12417,"res_0_V_write_assign_fu_3873_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12418,"acc_1_V_fu_3901_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12419,"acc_2_V_fu_3929_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12420,"acc_3_V_fu_3958_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12421,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12422,"data_0_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12423,"data_1_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12424,"data_2_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12425,"data_3_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12426,"data_4_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12427,"data_5_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12428,"data_6_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12429,"data_7_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12430,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12431,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12432,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12433,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12434,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12435,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12436,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12437,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12438,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12439,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12440,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12441,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12442,"w2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12443,"w2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12444,"w2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12445,"w2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12446,"w3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12447,"w3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12448,"w3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12449,"w3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12450,"w4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12451,"w4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12452,"w4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12453,"w4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12454,"w5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12455,"w5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12456,"w5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12457,"w5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12458,"w6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12459,"w6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12460,"w6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12461,"w6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12462,"w7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12463,"w7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12464,"w7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12465,"w7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12466,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12467,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12468,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12469,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12470,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12471,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12472,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12473,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12474,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12475,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12476,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12477,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12478,"node2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12479,"node2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12480,"node2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12481,"node2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12482,"node3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12483,"node3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12484,"node3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12485,"node3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12486,"node4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12487,"node4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12488,"node4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12489,"node4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12490,"node5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12491,"node5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12492,"node5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12493,"node5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12494,"node6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12495,"node6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12496,"node6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12497,"node6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12498,"node7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12499,"node7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12500,"node7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12501,"node7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85 ");
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"OS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+12502,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12503,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12504,"ap_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12505,"ap_done",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+12506,"ap_idle",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+12507,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+12508,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12509,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12510,"ap_return",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+12511,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+12512,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12513,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12514,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12515,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12516,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12517,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12518,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12519,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12520,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12521,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12522,"sigmoid_table1_address0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+12523,"sigmoid_table1_ce0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12524,"sigmoid_table1_q0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+12525,"tmp_5_fu_175_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+12526,"tmp_5_reg_206",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+12527,"tmp_6_reg_211",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+12528,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+12529,"tmp_8_fu_201_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+12531,"tmp_fu_83_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+12532,"r_V_fu_75_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 27,0);
    tracep->declBus(c+12533,"tmp_1_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+12534,"p_Result_2_fu_107_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+12535,"ret_V_cast_fu_93_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+12536,"tmp_3_fu_115_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12537,"ret_V_fu_121_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+12538,"p_Result_s_fu_97_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12539,"p_s_fu_127_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+12540,"p_2_fu_135_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+12541,"tmp_2_fu_143_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+12542,"index_fu_147_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+12543,"tmp_4_fu_159_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12544,"index_cast_fu_153_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+12545,"p_1_fu_167_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+12546,"icmp_fu_189_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12547,"index_1_fu_194_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+12548,"comp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 27,0);
    tracep->declBus(c+12549,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+12550,"ap_idle_pp0_0to1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12551,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12552,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("sigmoid_table1_U ");
    tracep->declBus(c+71470,"DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"AddressRange",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AddressWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+12553,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12554,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12555,"address0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+12556,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12557,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->pushNamePrefix("sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U ");
    tracep->declBus(c+71470,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"MEM_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+12558,"addr0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+12559,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12560,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+12561,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("normalizer ");
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+12562,"stb_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+12563,"accumulated_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+12565,"normalized_output",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+12567,"NN_startTrigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12568,"minimumI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12569,"minimumQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12570,"sumI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+12571,"sumQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+12572,"normalizedI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+12574,"normalizedQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBus(c+12576,"shiftI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12577,"shiftQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declQuad(c+12578,"multiI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+12580,"multiQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+12582,"delay1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12583,"delay2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12584,"delay3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12585,"delay4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12586,"delay5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12587,"delay6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12588,"delay7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12589,"delay8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12590,"startNN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12591,"sumI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+12592,"sumQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+12593,"normalizedI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+12595,"normalizedQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+12597,"multiI_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+12599,"multiQ_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+12601,"multiI_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+12603,"multiQ_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__7__KET____DOT__state_disc__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__7__KET____DOT__state_disc__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+12605,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12606,"start_trigger",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+12607,"accumulated_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+12609,"idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12610,"ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12611,"inference_prob",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12612,"inference_state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12613,"done_trigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+12614,"normalized_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+12616,"NN_startTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("nn_model ");
    tracep->declBus(c+71474,"IN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+12617,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12618,"nn_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12619,"nn_done",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12620,"nn_idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12621,"nn_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+12622,"normalized_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+12624,"state_probability",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12625,"state",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71472,"SS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+12626,"done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12627,"idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12628,"ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12629,"input_2_V_ap_vld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12630,"state_pred",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12631,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+12632,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12633,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12634,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12635,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12636,"ap_enable_reg_pp0_iter3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12637,"ap_enable_reg_pp0_iter4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12638,"ap_enable_reg_pp0_iter5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12639,"ap_enable_reg_pp0_iter6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12640,"ap_enable_reg_pp0_iter7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12641,"ap_enable_reg_pp0_iter8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12642,"ap_enable_reg_pp0_iter9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12643,"ap_enable_reg_pp0_iter10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12644,"ap_enable_reg_pp0_iter11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12645,"ap_enable_reg_pp0_iter12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12646,"ap_enable_reg_pp0_iter13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12647,"ap_enable_reg_pp0_iter14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12648,"ap_enable_reg_pp0_iter15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12649,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12650,"input_2_V_ap_vld_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12651,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12652,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12653,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12654,"ap_block_state4_pp0_stage0_iter3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12655,"ap_block_state5_pp0_stage0_iter4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12656,"ap_block_state6_pp0_stage0_iter5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12657,"ap_block_state7_pp0_stage0_iter6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12658,"ap_block_state8_pp0_stage0_iter7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12659,"ap_block_state9_pp0_stage0_iter8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12660,"ap_block_state10_pp0_stage0_iter9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12661,"ap_block_state11_pp0_stage0_iter10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12662,"ap_block_state12_pp0_stage0_iter11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12663,"ap_block_state13_pp0_stage0_iter12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12664,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+12665,"input_2_V_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+12667,"input_2_V_in_sig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBit(c+12669,"input_2_V_ap_vld_preg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12670,"input_2_V_blk_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12671,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12672,"layer2_out_0_V_reg_209",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12673,"layer2_out_1_V_reg_214",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12674,"layer2_out_2_V_reg_219",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12675,"layer2_out_3_V_reg_224",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12676,"layer2_out_4_V_reg_229",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12677,"layer2_out_5_V_reg_234",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12678,"layer2_out_6_V_reg_239",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12679,"layer2_out_7_V_reg_244",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12680,"layer3_out_0_V_reg_249",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12681,"layer3_out_1_V_reg_254",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12682,"layer3_out_2_V_reg_259",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12683,"layer3_out_3_V_reg_264",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12684,"layer3_out_4_V_reg_269",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12685,"layer3_out_5_V_reg_274",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12686,"layer3_out_6_V_reg_279",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12687,"layer3_out_7_V_reg_284",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12688,"layer4_out_0_V_reg_289",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12689,"layer4_out_1_V_reg_294",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12690,"layer4_out_2_V_reg_299",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12691,"layer4_out_3_V_reg_304",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12692,"layer5_out_0_V_reg_309",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12693,"layer5_out_1_V_reg_314",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12694,"layer5_out_2_V_reg_319",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12695,"layer5_out_3_V_reg_324",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12696,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12697,"layer6_out_0_V_reg_329",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12698,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12699,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12700,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12701,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12702,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12703,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12704,"ap_block_state1_pp0_stage0_iter0_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12705,"ap_block_state2_pp0_stage0_iter1_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12706,"ap_block_state3_pp0_stage0_iter2_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12707,"ap_block_state4_pp0_stage0_iter3_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12708,"ap_block_state5_pp0_stage0_iter4_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12709,"ap_block_state6_pp0_stage0_iter5_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12710,"ap_block_state7_pp0_stage0_iter6_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12711,"ap_block_state8_pp0_stage0_iter7_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12712,"ap_block_state9_pp0_stage0_iter8_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12713,"ap_block_state10_pp0_stage0_iter9_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12714,"ap_block_state11_pp0_stage0_iter10_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12715,"ap_block_state12_pp0_stage0_iter11_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12716,"ap_block_state13_pp0_stage0_iter12_ignore_call25",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12717,"ap_block_pp0_stage0_11001_ignoreCallOp34",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12718,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12719,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12720,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12721,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12722,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12723,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12724,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12725,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12726,"grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12727,"ap_block_state1_pp0_stage0_iter0_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12728,"ap_block_state2_pp0_stage0_iter1_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12729,"ap_block_state3_pp0_stage0_iter2_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12730,"ap_block_state4_pp0_stage0_iter3_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12731,"ap_block_state5_pp0_stage0_iter4_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12732,"ap_block_state6_pp0_stage0_iter5_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12733,"ap_block_state7_pp0_stage0_iter6_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12734,"ap_block_state8_pp0_stage0_iter7_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12735,"ap_block_state9_pp0_stage0_iter8_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12736,"ap_block_state10_pp0_stage0_iter9_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12737,"ap_block_state11_pp0_stage0_iter10_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12738,"ap_block_state12_pp0_stage0_iter11_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12739,"ap_block_state13_pp0_stage0_iter12_ignore_call7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12740,"ap_block_pp0_stage0_11001_ignoreCallOp15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12741,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12742,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12743,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12744,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12745,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12746,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12747,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12748,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12749,"call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73_ap_return_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12750,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12751,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_done",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12752,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12753,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12754,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12755,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_return",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+12756,"ap_block_state1_pp0_stage0_iter0_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12757,"ap_block_state2_pp0_stage0_iter1_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12758,"ap_block_state3_pp0_stage0_iter2_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12759,"ap_block_state4_pp0_stage0_iter3_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12760,"ap_block_state5_pp0_stage0_iter4_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12761,"ap_block_state6_pp0_stage0_iter5_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12762,"ap_block_state7_pp0_stage0_iter6_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12763,"ap_block_state8_pp0_stage0_iter7_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12764,"ap_block_state9_pp0_stage0_iter8_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12765,"ap_block_state10_pp0_stage0_iter9_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12766,"ap_block_state11_pp0_stage0_iter10_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12767,"ap_block_state12_pp0_stage0_iter11_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12768,"ap_block_state13_pp0_stage0_iter12_ignore_call36",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12769,"ap_block_pp0_stage0_11001_ignoreCallOp49",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12770,"grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92_ap_ce",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12771,"ap_block_state1_pp0_stage0_iter0_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12772,"ap_block_state2_pp0_stage0_iter1_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12773,"ap_block_state3_pp0_stage0_iter2_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12774,"ap_block_state4_pp0_stage0_iter3_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12775,"ap_block_state5_pp0_stage0_iter4_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12776,"ap_block_state6_pp0_stage0_iter5_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12777,"ap_block_state7_pp0_stage0_iter6_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12778,"ap_block_state8_pp0_stage0_iter7_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12779,"ap_block_state9_pp0_stage0_iter8_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12780,"ap_block_state10_pp0_stage0_iter9_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12781,"ap_block_state11_pp0_stage0_iter10_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12782,"ap_block_state12_pp0_stage0_iter11_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12783,"ap_block_state13_pp0_stage0_iter12_ignore_call35",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12784,"ap_block_pp0_stage0_11001_ignoreCallOp47",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12785,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12786,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12787,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12788,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12789,"call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100_ap_return_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12790,"grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12791,"ap_block_pp0_stage0_01001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12792,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+12793,"ap_idle_pp0_0to14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12794,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+12795,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73 ");
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+12796,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12797,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12798,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12799,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12800,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12801,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12802,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12803,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12804,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12805,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12806,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12807,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12808,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12809,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12810,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12811,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12812,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12813,"tmp_2_fu_82_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12814,"tmp_fu_88_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12815,"res_0_V_write_assign_fu_92_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12816,"tmp_2_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12817,"tmp_10_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12818,"res_1_V_write_assign_fu_114_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12819,"tmp_2_2_fu_126_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12820,"tmp_11_fu_132_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12821,"res_2_V_write_assign_fu_136_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12822,"tmp_2_3_fu_148_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12823,"tmp_12_fu_154_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12824,"res_3_V_write_assign_fu_158_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12825,"tmp_2_4_fu_170_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12826,"tmp_13_fu_176_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12827,"res_4_V_write_assign_fu_180_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12828,"tmp_2_5_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12829,"tmp_14_fu_198_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12830,"res_5_V_write_assign_fu_202_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12831,"tmp_2_6_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12832,"tmp_15_fu_220_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12833,"res_6_V_write_assign_fu_224_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12834,"tmp_2_7_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12835,"tmp_16_fu_242_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12836,"res_7_V_write_assign_fu_246_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12837,"res_0_V_write_assign_cast_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12838,"res_1_V_write_assign_cast_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12839,"res_2_V_write_assign_cast_fu_144_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12840,"res_3_V_write_assign_cast_fu_166_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12841,"res_4_V_write_assign_cast_fu_188_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12842,"res_5_V_write_assign_cast_fu_210_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12843,"res_6_V_write_assign_cast_fu_232_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12844,"res_7_V_write_assign_cast_fu_254_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100 ");
    tracep->declBit(c+12845,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+12846,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12847,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12848,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12849,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12850,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12851,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12852,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12853,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12854,"tmp_1_fu_50_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12855,"tmp_fu_56_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12856,"res_0_V_write_assign_fu_60_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12857,"tmp_1_1_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12858,"tmp_7_fu_78_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12859,"res_1_V_write_assign_fu_82_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12860,"tmp_1_2_fu_94_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12861,"tmp_8_fu_100_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12862,"res_2_V_write_assign_fu_104_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12863,"tmp_1_3_fu_116_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+12864,"tmp_9_fu_122_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12865,"res_3_V_write_assign_fu_126_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12866,"res_0_V_write_assign_cast_fu_68_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12867,"res_1_V_write_assign_cast_fu_90_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12868,"res_2_V_write_assign_cast_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12869,"res_3_V_write_assign_cast_fu_134_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92 ");
    tracep->declBit(c+12870,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12871,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+12872,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12873,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12874,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12875,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12876,"ap_return",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12877,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12878,"tmp_5_reg_247",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12879,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12880,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12881,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12882,"tmp_5_1_reg_252",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12883,"tmp_5_2_reg_257",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12884,"tmp_5_3_reg_262",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12885,"r_V_6_2_fu_70_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12886,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12887,"r_V_6_fu_71_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12888,"r_V_6_3_fu_72_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12889,"r_V_6_1_fu_73_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12890,"r_V_6_fu_71_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12891,"r_V_6_1_fu_73_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12892,"r_V_6_2_fu_70_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12893,"r_V_6_3_fu_72_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12894,"tmp2_fu_231_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12895,"tmp1_fu_236_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12896,"tmp_fu_227_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12897,"res_V_write_assign_fu_241_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12898,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+12899,"ap_return_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12900,"w0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12901,"w1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12902,"w2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12903,"w3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12904,"b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12905,"node0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12906,"node1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12907,"node2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12908,"node3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 ");
    tracep->declBit(c+12909,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12910,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+12911,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBus(c+12913,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12914,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12915,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12916,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12917,"ap_return_4",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12918,"ap_return_5",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12919,"ap_return_6",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12920,"ap_return_7",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12921,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12922,"tmp_fu_1180_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12923,"tmp_reg_1562",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+12924,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12925,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12926,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12927,"tmp_3_reg_1568",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12928,"tmp_s_reg_1573",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12929,"tmp_33_0_2_reg_1578",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12930,"tmp_33_0_3_reg_1583",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12931,"tmp_33_0_4_reg_1588",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12932,"tmp_33_0_6_reg_1593",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12933,"tmp_33_0_7_reg_1598",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12934,"tmp_33_1_reg_1603",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12935,"tmp_33_1_1_reg_1608",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12936,"tmp_33_1_2_reg_1613",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12937,"tmp_33_1_3_reg_1618",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12938,"tmp_33_1_4_reg_1623",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12939,"tmp_36_reg_1628",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12940,"tmp_33_1_6_reg_1633",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12941,"tmp_29_reg_1638",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12942,"r_V_10_1_4_fu_98_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12943,"r_V_1_cast_fu_1289_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+12944,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12945,"r_V_10_1_1_fu_99_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12946,"r_V_10_0_3_fu_101_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12947,"r_V_cast3_fu_1184_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12948,"r_V_10_0_7_fu_102_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12949,"r_V_10_0_4_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12950,"r_V_10_0_1_fu_104_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12951,"r_V_10_0_6_fu_105_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12952,"r_V_10_1_3_fu_106_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12953,"r_V_10_0_2_fu_107_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12954,"r_V_10_1_fu_108_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12955,"r_V_10_1_2_fu_109_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12956,"r_V_s_fu_110_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12957,"r_V_10_1_6_fu_111_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12958,"r_V_10_1_7_fu_112_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12959,"r_V_10_1_5_fu_113_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12960,"r_V_s_fu_110_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12961,"r_V_10_0_1_fu_104_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12962,"r_V_10_0_2_fu_107_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12963,"r_V_10_0_3_fu_101_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12964,"r_V_10_0_4_fu_103_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12965,"r_V_10_0_6_fu_105_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12966,"r_V_10_0_7_fu_102_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12967,"tmp_2_fu_1269_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12968,"r_V_10_1_fu_108_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12969,"r_V_10_1_1_fu_99_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12970,"r_V_10_1_2_fu_109_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12971,"r_V_10_1_3_fu_106_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12972,"r_V_10_1_4_fu_98_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12973,"r_V_10_1_5_fu_113_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12974,"r_V_10_1_6_fu_111_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12975,"r_V_10_1_7_fu_112_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12976,"p_shl_fu_1382_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12977,"p_shl1_fu_1393_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12978,"p_shl_cast_fu_1389_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12979,"p_shl1_cast_fu_1400_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12980,"r_V_10_0_5_fu_1404_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+12981,"tmp2_fu_1426_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12982,"tmp_28_fu_1379_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12983,"tmp3_fu_1436_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12984,"tmp4_fu_1447_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12985,"tmp5_fu_1457_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12986,"tmp6_fu_1467_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12987,"tmp_32_cast_fu_1420_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12988,"tmp7_fu_1477_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12989,"tmp_33_0_5_fu_1410_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+12990,"tmp7_cast_fu_1483_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12991,"tmp8_fu_1493_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12992,"tmp_30_fu_1423_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12993,"tmp9_fu_1503_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12994,"res_0_V_write_assign_fu_1431_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12995,"acc_1_V_fu_1441_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12996,"acc_2_V_fu_1452_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12997,"acc_3_V_fu_1462_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12998,"acc_4_V_fu_1472_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+12999,"acc_5_V_fu_1487_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13000,"acc_6_V_fu_1498_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13001,"acc_7_V_fu_1509_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+13002,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13003,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13004,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13005,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13006,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13007,"ap_return_4_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13008,"ap_return_5_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13009,"ap_return_6_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13010,"ap_return_7_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13011,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13012,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13013,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13014,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13015,"w0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13016,"w0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13017,"w0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13018,"w0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13019,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13020,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13021,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13022,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13023,"w1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13024,"w1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13025,"w1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13026,"w1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13027,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13028,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13029,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13030,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13031,"b4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13032,"b5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13033,"b6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13034,"b7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13035,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13036,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13037,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13038,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13039,"node0_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13040,"node0_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13041,"node0_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13042,"node0_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13043,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13044,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13045,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13046,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13047,"node1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13048,"node1_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13049,"node1_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13050,"node1_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55 ");
    tracep->declBit(c+13051,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13052,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71477,"MS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13053,"data_0_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13054,"data_1_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13055,"data_2_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13056,"data_3_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13057,"data_4_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13058,"data_5_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13059,"data_6_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13060,"data_7_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13061,"ap_return_0",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13062,"ap_return_1",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13063,"ap_return_2",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13064,"ap_return_3",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+13065,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13066,"data_7_V_read11_reg_3987",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBit(c+13067,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13068,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13069,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13070,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13071,"data_6_V_read_2_reg_3995",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13072,"data_5_V_read_2_reg_4003",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13073,"data_4_V_read_2_reg_4009",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13074,"tmp_1_reg_4017",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13075,"tmp_17_0_1_reg_4022",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13076,"tmp_17_0_2_reg_4027",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13077,"tmp_4_reg_4032",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13078,"tmp_17_1_reg_4037",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13079,"tmp_7_reg_4042",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13080,"tmp_17_1_2_reg_4047",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13081,"tmp_17_1_3_reg_4052",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13082,"tmp_s_reg_4057",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13083,"tmp_17_2_1_reg_4062",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13084,"tmp_17_2_2_reg_4067",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13085,"tmp_17_2_3_reg_4072",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13086,"tmp_3_reg_4077",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13087,"tmp_17_3_1_reg_4082",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13088,"tmp_17_3_2_reg_4087",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13089,"tmp_17_3_3_reg_4092",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13090,"tmp_9_reg_4097",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13091,"tmp_17_4_1_reg_4102",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13092,"tmp_11_reg_4107",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13093,"tmp_13_reg_4112",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13094,"tmp_17_5_reg_4117",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13095,"tmp_17_5_1_reg_4122",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13096,"tmp_17_5_2_reg_4127",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13097,"tmp_15_reg_4132",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13098,"tmp_17_6_reg_4137",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13099,"tmp_18_reg_4142",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13100,"tmp_19_reg_4147",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13101,"tmp_21_reg_4152",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13102,"tmp_17_7_reg_4157",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13103,"tmp_24_reg_4162",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13104,"tmp_26_reg_4167",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13105,"tmp_fu_3769_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13106,"tmp_reg_4172",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13107,"tmp15_fu_3784_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13108,"tmp15_reg_4177",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13109,"tmp21_fu_3790_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13110,"tmp21_reg_4182",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13111,"tmp22_fu_3804_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13112,"tmp22_reg_4187",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13113,"tmp29_fu_3819_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13114,"tmp29_reg_4192",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13115,"r_V_8_3_fu_192_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+13116,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13117,"r_V_8_6_2_fu_193_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13118,"r_V_8_5_3_fu_194_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13119,"r_V_8_5_fu_195_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13120,"r_V_5_cast_fu_3557_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13121,"r_V_8_4_2_fu_196_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13122,"r_V_4_cast_fu_3476_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13123,"r_V_8_0_2_fu_197_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13124,"r_V_cast_fu_3225_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13125,"r_V_8_3_3_fu_198_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13126,"r_V_3_cast1_fu_3412_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13127,"r_V_8_6_3_fu_200_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13128,"r_V_6_cast2_fu_3607_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13129,"r_V_8_3_1_fu_202_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13130,"r_V_8_1_1_fu_203_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13131,"r_V_8_2_1_fu_204_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13132,"r_V_2_cast1_fu_3360_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13133,"r_V_8_7_fu_205_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13134,"r_V_8_5_2_fu_206_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13135,"r_V_8_4_3_fu_207_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13136,"r_V_8_5_1_fu_208_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13137,"r_V_8_1_2_fu_210_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13138,"r_V_1_cast_fu_3313_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13139,"r_V_8_6_fu_211_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13140,"r_V_8_2_2_fu_212_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13141,"r_V_8_2_fu_213_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13142,"r_V_8_3_2_fu_214_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13143,"r_V_8_0_1_fu_215_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13144,"r_V_8_4_1_fu_216_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13145,"r_V_8_2_3_fu_217_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13146,"r_V_8_7_2_fu_218_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13147,"r_V_7_cast_fu_3672_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13148,"r_V_8_1_3_fu_219_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13149,"r_V_8_fu_221_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13150,"r_V_8_7_3_fu_222_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13151,"r_V_8_1_fu_223_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13152,"r_V_cast_fu_3225_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13153,"r_V_8_fu_221_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13154,"r_V_8_0_1_fu_215_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13155,"r_V_8_0_2_fu_197_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13156,"r_V_neel_D4_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13157,"r_V_neel_D6_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13158,"r_V_neel_D7_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13159,"r_V_neel_D0_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13160,"r_V_8_0_3_fu_3292_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13161,"r_V_1_cast1_fu_3308_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13162,"r_V_1_cast_fu_3313_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13163,"r_V_8_1_fu_223_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13164,"r_V_8_1_1_fu_203_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13165,"r_V_8_1_2_fu_210_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13166,"r_V_8_1_3_fu_219_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13167,"r_V_2_cast1_fu_3360_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13168,"r_V_2_cast_fu_3367_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13169,"r_V_8_2_fu_213_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13170,"r_V_8_2_1_fu_204_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13171,"r_V_8_2_2_fu_212_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13172,"r_V_8_2_3_fu_217_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13173,"r_V_3_cast1_fu_3412_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13174,"r_V_3_cast_fu_3419_p0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13175,"r_V_8_3_fu_192_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13176,"r_V_8_3_1_fu_202_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13177,"r_V_8_3_2_fu_214_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13178,"r_V_8_3_3_fu_198_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13179,"r_V_8_4_fu_3507_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13180,"r_V_8_4_1_fu_216_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13181,"r_V_8_4_2_fu_196_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13182,"r_V_8_4_3_fu_207_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13183,"r_V_8_5_fu_195_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13184,"r_V_8_5_1_fu_208_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13185,"r_V_8_5_2_fu_206_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13186,"r_V_8_5_3_fu_194_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13187,"r_V_8_6_fu_211_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13188,"r_V_8_6_1_fu_3636_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13189,"r_V_8_6_2_fu_193_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13190,"r_V_8_6_3_fu_200_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13191,"r_V_8_7_fu_205_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13192,"r_V_8_7_1_fu_3719_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13193,"tmp_23_fu_3725_p4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13194,"r_V_8_7_2_fu_218_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13195,"r_V_8_7_3_fu_222_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+13196,"tmp_6_fu_3473_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13197,"tmp_2_fu_3470_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13198,"tmp9_fu_3759_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13199,"tmp10_fu_3763_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13200,"tmp_8_fu_3467_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13201,"tmp16_fu_3775_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13202,"tmp17_fu_3780_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13203,"tmp_25_cast_fu_3735_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13204,"tmp23_fu_3796_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13205,"tmp24_fu_3800_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13206,"tmp_5_fu_3464_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13207,"tmp30_fu_3810_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13208,"tmp31_fu_3815_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13209,"tmp_10_fu_3825_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13210,"tmp14_fu_3857_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13211,"tmp12_fu_3852_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13212,"tmp13_fu_3862_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13213,"tmp11_fu_3867_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13214,"tmp_19_cast_fu_3837_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13215,"tmp21_cast_fu_3882_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13216,"tmp20_fu_3885_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13217,"tmp19_fu_3878_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13218,"tmp20_cast_fu_3891_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13219,"tmp18_fu_3895_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13220,"tmp_12_fu_3828_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13221,"tmp_25_fu_3846_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13222,"tmp_20_fu_3840_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13223,"tmp28_fu_3911_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13224,"tmp26_fu_3906_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13225,"tmp27_fu_3917_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13226,"tmp25_fu_3923_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13227,"tmp_16_fu_3834_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13228,"tmp_14_fu_3831_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13229,"tmp_27_fu_3849_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13230,"tmp_22_fu_3843_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13231,"tmp35_fu_3940_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13232,"tmp33_fu_3934_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13233,"tmp34_fu_3946_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13234,"tmp32_fu_3952_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13235,"res_0_V_write_assign_fu_3873_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13236,"acc_1_V_fu_3901_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13237,"acc_2_V_fu_3929_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13238,"acc_3_V_fu_3958_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBit(c+13239,"ap_ce_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13240,"data_0_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13241,"data_1_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13242,"data_2_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13243,"data_3_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13244,"data_4_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13245,"data_5_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13246,"data_6_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13247,"data_7_V_read_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13248,"ap_return_0_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13249,"ap_return_1_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13250,"ap_return_2_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13251,"ap_return_3_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13252,"w0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13253,"w0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13254,"w0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13255,"w0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13256,"w1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13257,"w1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13258,"w1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13259,"w1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13260,"w2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13261,"w2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13262,"w2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13263,"w2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13264,"w3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13265,"w3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13266,"w3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13267,"w3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13268,"w4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13269,"w4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13270,"w4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13271,"w4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13272,"w5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13273,"w5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13274,"w5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13275,"w5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13276,"w6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13277,"w6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13278,"w6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13279,"w6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13280,"w7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13281,"w7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13282,"w7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13283,"w7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13284,"b0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13285,"b1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13286,"b2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13287,"b3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13288,"node0_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13289,"node0_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13290,"node0_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13291,"node0_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13292,"node1_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13293,"node1_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13294,"node1_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13295,"node1_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13296,"node2_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13297,"node2_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13298,"node2_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13299,"node2_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13300,"node3_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13301,"node3_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13302,"node3_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13303,"node3_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13304,"node4_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13305,"node4_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13306,"node4_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13307,"node4_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13308,"node5_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13309,"node5_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13310,"node5_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13311,"node5_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13312,"node6_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13313,"node6_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13314,"node6_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13315,"node6_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13316,"node7_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13317,"node7_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13318,"node7_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13319,"node7_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85 ");
    tracep->declBus(c+71476,"ap_ST_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71475,"DS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71472,"OS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13320,"ap_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13321,"ap_rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13322,"ap_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13323,"ap_done",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13324,"ap_idle",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13325,"ap_ready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13326,"ap_ce",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13327,"data_V_read",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
    tracep->declBus(c+13328,"ap_return",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+13329,"ap_CS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+13330,"ap_CS_fsm_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13331,"ap_enable_reg_pp0_iter0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13332,"ap_block_pp0_stage0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13333,"ap_enable_reg_pp0_iter1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13334,"ap_enable_reg_pp0_iter2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13335,"ap_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13336,"ap_block_state1_pp0_stage0_iter0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13337,"ap_block_state2_pp0_stage0_iter1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13338,"ap_block_state3_pp0_stage0_iter2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13339,"ap_block_pp0_stage0_11001",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13340,"sigmoid_table1_address0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+13341,"sigmoid_table1_ce0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13342,"sigmoid_table1_q0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+13343,"tmp_5_fu_175_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+13344,"tmp_5_reg_206",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+13345,"tmp_6_reg_211",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+13346,"ap_block_pp0_stage0_subdone",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+13347,"tmp_8_fu_201_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+13349,"tmp_fu_83_p4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+13350,"r_V_fu_75_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 27,0);
    tracep->declBus(c+13351,"tmp_1_fu_103_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+13352,"p_Result_2_fu_107_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+13353,"ret_V_cast_fu_93_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+13354,"tmp_3_fu_115_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+13355,"ret_V_fu_121_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+13356,"p_Result_s_fu_97_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+13357,"p_s_fu_127_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+13358,"p_2_fu_135_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+13359,"tmp_2_fu_143_p1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+13360,"index_fu_147_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 12,0);
    tracep->declBus(c+13361,"tmp_4_fu_159_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+13362,"index_cast_fu_153_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+13363,"p_1_fu_167_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+13364,"icmp_fu_189_p2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+13365,"index_1_fu_194_p3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+13366,"comp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 27,0);
    tracep->declBus(c+13367,"ap_NS_fsm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+13368,"ap_idle_pp0_0to1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13369,"ap_reset_idle_pp0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13370,"ap_enable_pp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("sigmoid_table1_U ");
    tracep->declBus(c+71470,"DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"AddressRange",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AddressWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13371,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13372,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13373,"address0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+13374,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13375,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->pushNamePrefix("sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U ");
    tracep->declBus(c+71470,"DWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"AWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71478,"MEM_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13376,"addr0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+13377,"ce0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13378,"q0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+13379,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("normalizer ");
    tracep->declBus(c+71458,"STATEDISC_IN_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71459,"STATEDISC_OUT_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13380,"stb_start",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+13381,"accumulated_input",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+13383,"normalized_output",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declBit(c+13385,"NN_startTrigger",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13386,"minimumI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13387,"minimumQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13388,"sumI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13389,"sumQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+13390,"normalizedI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+13392,"normalizedQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declBus(c+13394,"shiftI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declBus(c+13395,"shiftQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
    tracep->declQuad(c+13396,"multiI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+13398,"multiQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+13400,"delay1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13401,"delay2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13402,"delay3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13403,"delay4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13404,"delay5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13405,"delay6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13406,"delay7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13407,"delay8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13408,"startNN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13409,"sumI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13410,"sumQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+13411,"normalizedI_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+13413,"normalizedQ_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+13415,"multiI_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+13417,"multiQ_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+13419,"multiI_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+13421,"multiQ_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71464,"NDAC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71467,"DAC_AXIS_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13423,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 16; ++i) {
        tracep->declArray(c+13424+i*8,"sumcplxx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declArray(c+13552+i*8,"sumcplxy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declArray(c+13680+i*8,"daccplxx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declArray(c+13808+i*8,"daccplxy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET____0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET____0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71470,"NCHAN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71466,"ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71469,"DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13936,"clk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13937,"reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71479,"SELWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13938,"stb_start",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    for (int i = 0; i < 10; ++i) {
        tracep->declQuad(c+13939+i*2,"chan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);
    }
    tracep->declBit(c+13959,"trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13960,"delayaftertrigcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+13961,"delayaftertrig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+13962,"delayaftertrigcnt0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13963,"decimator",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+13964,"decimatorcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+13965,"decimator0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13966,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+13967,"nextaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declQuad(c+13968,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+13970,"datasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+13972,"we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13973,"chansel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+13974,"buffull",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    {
        const char* __VenumItemNames[]
        = {"IDLE", "WAITFORTRIG", "DELAYAFTERTRIG", 
                                "ADDRDECI", "WRITEBUF", 
                                "BUFFULL"};
        const char* __VenumItemValues[]
        = {"111", "101", "100", "1", "0", "10"};
        tracep->declDTypeEnum(2, "panzoomtrigif.__typeimpenum2", 6, 32, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+13975,"state",2, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->declBus(c+13976,"nextstate",2, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET____0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET____0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71470,"NCHAN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71466,"ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71469,"DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13977,"clk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13978,"reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71479,"SELWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13979,"stb_start",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    for (int i = 0; i < 10; ++i) {
        tracep->declQuad(c+13980+i*2,"chan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);
    }
    tracep->declBit(c+14000,"trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14001,"delayaftertrigcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14002,"delayaftertrig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+14003,"delayaftertrigcnt0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14004,"decimator",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+14005,"decimatorcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+14006,"decimator0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14007,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+14008,"nextaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declQuad(c+14009,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+14011,"datasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+14013,"we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14014,"chansel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+14015,"buffull",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14016,"state",2, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->declBus(c+14017,"nextstate",2, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__4__KET____0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__4__KET____0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71471,"NCHAN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71467,"DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14018,"clk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14019,"reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71444,"SELWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14020,"stb_start",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+14021+i*8,"chan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    tracep->declBit(c+14053,"trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14054,"delayaftertrigcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14055,"delayaftertrig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+14056,"delayaftertrigcnt0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14057,"decimator",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+14058,"decimatorcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+14059,"decimator0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14060,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+14061,"nextaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+14062,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declArray(c+14070,"datasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declBit(c+14078,"we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14079,"chansel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+14080,"buffull",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    {
        const char* __VenumItemNames[]
        = {"IDLE", "WAITFORTRIG", "DELAYAFTERTRIG", 
                                "ADDRDECI", "WRITEBUF", 
                                "BUFFULL"};
        const char* __VenumItemValues[]
        = {"111", "101", "100", "1", "0", "10"};
        tracep->declDTypeEnum(3, "panzoomtrigif.__typeimpenum2", 6, 32, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+14081,"state",3, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->declBus(c+14082,"nextstate",3, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__3__KET____0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__3__KET____0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71471,"NCHAN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71467,"DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14083,"clk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14084,"reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71444,"SELWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14085,"stb_start",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+14086+i*8,"chan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    tracep->declBit(c+14118,"trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14119,"delayaftertrigcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14120,"delayaftertrig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+14121,"delayaftertrigcnt0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14122,"decimator",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+14123,"decimatorcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+14124,"decimator0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14125,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+14126,"nextaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+14127,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declArray(c+14135,"datasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declBit(c+14143,"we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14144,"chansel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+14145,"buffull",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14146,"state",3, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->declBus(c+14147,"nextstate",3, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__2__KET____0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__2__KET____0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71471,"NCHAN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71467,"DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14148,"clk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14149,"reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71444,"SELWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14150,"stb_start",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+14151+i*8,"chan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    tracep->declBit(c+14183,"trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14184,"delayaftertrigcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14185,"delayaftertrig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+14186,"delayaftertrigcnt0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14187,"decimator",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+14188,"decimatorcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+14189,"decimator0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14190,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+14191,"nextaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+14192,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declArray(c+14200,"datasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declBit(c+14208,"we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14209,"chansel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+14210,"buffull",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14211,"state",3, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->declBus(c+14212,"nextstate",3, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__1__KET____0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__1__KET____0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71471,"NCHAN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71467,"DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14213,"clk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14214,"reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71444,"SELWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14215,"stb_start",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+14216+i*8,"chan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    tracep->declBit(c+14248,"trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14249,"delayaftertrigcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14250,"delayaftertrig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+14251,"delayaftertrigcnt0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14252,"decimator",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+14253,"decimatorcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+14254,"decimator0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14255,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+14256,"nextaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+14257,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declArray(c+14265,"datasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declBit(c+14273,"we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14274,"chansel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+14275,"buffull",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14276,"state",3, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->declBus(c+14277,"nextstate",3, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__0__KET____0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__0__KET____0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71471,"NCHAN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71467,"DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14278,"clk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14279,"reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71444,"SELWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14280,"stb_start",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+14281+i*8,"chan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 255,0);
    }
    tracep->declBit(c+14313,"trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14314,"delayaftertrigcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14315,"delayaftertrig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+14316,"delayaftertrigcnt0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14317,"decimator",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+14318,"decimatorcnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+14319,"decimator0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14320,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+14321,"nextaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+14322,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declArray(c+14330,"datasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declBit(c+14338,"we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14339,"chansel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+14340,"buffull",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14341,"state",3, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->declBus(c+14342,"nextstate",3, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+14343,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14344,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14345,"command",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+14349,"cmd_read_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14350,"state_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14351,"nextstate_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+14352,"stbend",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14353,"procdone_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14354,"nobusy_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14355,"procdone",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14356,"command_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+14360,"command_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+14364,"addr_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+14365,"noop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14366,"nobusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("dproc ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"DAC_SAMPLES_PER_CLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CMD_MEM_READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14367,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14368,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14369,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71442,"OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71482,"PULSE_CMD_I_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declArray(c+14370,"cmd_buf_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+14374,"cmd_buf_read_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14375,"alu_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14376,"reg_file_out0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14377,"reg_file_out1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14378,"alu_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14379,"alu_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14380,"qclk_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14381,"qclk_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+14382,"pulse_cmd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBit(c+14385,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14386,"phase_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14387,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14388,"freq_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14389,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14390,"env_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14391,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14392,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14393,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14394,"alu_opcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14395,"c_strobe_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14396,"qclk_trig_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14397,"alu_in0_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14398,"alu_in1_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14399,"reg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14400,"inst_ptr_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+14401,"inst_ptr_load_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14402,"qclk_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14403,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14404,"qclk_trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14405,"write_pulse_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14406,"instr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14407,"qclk_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14408,"qclk_reset_ctrl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14409,"inst_ptr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14410,"inst_ptr_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14411,"local_cmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+14415,"instr_ptr_load_val",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14416,"alu_cmd_data_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14417,"pulse_cmd_time",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14418,"reg_addr_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14419,"reg_addr_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14420,"reg_write_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+71483,"INSTR_PTR_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71484,"FPROC_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71485,"ALU_INPUT_SPACE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14421,"reset_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14422,"reset_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+14423,"dummy_resetsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ctu ");
    tracep->declBus(c+71444,"MEM_READ_CYCLES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14424,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14425,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14426,"opcode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+14427,"fproc_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14428,"sync_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14429,"qclk_trig_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14430,"alu_opcode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14431,"c_strobe_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14432,"qclk_trig_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14433,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14434,"alu_in0_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14435,"alu_in1_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14436,"reg_write_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14437,"instr_ptr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14438,"instr_ptr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14439,"instr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14440,"qclk_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14441,"qclk_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14442,"sync_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14443,"fproc_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14444,"write_pulse_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14445,"pulse_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14446,"state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+14447,"next_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+14448,"mem_wait_cycles",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+14449,"mem_wait_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71468,"MEM_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"DECODE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"ALU_PROC_STATE_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_PROC_STATE_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"FPROC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71486,"SYNC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71487,"QCLK_RST_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DONE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"INST_PTR_DEFAULT_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INST_PTR_SYNC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INST_PTR_FPROC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71489,"INST_PTR_PULSE_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71468,"CMD_BUFFER_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"ALU_IN0_CMD_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_IN0_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"ALU_IN1_QCLK_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"ALU_IN1_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"ALU_IN1_FPROC_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INSTR_PTR_LOAD_EN_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INSTR_PTR_LOAD_EN_TRUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71460,"INSTR_PTR_LOAD_EN_FALSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71490,"ALU_ID0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71491,"ALU_ID1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71492,"ALU_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71493,"ALU_SUB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71494,"ALU_EQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71495,"ALU_LE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71496,"ALU_GE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71497,"ALU_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71498,"REG_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71499,"JUMP_I",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71500,"JUMP_COND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71501,"ALU_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71502,"JUMP_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71503,"INC_QCLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71504,"SYNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71505,"PULSE_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71506,"PULSE_WRITE_TRIG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71507,"DONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71508,"PULSE_RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71509,"IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("instr ");
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14450,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14451,"enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14452,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14453,"load_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+14454,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14455,"ptr_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14456,"prev_val_inc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14457,"prev_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14458,"cur_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myalu ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14459,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14460,"ctrl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+14461,"in0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14462,"in1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14463,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14464,"id0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14465,"id1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14466,"add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14467,"sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14468,"eq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14469,"le",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14470,"ge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14471,"sub_oflow",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14472,"in0_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+14473,"in1_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+14474,"local_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myclk ");
    tracep->declBus(c+71458,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_ADD_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14475,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14476,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14477,"in_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14478,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14479,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14480,"value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pulsereg ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14481,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14482,"pulse_cmd_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBus(c+14485,"reg_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14486,"pulse_write_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14487,"cstrobe_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WORD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+14488,"phase",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+14489,"freq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+14490,"amp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14491,"env_word",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+14492,"cfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+14493,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71482,"PULSE_CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71510,"ENV_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71511,"ENV_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71512,"PHASE_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71513,"PHASE_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71514,"FREQ_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71515,"FREQ_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"AMP_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71479,"AMP_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CFG_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"CFG_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+14494,"env_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+14495,"env_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+14496,"phase_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+14497,"phase_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+14498,"freq_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+14499,"freq_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+14500,"amp_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14501,"amp_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14502,"cfg_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14503,"cfg_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+14504,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14505,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14506,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14507,"amp_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14508,"cfg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14509,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14510,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14511,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14512,"amp_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regs ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14513,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14514,"read_addr_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14515,"read_addr_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+14516,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14517,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14518,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14519,"reg_0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14520,"reg_1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+14521+i*1,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    tracep->popNamePrefix(2);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+14537,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14538,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14539,"command",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+14543,"cmd_read_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14544,"state_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14545,"nextstate_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+14546,"stbend",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14547,"procdone_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14548,"nobusy_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14549,"procdone",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14550,"command_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+14554,"command_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+14558,"addr_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+14559,"noop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14560,"nobusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("dproc ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"DAC_SAMPLES_PER_CLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CMD_MEM_READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14561,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14562,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14563,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71442,"OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71482,"PULSE_CMD_I_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declArray(c+14564,"cmd_buf_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+14568,"cmd_buf_read_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14569,"alu_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14570,"reg_file_out0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14571,"reg_file_out1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14572,"alu_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14573,"alu_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14574,"qclk_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14575,"qclk_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+14576,"pulse_cmd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBit(c+14579,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14580,"phase_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14581,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14582,"freq_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14583,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14584,"env_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14585,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14586,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14587,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14588,"alu_opcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14589,"c_strobe_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14590,"qclk_trig_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14591,"alu_in0_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14592,"alu_in1_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14593,"reg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14594,"inst_ptr_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+14595,"inst_ptr_load_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14596,"qclk_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14597,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14598,"qclk_trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14599,"write_pulse_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14600,"instr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14601,"qclk_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14602,"qclk_reset_ctrl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14603,"inst_ptr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14604,"inst_ptr_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14605,"local_cmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+14609,"instr_ptr_load_val",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14610,"alu_cmd_data_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14611,"pulse_cmd_time",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14612,"reg_addr_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14613,"reg_addr_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14614,"reg_write_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+71483,"INSTR_PTR_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71484,"FPROC_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71485,"ALU_INPUT_SPACE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14615,"reset_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14616,"reset_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+14617,"dummy_resetsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ctu ");
    tracep->declBus(c+71444,"MEM_READ_CYCLES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14618,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14619,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14620,"opcode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+14621,"fproc_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14622,"sync_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14623,"qclk_trig_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14624,"alu_opcode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14625,"c_strobe_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14626,"qclk_trig_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14627,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14628,"alu_in0_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14629,"alu_in1_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14630,"reg_write_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14631,"instr_ptr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14632,"instr_ptr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14633,"instr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14634,"qclk_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14635,"qclk_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14636,"sync_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14637,"fproc_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14638,"write_pulse_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14639,"pulse_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14640,"state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+14641,"next_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+14642,"mem_wait_cycles",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+14643,"mem_wait_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71468,"MEM_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"DECODE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"ALU_PROC_STATE_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_PROC_STATE_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"FPROC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71486,"SYNC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71487,"QCLK_RST_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DONE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"INST_PTR_DEFAULT_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INST_PTR_SYNC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INST_PTR_FPROC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71489,"INST_PTR_PULSE_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71468,"CMD_BUFFER_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"ALU_IN0_CMD_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_IN0_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"ALU_IN1_QCLK_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"ALU_IN1_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"ALU_IN1_FPROC_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INSTR_PTR_LOAD_EN_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INSTR_PTR_LOAD_EN_TRUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71460,"INSTR_PTR_LOAD_EN_FALSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71490,"ALU_ID0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71491,"ALU_ID1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71492,"ALU_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71493,"ALU_SUB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71494,"ALU_EQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71495,"ALU_LE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71496,"ALU_GE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71497,"ALU_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71498,"REG_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71499,"JUMP_I",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71500,"JUMP_COND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71501,"ALU_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71502,"JUMP_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71503,"INC_QCLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71504,"SYNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71505,"PULSE_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71506,"PULSE_WRITE_TRIG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71507,"DONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71508,"PULSE_RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71509,"IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("instr ");
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14644,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14645,"enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14646,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14647,"load_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+14648,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14649,"ptr_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14650,"prev_val_inc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14651,"prev_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14652,"cur_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myalu ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14653,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14654,"ctrl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+14655,"in0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14656,"in1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14657,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14658,"id0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14659,"id1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14660,"add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14661,"sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14662,"eq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14663,"le",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14664,"ge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14665,"sub_oflow",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14666,"in0_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+14667,"in1_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+14668,"local_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myclk ");
    tracep->declBus(c+71458,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_ADD_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14669,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14670,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14671,"in_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14672,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14673,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14674,"value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pulsereg ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14675,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14676,"pulse_cmd_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBus(c+14679,"reg_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14680,"pulse_write_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14681,"cstrobe_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WORD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+14682,"phase",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+14683,"freq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+14684,"amp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14685,"env_word",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+14686,"cfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+14687,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71482,"PULSE_CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71510,"ENV_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71511,"ENV_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71512,"PHASE_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71513,"PHASE_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71514,"FREQ_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71515,"FREQ_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"AMP_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71479,"AMP_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CFG_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"CFG_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+14688,"env_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+14689,"env_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+14690,"phase_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+14691,"phase_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+14692,"freq_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+14693,"freq_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+14694,"amp_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14695,"amp_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14696,"cfg_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14697,"cfg_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+14698,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14699,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14700,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14701,"amp_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14702,"cfg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14703,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14704,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14705,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14706,"amp_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regs ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14707,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14708,"read_addr_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14709,"read_addr_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+14710,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14711,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14712,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14713,"reg_0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14714,"reg_1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+14715+i*1,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    tracep->popNamePrefix(2);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+14731,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14732,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14733,"command",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+14737,"cmd_read_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14738,"state_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14739,"nextstate_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+14740,"stbend",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14741,"procdone_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14742,"nobusy_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14743,"procdone",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14744,"command_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+14748,"command_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+14752,"addr_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+14753,"noop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14754,"nobusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("dproc ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"DAC_SAMPLES_PER_CLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CMD_MEM_READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14755,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14756,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14757,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71442,"OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71482,"PULSE_CMD_I_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declArray(c+14758,"cmd_buf_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+14762,"cmd_buf_read_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14763,"alu_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14764,"reg_file_out0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14765,"reg_file_out1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14766,"alu_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14767,"alu_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14768,"qclk_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14769,"qclk_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+14770,"pulse_cmd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBit(c+14773,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14774,"phase_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14775,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14776,"freq_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14777,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14778,"env_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14779,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14780,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14781,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14782,"alu_opcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14783,"c_strobe_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14784,"qclk_trig_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14785,"alu_in0_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14786,"alu_in1_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14787,"reg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14788,"inst_ptr_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+14789,"inst_ptr_load_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14790,"qclk_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14791,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14792,"qclk_trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14793,"write_pulse_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14794,"instr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14795,"qclk_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14796,"qclk_reset_ctrl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14797,"inst_ptr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14798,"inst_ptr_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14799,"local_cmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+14803,"instr_ptr_load_val",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14804,"alu_cmd_data_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14805,"pulse_cmd_time",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14806,"reg_addr_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14807,"reg_addr_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14808,"reg_write_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+71483,"INSTR_PTR_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71484,"FPROC_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71485,"ALU_INPUT_SPACE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14809,"reset_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+14810,"reset_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+14811,"dummy_resetsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ctu ");
    tracep->declBus(c+71444,"MEM_READ_CYCLES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14812,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14813,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14814,"opcode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+14815,"fproc_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14816,"sync_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14817,"qclk_trig_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14818,"alu_opcode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14819,"c_strobe_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14820,"qclk_trig_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14821,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14822,"alu_in0_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14823,"alu_in1_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14824,"reg_write_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14825,"instr_ptr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14826,"instr_ptr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14827,"instr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14828,"qclk_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14829,"qclk_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14830,"sync_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14831,"fproc_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14832,"write_pulse_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14833,"pulse_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14834,"state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+14835,"next_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+14836,"mem_wait_cycles",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+14837,"mem_wait_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71468,"MEM_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"DECODE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"ALU_PROC_STATE_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_PROC_STATE_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"FPROC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71486,"SYNC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71487,"QCLK_RST_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DONE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"INST_PTR_DEFAULT_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INST_PTR_SYNC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INST_PTR_FPROC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71489,"INST_PTR_PULSE_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71468,"CMD_BUFFER_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"ALU_IN0_CMD_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_IN0_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"ALU_IN1_QCLK_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"ALU_IN1_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"ALU_IN1_FPROC_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INSTR_PTR_LOAD_EN_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INSTR_PTR_LOAD_EN_TRUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71460,"INSTR_PTR_LOAD_EN_FALSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71490,"ALU_ID0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71491,"ALU_ID1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71492,"ALU_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71493,"ALU_SUB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71494,"ALU_EQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71495,"ALU_LE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71496,"ALU_GE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71497,"ALU_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71498,"REG_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71499,"JUMP_I",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71500,"JUMP_COND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71501,"ALU_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71502,"JUMP_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71503,"INC_QCLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71504,"SYNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71505,"PULSE_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71506,"PULSE_WRITE_TRIG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71507,"DONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71508,"PULSE_RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71509,"IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("instr ");
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14838,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14839,"enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14840,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14841,"load_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+14842,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14843,"ptr_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14844,"prev_val_inc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14845,"prev_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14846,"cur_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myalu ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14847,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14848,"ctrl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+14849,"in0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14850,"in1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14851,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14852,"id0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14853,"id1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14854,"add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14855,"sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14856,"eq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14857,"le",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14858,"ge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14859,"sub_oflow",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14860,"in0_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+14861,"in1_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+14862,"local_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myclk ");
    tracep->declBus(c+71458,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_ADD_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14863,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14864,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14865,"in_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14866,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14867,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14868,"value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pulsereg ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14869,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14870,"pulse_cmd_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBus(c+14873,"reg_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14874,"pulse_write_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14875,"cstrobe_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WORD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+14876,"phase",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+14877,"freq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+14878,"amp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+14879,"env_word",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+14880,"cfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+14881,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71482,"PULSE_CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71510,"ENV_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71511,"ENV_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71512,"PHASE_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71513,"PHASE_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71514,"FREQ_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71515,"FREQ_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"AMP_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71479,"AMP_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CFG_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"CFG_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+14882,"env_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+14883,"env_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+14884,"phase_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+14885,"phase_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+14886,"freq_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+14887,"freq_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+14888,"amp_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14889,"amp_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14890,"cfg_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14891,"cfg_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+14892,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14893,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14894,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14895,"amp_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14896,"cfg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14897,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14898,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14899,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14900,"amp_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regs ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14901,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14902,"read_addr_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14903,"read_addr_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+14904,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14905,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14906,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14907,"reg_0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14908,"reg_1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+14909+i*1,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    tracep->popNamePrefix(2);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+14925,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14926,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14927,"command",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+14931,"cmd_read_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14932,"state_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+14933,"nextstate_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+14934,"stbend",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14935,"procdone_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14936,"nobusy_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14937,"procdone",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14938,"command_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+14942,"command_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+14946,"addr_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+14947,"noop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14948,"nobusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("dproc ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"DAC_SAMPLES_PER_CLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CMD_MEM_READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+14949,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14950,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14951,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71442,"OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71482,"PULSE_CMD_I_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declArray(c+14952,"cmd_buf_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+14956,"cmd_buf_read_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14957,"alu_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14958,"reg_file_out0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14959,"reg_file_out1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14960,"alu_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14961,"alu_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14962,"qclk_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14963,"qclk_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+14964,"pulse_cmd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBit(c+14967,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14968,"phase_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14969,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14970,"freq_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14971,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14972,"env_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14973,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14974,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14975,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14976,"alu_opcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14977,"c_strobe_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14978,"qclk_trig_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14979,"alu_in0_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14980,"alu_in1_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14981,"reg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+14982,"inst_ptr_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+14983,"inst_ptr_load_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+14984,"qclk_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14985,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14986,"qclk_trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+14987,"write_pulse_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14988,"instr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14989,"qclk_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14990,"qclk_reset_ctrl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14991,"inst_ptr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14992,"inst_ptr_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+14993,"local_cmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+14997,"instr_ptr_load_val",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+14998,"alu_cmd_data_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+14999,"pulse_cmd_time",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15000,"reg_addr_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15001,"reg_addr_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15002,"reg_write_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+71483,"INSTR_PTR_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71484,"FPROC_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71485,"ALU_INPUT_SPACE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15003,"reset_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+15004,"reset_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+15005,"dummy_resetsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ctu ");
    tracep->declBus(c+71444,"MEM_READ_CYCLES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15006,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15007,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15008,"opcode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+15009,"fproc_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15010,"sync_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15011,"qclk_trig_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15012,"alu_opcode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+15013,"c_strobe_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15014,"qclk_trig_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15015,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15016,"alu_in0_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15017,"alu_in1_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15018,"reg_write_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15019,"instr_ptr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15020,"instr_ptr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15021,"instr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15022,"qclk_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15023,"qclk_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15024,"sync_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15025,"fproc_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15026,"write_pulse_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15027,"pulse_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15028,"state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+15029,"next_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+15030,"mem_wait_cycles",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+15031,"mem_wait_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71468,"MEM_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"DECODE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"ALU_PROC_STATE_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_PROC_STATE_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"FPROC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71486,"SYNC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71487,"QCLK_RST_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DONE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"INST_PTR_DEFAULT_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INST_PTR_SYNC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INST_PTR_FPROC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71489,"INST_PTR_PULSE_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71468,"CMD_BUFFER_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"ALU_IN0_CMD_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_IN0_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"ALU_IN1_QCLK_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"ALU_IN1_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"ALU_IN1_FPROC_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INSTR_PTR_LOAD_EN_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INSTR_PTR_LOAD_EN_TRUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71460,"INSTR_PTR_LOAD_EN_FALSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71490,"ALU_ID0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71491,"ALU_ID1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71492,"ALU_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71493,"ALU_SUB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71494,"ALU_EQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71495,"ALU_LE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71496,"ALU_GE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71497,"ALU_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71498,"REG_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71499,"JUMP_I",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71500,"JUMP_COND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71501,"ALU_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71502,"JUMP_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71503,"INC_QCLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71504,"SYNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71505,"PULSE_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71506,"PULSE_WRITE_TRIG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71507,"DONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71508,"PULSE_RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71509,"IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("instr ");
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15032,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15033,"enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15034,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15035,"load_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+15036,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15037,"ptr_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15038,"prev_val_inc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15039,"prev_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15040,"cur_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myalu ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15041,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15042,"ctrl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+15043,"in0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15044,"in1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15045,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15046,"id0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15047,"id1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15048,"add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15049,"sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15050,"eq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15051,"le",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15052,"ge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15053,"sub_oflow",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15054,"in0_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+15055,"in1_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+15056,"local_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myclk ");
    tracep->declBus(c+71458,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_ADD_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15057,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15058,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15059,"in_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15060,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15061,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15062,"value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pulsereg ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15063,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15064,"pulse_cmd_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBus(c+15067,"reg_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15068,"pulse_write_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15069,"cstrobe_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WORD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15070,"phase",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+15071,"freq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+15072,"amp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15073,"env_word",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+15074,"cfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+15075,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71482,"PULSE_CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71510,"ENV_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71511,"ENV_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71512,"PHASE_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71513,"PHASE_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71514,"FREQ_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71515,"FREQ_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"AMP_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71479,"AMP_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CFG_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"CFG_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15076,"env_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+15077,"env_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+15078,"phase_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15079,"phase_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15080,"freq_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+15081,"freq_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+15082,"amp_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15083,"amp_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15084,"cfg_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15085,"cfg_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15086,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15087,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15088,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15089,"amp_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15090,"cfg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15091,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15092,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15093,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15094,"amp_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regs ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15095,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15096,"read_addr_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15097,"read_addr_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15098,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15099,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15100,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15101,"reg_0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15102,"reg_1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+15103+i*1,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    tracep->popNamePrefix(2);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+15119,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15120,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15121,"command",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+15125,"cmd_read_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15126,"state_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15127,"nextstate_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15128,"stbend",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15129,"procdone_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15130,"nobusy_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15131,"procdone",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15132,"command_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+15136,"command_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+15140,"addr_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+15141,"noop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15142,"nobusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("dproc ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"DAC_SAMPLES_PER_CLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CMD_MEM_READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15143,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15144,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15145,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71442,"OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71482,"PULSE_CMD_I_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declArray(c+15146,"cmd_buf_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+15150,"cmd_buf_read_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15151,"alu_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15152,"reg_file_out0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15153,"reg_file_out1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15154,"alu_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15155,"alu_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15156,"qclk_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15157,"qclk_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+15158,"pulse_cmd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBit(c+15161,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15162,"phase_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15163,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15164,"freq_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15165,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15166,"env_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15167,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15168,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15169,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15170,"alu_opcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+15171,"c_strobe_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15172,"qclk_trig_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15173,"alu_in0_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15174,"alu_in1_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15175,"reg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15176,"inst_ptr_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+15177,"inst_ptr_load_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15178,"qclk_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15179,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15180,"qclk_trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15181,"write_pulse_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15182,"instr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15183,"qclk_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15184,"qclk_reset_ctrl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15185,"inst_ptr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15186,"inst_ptr_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15187,"local_cmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+15191,"instr_ptr_load_val",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15192,"alu_cmd_data_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15193,"pulse_cmd_time",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15194,"reg_addr_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15195,"reg_addr_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15196,"reg_write_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+71483,"INSTR_PTR_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71484,"FPROC_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71485,"ALU_INPUT_SPACE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15197,"reset_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+15198,"reset_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+15199,"dummy_resetsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ctu ");
    tracep->declBus(c+71444,"MEM_READ_CYCLES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15200,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15201,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15202,"opcode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+15203,"fproc_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15204,"sync_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15205,"qclk_trig_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15206,"alu_opcode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+15207,"c_strobe_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15208,"qclk_trig_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15209,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15210,"alu_in0_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15211,"alu_in1_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15212,"reg_write_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15213,"instr_ptr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15214,"instr_ptr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15215,"instr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15216,"qclk_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15217,"qclk_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15218,"sync_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15219,"fproc_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15220,"write_pulse_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15221,"pulse_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15222,"state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+15223,"next_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+15224,"mem_wait_cycles",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+15225,"mem_wait_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71468,"MEM_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"DECODE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"ALU_PROC_STATE_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_PROC_STATE_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"FPROC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71486,"SYNC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71487,"QCLK_RST_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DONE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"INST_PTR_DEFAULT_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INST_PTR_SYNC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INST_PTR_FPROC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71489,"INST_PTR_PULSE_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71468,"CMD_BUFFER_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"ALU_IN0_CMD_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_IN0_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"ALU_IN1_QCLK_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"ALU_IN1_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"ALU_IN1_FPROC_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INSTR_PTR_LOAD_EN_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INSTR_PTR_LOAD_EN_TRUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71460,"INSTR_PTR_LOAD_EN_FALSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71490,"ALU_ID0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71491,"ALU_ID1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71492,"ALU_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71493,"ALU_SUB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71494,"ALU_EQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71495,"ALU_LE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71496,"ALU_GE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71497,"ALU_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71498,"REG_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71499,"JUMP_I",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71500,"JUMP_COND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71501,"ALU_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71502,"JUMP_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71503,"INC_QCLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71504,"SYNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71505,"PULSE_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71506,"PULSE_WRITE_TRIG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71507,"DONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71508,"PULSE_RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71509,"IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("instr ");
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15226,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15227,"enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15228,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15229,"load_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+15230,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15231,"ptr_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15232,"prev_val_inc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15233,"prev_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15234,"cur_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myalu ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15235,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15236,"ctrl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+15237,"in0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15238,"in1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15239,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15240,"id0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15241,"id1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15242,"add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15243,"sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15244,"eq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15245,"le",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15246,"ge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15247,"sub_oflow",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15248,"in0_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+15249,"in1_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+15250,"local_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myclk ");
    tracep->declBus(c+71458,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_ADD_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15251,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15252,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15253,"in_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15254,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15255,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15256,"value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pulsereg ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15257,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15258,"pulse_cmd_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBus(c+15261,"reg_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15262,"pulse_write_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15263,"cstrobe_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WORD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15264,"phase",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+15265,"freq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+15266,"amp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15267,"env_word",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+15268,"cfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+15269,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71482,"PULSE_CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71510,"ENV_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71511,"ENV_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71512,"PHASE_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71513,"PHASE_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71514,"FREQ_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71515,"FREQ_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"AMP_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71479,"AMP_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CFG_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"CFG_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15270,"env_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+15271,"env_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+15272,"phase_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15273,"phase_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15274,"freq_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+15275,"freq_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+15276,"amp_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15277,"amp_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15278,"cfg_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15279,"cfg_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15280,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15281,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15282,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15283,"amp_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15284,"cfg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15285,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15286,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15287,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15288,"amp_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regs ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15289,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15290,"read_addr_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15291,"read_addr_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15292,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15293,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15294,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15295,"reg_0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15296,"reg_1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+15297+i*1,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    tracep->popNamePrefix(2);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+15313,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15314,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15315,"command",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+15319,"cmd_read_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15320,"state_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15321,"nextstate_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15322,"stbend",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15323,"procdone_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15324,"nobusy_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15325,"procdone",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15326,"command_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+15330,"command_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+15334,"addr_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+15335,"noop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15336,"nobusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("dproc ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"DAC_SAMPLES_PER_CLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CMD_MEM_READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15337,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15338,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15339,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71442,"OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71482,"PULSE_CMD_I_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declArray(c+15340,"cmd_buf_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+15344,"cmd_buf_read_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15345,"alu_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15346,"reg_file_out0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15347,"reg_file_out1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15348,"alu_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15349,"alu_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15350,"qclk_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15351,"qclk_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+15352,"pulse_cmd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBit(c+15355,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15356,"phase_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15357,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15358,"freq_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15359,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15360,"env_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15361,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15362,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15363,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15364,"alu_opcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+15365,"c_strobe_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15366,"qclk_trig_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15367,"alu_in0_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15368,"alu_in1_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15369,"reg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15370,"inst_ptr_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+15371,"inst_ptr_load_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15372,"qclk_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15373,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15374,"qclk_trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15375,"write_pulse_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15376,"instr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15377,"qclk_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15378,"qclk_reset_ctrl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15379,"inst_ptr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15380,"inst_ptr_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15381,"local_cmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+15385,"instr_ptr_load_val",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15386,"alu_cmd_data_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15387,"pulse_cmd_time",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15388,"reg_addr_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15389,"reg_addr_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15390,"reg_write_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+71483,"INSTR_PTR_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71484,"FPROC_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71485,"ALU_INPUT_SPACE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15391,"reset_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+15392,"reset_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+15393,"dummy_resetsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ctu ");
    tracep->declBus(c+71444,"MEM_READ_CYCLES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15394,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15395,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15396,"opcode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+15397,"fproc_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15398,"sync_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15399,"qclk_trig_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15400,"alu_opcode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+15401,"c_strobe_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15402,"qclk_trig_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15403,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15404,"alu_in0_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15405,"alu_in1_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15406,"reg_write_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15407,"instr_ptr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15408,"instr_ptr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15409,"instr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15410,"qclk_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15411,"qclk_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15412,"sync_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15413,"fproc_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15414,"write_pulse_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15415,"pulse_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15416,"state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+15417,"next_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+15418,"mem_wait_cycles",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+15419,"mem_wait_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71468,"MEM_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"DECODE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"ALU_PROC_STATE_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_PROC_STATE_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"FPROC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71486,"SYNC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71487,"QCLK_RST_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DONE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"INST_PTR_DEFAULT_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INST_PTR_SYNC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INST_PTR_FPROC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71489,"INST_PTR_PULSE_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71468,"CMD_BUFFER_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"ALU_IN0_CMD_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_IN0_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"ALU_IN1_QCLK_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"ALU_IN1_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"ALU_IN1_FPROC_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INSTR_PTR_LOAD_EN_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INSTR_PTR_LOAD_EN_TRUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71460,"INSTR_PTR_LOAD_EN_FALSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71490,"ALU_ID0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71491,"ALU_ID1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71492,"ALU_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71493,"ALU_SUB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71494,"ALU_EQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71495,"ALU_LE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71496,"ALU_GE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71497,"ALU_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71498,"REG_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71499,"JUMP_I",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71500,"JUMP_COND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71501,"ALU_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71502,"JUMP_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71503,"INC_QCLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71504,"SYNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71505,"PULSE_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71506,"PULSE_WRITE_TRIG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71507,"DONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71508,"PULSE_RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71509,"IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("instr ");
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15420,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15421,"enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15422,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15423,"load_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+15424,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15425,"ptr_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15426,"prev_val_inc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15427,"prev_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15428,"cur_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myalu ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15429,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15430,"ctrl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+15431,"in0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15432,"in1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15433,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15434,"id0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15435,"id1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15436,"add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15437,"sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15438,"eq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15439,"le",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15440,"ge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15441,"sub_oflow",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15442,"in0_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+15443,"in1_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+15444,"local_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myclk ");
    tracep->declBus(c+71458,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_ADD_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15445,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15446,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15447,"in_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15448,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15449,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15450,"value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pulsereg ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15451,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15452,"pulse_cmd_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBus(c+15455,"reg_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15456,"pulse_write_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15457,"cstrobe_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WORD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15458,"phase",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+15459,"freq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+15460,"amp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15461,"env_word",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+15462,"cfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+15463,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71482,"PULSE_CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71510,"ENV_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71511,"ENV_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71512,"PHASE_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71513,"PHASE_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71514,"FREQ_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71515,"FREQ_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"AMP_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71479,"AMP_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CFG_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"CFG_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15464,"env_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+15465,"env_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+15466,"phase_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15467,"phase_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15468,"freq_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+15469,"freq_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+15470,"amp_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15471,"amp_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15472,"cfg_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15473,"cfg_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15474,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15475,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15476,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15477,"amp_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15478,"cfg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15479,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15480,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15481,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15482,"amp_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regs ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15483,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15484,"read_addr_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15485,"read_addr_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15486,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15487,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15488,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15489,"reg_0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15490,"reg_1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+15491+i*1,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    tracep->popNamePrefix(2);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+15507,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15508,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15509,"command",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+15513,"cmd_read_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15514,"state_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15515,"nextstate_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15516,"stbend",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15517,"procdone_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15518,"nobusy_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15519,"procdone",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15520,"command_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+15524,"command_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+15528,"addr_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+15529,"noop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15530,"nobusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("dproc ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"DAC_SAMPLES_PER_CLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CMD_MEM_READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15531,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15532,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15533,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71442,"OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71482,"PULSE_CMD_I_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declArray(c+15534,"cmd_buf_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+15538,"cmd_buf_read_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15539,"alu_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15540,"reg_file_out0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15541,"reg_file_out1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15542,"alu_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15543,"alu_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15544,"qclk_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15545,"qclk_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+15546,"pulse_cmd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBit(c+15549,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15550,"phase_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15551,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15552,"freq_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15553,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15554,"env_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15555,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15556,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15557,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15558,"alu_opcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+15559,"c_strobe_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15560,"qclk_trig_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15561,"alu_in0_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15562,"alu_in1_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15563,"reg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15564,"inst_ptr_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+15565,"inst_ptr_load_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15566,"qclk_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15567,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15568,"qclk_trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15569,"write_pulse_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15570,"instr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15571,"qclk_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15572,"qclk_reset_ctrl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15573,"inst_ptr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15574,"inst_ptr_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15575,"local_cmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+15579,"instr_ptr_load_val",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15580,"alu_cmd_data_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15581,"pulse_cmd_time",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15582,"reg_addr_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15583,"reg_addr_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15584,"reg_write_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+71483,"INSTR_PTR_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71484,"FPROC_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71485,"ALU_INPUT_SPACE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15585,"reset_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+15586,"reset_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+15587,"dummy_resetsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ctu ");
    tracep->declBus(c+71444,"MEM_READ_CYCLES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15588,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15589,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15590,"opcode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+15591,"fproc_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15592,"sync_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15593,"qclk_trig_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15594,"alu_opcode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+15595,"c_strobe_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15596,"qclk_trig_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15597,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15598,"alu_in0_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15599,"alu_in1_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15600,"reg_write_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15601,"instr_ptr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15602,"instr_ptr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15603,"instr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15604,"qclk_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15605,"qclk_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15606,"sync_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15607,"fproc_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15608,"write_pulse_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15609,"pulse_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15610,"state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+15611,"next_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+15612,"mem_wait_cycles",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+15613,"mem_wait_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71468,"MEM_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"DECODE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"ALU_PROC_STATE_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_PROC_STATE_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"FPROC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71486,"SYNC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71487,"QCLK_RST_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DONE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"INST_PTR_DEFAULT_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INST_PTR_SYNC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INST_PTR_FPROC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71489,"INST_PTR_PULSE_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71468,"CMD_BUFFER_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"ALU_IN0_CMD_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_IN0_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"ALU_IN1_QCLK_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"ALU_IN1_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"ALU_IN1_FPROC_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INSTR_PTR_LOAD_EN_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INSTR_PTR_LOAD_EN_TRUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71460,"INSTR_PTR_LOAD_EN_FALSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71490,"ALU_ID0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71491,"ALU_ID1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71492,"ALU_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71493,"ALU_SUB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71494,"ALU_EQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71495,"ALU_LE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71496,"ALU_GE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71497,"ALU_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71498,"REG_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71499,"JUMP_I",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71500,"JUMP_COND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71501,"ALU_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71502,"JUMP_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71503,"INC_QCLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71504,"SYNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71505,"PULSE_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71506,"PULSE_WRITE_TRIG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71507,"DONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71508,"PULSE_RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71509,"IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("instr ");
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15614,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15615,"enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15616,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15617,"load_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+15618,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15619,"ptr_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15620,"prev_val_inc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15621,"prev_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15622,"cur_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myalu ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15623,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15624,"ctrl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+15625,"in0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15626,"in1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15627,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15628,"id0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15629,"id1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15630,"add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15631,"sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15632,"eq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15633,"le",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15634,"ge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15635,"sub_oflow",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15636,"in0_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+15637,"in1_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+15638,"local_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myclk ");
    tracep->declBus(c+71458,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_ADD_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15639,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15640,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15641,"in_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15642,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15643,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15644,"value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pulsereg ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15645,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15646,"pulse_cmd_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBus(c+15649,"reg_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15650,"pulse_write_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15651,"cstrobe_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WORD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15652,"phase",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+15653,"freq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+15654,"amp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15655,"env_word",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+15656,"cfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+15657,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71482,"PULSE_CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71510,"ENV_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71511,"ENV_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71512,"PHASE_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71513,"PHASE_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71514,"FREQ_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71515,"FREQ_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"AMP_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71479,"AMP_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CFG_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"CFG_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15658,"env_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+15659,"env_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+15660,"phase_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15661,"phase_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15662,"freq_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+15663,"freq_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+15664,"amp_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15665,"amp_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15666,"cfg_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15667,"cfg_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15668,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15669,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15670,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15671,"amp_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15672,"cfg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15673,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15674,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15675,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15676,"amp_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regs ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15677,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15678,"read_addr_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15679,"read_addr_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15680,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15681,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15682,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15683,"reg_0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15684,"reg_1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+15685+i*1,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    tracep->popNamePrefix(2);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+15701,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15702,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15703,"command",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+15707,"cmd_read_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15708,"state_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15709,"nextstate_dbg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15710,"stbend",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15711,"procdone_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15712,"nobusy_mon",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15713,"procdone",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15714,"command_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+15718,"command_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+15722,"addr_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+15723,"noop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15724,"nobusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("dproc ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"CMD_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"REG_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71442,"SYNC_BARRIER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"DAC_SAMPLES_PER_CLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CMD_MEM_READ_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15725,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15726,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15727,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71442,"OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_OPCODE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71482,"PULSE_CMD_I_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declArray(c+15728,"cmd_buf_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+15732,"cmd_buf_read_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15733,"alu_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15734,"reg_file_out0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15735,"reg_file_out1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15736,"alu_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15737,"alu_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15738,"qclk_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15739,"qclk_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+15740,"pulse_cmd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBit(c+15743,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15744,"phase_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15745,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15746,"freq_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15747,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15748,"env_write_en_cmd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15749,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15750,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15751,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15752,"alu_opcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+15753,"c_strobe_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15754,"qclk_trig_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15755,"alu_in0_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15756,"alu_in1_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15757,"reg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15758,"inst_ptr_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+15759,"inst_ptr_load_en_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15760,"qclk_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15761,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15762,"qclk_trig",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+15763,"write_pulse_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15764,"instr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15765,"qclk_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15766,"qclk_reset_ctrl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15767,"inst_ptr_load_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15768,"inst_ptr_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15769,"local_cmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+15773,"instr_ptr_load_val",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15774,"alu_cmd_data_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15775,"pulse_cmd_time",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15776,"reg_addr_in0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15777,"reg_addr_in1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15778,"reg_write_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+71483,"INSTR_PTR_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71484,"FPROC_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71485,"ALU_INPUT_SPACE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15779,"reset_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+15780,"reset_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+15781,"dummy_resetsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ctu ");
    tracep->declBus(c+71444,"MEM_READ_CYCLES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15782,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15783,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15784,"opcode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+15785,"fproc_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15786,"sync_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15787,"qclk_trig_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15788,"alu_opcode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+15789,"c_strobe_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15790,"qclk_trig_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15791,"done_gate",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15792,"alu_in0_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15793,"alu_in1_sel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15794,"reg_write_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15795,"instr_ptr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15796,"instr_ptr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+15797,"instr_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15798,"qclk_load_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15799,"qclk_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15800,"sync_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15801,"fproc_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15802,"write_pulse_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15803,"pulse_reset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15804,"state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+15805,"next_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+15806,"mem_wait_cycles",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+15807,"mem_wait_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71468,"MEM_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"DECODE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71473,"ALU_PROC_STATE_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_PROC_STATE_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"FPROC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71486,"SYNC_WAIT_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71487,"QCLK_RST_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"DONE_STATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"INST_PTR_DEFAULT_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INST_PTR_SYNC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INST_PTR_FPROC_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71489,"INST_PTR_PULSE_EN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71468,"CMD_BUFFER_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_REGWRITE_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"ALU_IN0_CMD_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"ALU_IN0_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71460,"ALU_IN1_QCLK_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"ALU_IN1_REG_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"ALU_IN1_FPROC_SEL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71488,"INSTR_PTR_LOAD_EN_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71461,"INSTR_PTR_LOAD_EN_TRUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71460,"INSTR_PTR_LOAD_EN_FALSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
    tracep->declBus(c+71490,"ALU_ID0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71491,"ALU_ID1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71492,"ALU_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71493,"ALU_SUB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71494,"ALU_EQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71495,"ALU_LE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71496,"ALU_GE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71497,"ALU_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+71498,"REG_ALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71499,"JUMP_I",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71500,"JUMP_COND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71501,"ALU_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71502,"JUMP_FPROC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71503,"INC_QCLK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71504,"SYNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71505,"PULSE_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71506,"PULSE_WRITE_TRIG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71507,"DONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71508,"PULSE_RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+71509,"IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("instr ");
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15808,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15809,"enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15810,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15811,"load_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+15812,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15813,"ptr_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15814,"prev_val_inc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15815,"prev_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15816,"cur_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myalu ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15817,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15818,"ctrl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+15819,"in0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15820,"in1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15821,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15822,"id0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15823,"id1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15824,"add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15825,"sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15826,"eq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15827,"le",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15828,"ge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15829,"sub_oflow",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15830,"in0_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+15831,"in1_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+15832,"local_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("myclk ");
    tracep->declBus(c+71458,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"ALU_ADD_LATENCY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15833,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15834,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15835,"in_val",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15836,"load_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15837,"out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15838,"value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pulsereg ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15839,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+15840,"pulse_cmd_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 78,0);
    tracep->declBus(c+15843,"reg_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15844,"pulse_write_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15845,"cstrobe_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+71480,"ENV_WORD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"AMP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"PHASE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"CFG_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15846,"phase",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+15847,"freq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+15848,"amp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15849,"env_word",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+15850,"cfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+15851,"cstrobe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+71482,"PULSE_CMD_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71510,"ENV_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71511,"ENV_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71512,"PHASE_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71513,"PHASE_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71514,"FREQ_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71515,"FREQ_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"AMP_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71479,"AMP_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"CFG_INPUT_MSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71468,"CFG_INPUT_LSB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15852,"env_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+15853,"env_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+15854,"phase_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15855,"phase_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15856,"freq_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+15857,"freq_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+15858,"amp_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15859,"amp_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15860,"cfg_i_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15861,"cfg_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15862,"env_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15863,"phase_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15864,"freq_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15865,"amp_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15866,"cfg_write_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15867,"env_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15868,"phase_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15869,"freq_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15870,"amp_write_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regs ");
    tracep->declBus(c+71458,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15871,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15872,"read_addr_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15873,"read_addr_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+15874,"write_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15875,"write_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15876,"write_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15877,"reg_0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15878,"reg_1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+15879+i*1,"data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    tracep->popNamePrefix(2);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdloelemconn__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdloelemconn__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15895,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+15896,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+15897,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+15898,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+15902,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+15903,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+15904,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+15906,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+15907,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+15908,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+15909,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+15910,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+15911,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+15915,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+15919,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+15923,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+15924,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+15925,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+15926,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+15927,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+15931,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBit(c+15935,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("ammod ");
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+15936,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15937,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15938,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declArray(c+15939,"freqcossinp32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+15943,"envxy32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+15947,"pini",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15948,"ampx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+15949,"multix16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+15951,"multiy16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+15953,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+15954+i*1,"cosp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+15958+i*1,"sinp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+15962,"freq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+15963,"freq32",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+15964+i*1,"envx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+15968+i*1,"envy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+15972+i*1,"multix",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+15976+i*1,"multiy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declQuad(c+15980,"multix16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+15982,"multiy16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declArray(c+15984,"freqcossinp32x16_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+15988,"phasetime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+15989,"gphtime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15990,"ampx_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15991,"ampx_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15992,"pini_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+15993,"phaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+15994,"gphaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+15995,"cos_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15996,"sin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+15997,"cos",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+15998,"sin",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+15999,"gcordic",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+16000,"gmulti",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+16001,"gateout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ampxdelay ");
    tracep->declBus(c+71464,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16002,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+16003,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16004,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16005,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+16006,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+16007,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("cordicg ");
    tracep->declBus(c+71517,"OPIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"NSTAGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NORMALIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"ZWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"BUFIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"GW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16012,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16013,"xin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16014,"yin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16015,"phasein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+16016,"xout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16017,"yout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16018,"phaseout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16019,"error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16020,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+16021,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declArray(c+71518,"PHASE_CONST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1055,0);
    tracep->declBus(c+16022,"xout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16023,"yout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16024,"phaseout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+16025,"errorr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+16026,"xin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16027,"yin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16028,"phasein_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71475,"WIDTHP1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16029,"shiftpi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+16030+i*1,"plusall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+16047+i*1,"op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+16064+i*1,"pluscheck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+16081+i*1,"pluscheck0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+16098+i*1,"x",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+16115+i*1,"y",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+16132+i*1,"z",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+16149+i*1,"xshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+16166+i*1,"yshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+16183+i*1,"zshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    tracep->declBus(c+16200,"xg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+16201,"yg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+16202,"zg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+16203,"xsum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16204,"xsum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16205,"xsum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16206,"xsum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16207,"xsum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16208,"ysum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16209,"ysum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16210,"ysum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16211,"ysum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16212,"ysum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16213,"zg0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16214,"zg1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16215,"xout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16216,"yout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16217,"phaseout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71445,"BUFINDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NORMALIZEDDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->declBus(c+16218,"xin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16219,"yin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16220,"phasein_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk5 ");
    tracep->declBit(c+16221,"xdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+16222,"ydummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+16223,"zdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("reg_delay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16224,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+16225,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16226,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+16227,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+16228,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+16229,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("stage[0] ");
    tracep->declBus(c+16230,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16231,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16232,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16233,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16234,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16235,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16236,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16237,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16238,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16239,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16240,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[10] ");
    tracep->declBus(c+16241,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16242,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16243,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16244,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16245,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16246,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16247,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16248,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16249,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16250,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16251,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[11] ");
    tracep->declBus(c+16252,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16253,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16254,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16255,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16256,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16257,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16258,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16259,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16260,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16261,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16262,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[12] ");
    tracep->declBus(c+16263,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16264,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16265,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16266,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16267,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16268,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16269,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16270,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16271,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16272,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16273,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[13] ");
    tracep->declBus(c+16274,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16275,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16276,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16277,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16278,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16279,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16280,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16281,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16282,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16283,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16284,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[14] ");
    tracep->declBus(c+16285,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16286,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16287,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16288,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16289,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16290,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16291,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16292,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16293,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16294,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16295,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[15] ");
    tracep->declBus(c+16296,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16297,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16298,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16299,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16300,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16301,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16302,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16303,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16304,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16305,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16306,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[1] ");
    tracep->declBus(c+16307,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16308,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16309,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16310,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16311,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16312,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16313,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16314,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16315,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16316,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16317,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[2] ");
    tracep->declBus(c+16318,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16319,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16320,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16321,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16322,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16323,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16324,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16325,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16326,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16327,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16328,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[3] ");
    tracep->declBus(c+16329,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16330,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16331,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16332,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16333,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16334,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16335,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16336,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16337,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16338,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16339,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[4] ");
    tracep->declBus(c+16340,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16341,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16342,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16343,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16344,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16345,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16346,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16347,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16348,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16349,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16350,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[5] ");
    tracep->declBus(c+16351,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16352,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16353,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16354,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16355,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16356,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16357,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16358,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16359,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16360,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16361,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[6] ");
    tracep->declBus(c+16362,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16363,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16364,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16365,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16366,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16367,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16368,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16369,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16370,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16371,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16372,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[7] ");
    tracep->declBus(c+16373,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16374,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16375,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16376,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16377,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16378,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16379,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16380,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16381,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16382,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16383,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[8] ");
    tracep->declBus(c+16384,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16385,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16386,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16387,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16388,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16389,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16390,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16391,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16392,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16393,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16394,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[9] ");
    tracep->declBus(c+16395,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16396,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16397,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16398,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16399,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16400,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16401,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16402,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16403,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16404,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16405,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("freqcossinpdelay ");
    tracep->declBus(c+71481,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71551,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16406,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+16407,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+16408,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+16412,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+16416,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+16417,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3327,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->declQuad(c+16521,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16523,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16525,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16527,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16529,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16530,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16531,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16532,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16533,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16534,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16535,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16536,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16537,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+16538,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16540,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16542,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16543,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16544,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16545,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16546,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16547,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16548,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16549,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16550,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16551,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16552,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16553,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16554,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16555,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16556,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16557,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16558,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+16559,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16561,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16563,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16565,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16567,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16569,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16571,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16573,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16575,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16576,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16577,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16578,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16579,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+16580,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16582,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16584,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16585,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16586,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16587,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16588,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16589,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16590,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16591,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16592,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16593,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16594,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16595,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16596,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16597,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16598,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16599,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16600,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+16601,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16603,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16605,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16607,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16609,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16611,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16613,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16615,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->declQuad(c+16617,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16619,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16621,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16623,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16625,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16626,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16627,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16628,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16629,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16630,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16631,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16632,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16633,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+16634,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16636,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16638,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16639,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16640,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16641,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16642,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16643,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16644,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16645,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16646,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16647,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16648,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16649,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16650,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16651,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16652,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16653,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16654,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+16655,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16657,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16659,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16661,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16663,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16665,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16667,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16669,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16671,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16672,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16673,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16674,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16675,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+16676,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16678,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16680,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16681,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16682,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16683,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16684,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16685,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16686,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16687,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16688,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16689,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16690,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16691,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16692,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16693,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16694,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16695,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16696,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+16697,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16699,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16701,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16703,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16705,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16707,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16709,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16711,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[2] ");
    tracep->declQuad(c+16713,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16715,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16717,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16719,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16721,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16722,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16723,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16724,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16725,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16726,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16727,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16728,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16729,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+16730,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16732,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16734,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16735,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16736,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16737,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16738,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16739,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16740,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16741,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16742,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16743,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16744,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16745,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16746,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16747,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16748,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16749,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16750,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+16751,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16753,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16755,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16757,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16759,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16761,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16763,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16765,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16767,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16768,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16769,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16770,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16771,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+16772,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16774,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16776,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16777,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16778,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16779,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16780,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16781,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16782,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16783,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16784,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16785,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16786,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16787,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16788,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16789,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16790,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16791,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16792,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+16793,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16795,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16797,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16799,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16801,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16803,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16805,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16807,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[3] ");
    tracep->declQuad(c+16809,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16811,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16813,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16815,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16817,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16818,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16819,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16820,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16821,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16822,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16823,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16824,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16825,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+16826,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16828,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16830,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16831,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16832,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16833,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16834,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16835,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16836,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16837,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16838,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16839,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16840,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16841,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16842,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16843,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16844,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16845,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16846,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+16847,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16849,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16851,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16853,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16855,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16857,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16859,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16861,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16863,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16864,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16865,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16866,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+16867,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+16868,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+16870,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+16872,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16873,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16874,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16875,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16876,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16877,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16878,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16879,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16880,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16881,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16882,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16883,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16884,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16885,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+16886,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16887,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+16888,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+16889,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16891,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16893,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16895,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16897,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16899,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16901,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+16903,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("multidelay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71552,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16905,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+16906,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16907,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+16908,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+16909,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+16910,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("phtime ");
    tracep->declBit(c+16911,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16912,"freq",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+16913,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+16914,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16915,"phasetime",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+16916,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16917,"freq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+16918,"tcnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declQuad(c+16919,"phasetime_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 53,0);
    tracep->declBus(c+16921,"phasetime_r0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+16922,"phasetime_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+16923,"phasetime_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+16924,"phasetime_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+16925,"gatesr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pinidelay ");
    tracep->declBus(c+71475,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16926,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+16927,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16928,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+16929,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+16930,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+16931,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 169,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16937,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+16938,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16939,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+16940,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+16941,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+16942,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdloelemconn__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdloelemconn__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+16954,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+16955,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16956,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+16957,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+16961,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+16962,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+16963,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+16965,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+16966,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+16967,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+16968,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+16969,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+16970,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+16974,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+16978,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+16982,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+16983,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+16984,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+16985,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+16986,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+16990,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBit(c+16994,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("ammod ");
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16995,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+16996,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16997,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declArray(c+16998,"freqcossinp32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+17002,"envxy32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+17006,"pini",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+17007,"ampx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+17008,"multix16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+17010,"multiy16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+17012,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+17013+i*1,"cosp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+17017+i*1,"sinp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+17021,"freq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+17022,"freq32",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+17023+i*1,"envx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+17027+i*1,"envy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+17031+i*1,"multix",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+17035+i*1,"multiy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declQuad(c+17039,"multix16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+17041,"multiy16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declArray(c+17043,"freqcossinp32x16_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+17047,"phasetime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+17048,"gphtime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17049,"ampx_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17050,"ampx_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17051,"pini_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+17052,"phaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+17053,"gphaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+17054,"cos_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17055,"sin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17056,"cos",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17057,"sin",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+17058,"gcordic",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+17059,"gmulti",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+17060,"gateout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ampxdelay ");
    tracep->declBus(c+71464,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17061,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+17062,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17063,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17064,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+17065,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+17066,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("cordicg ");
    tracep->declBus(c+71517,"OPIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"NSTAGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NORMALIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"ZWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"BUFIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"GW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17071,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17072,"xin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17073,"yin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17074,"phasein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+17075,"xout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17076,"yout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17077,"phaseout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17078,"error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17079,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+17080,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declArray(c+71518,"PHASE_CONST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1055,0);
    tracep->declBus(c+17081,"xout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17082,"yout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17083,"phaseout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+17084,"errorr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+17085,"xin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17086,"yin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17087,"phasein_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71475,"WIDTHP1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17088,"shiftpi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+17089+i*1,"plusall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+17106+i*1,"op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+17123+i*1,"pluscheck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+17140+i*1,"pluscheck0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+17157+i*1,"x",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+17174+i*1,"y",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+17191+i*1,"z",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+17208+i*1,"xshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+17225+i*1,"yshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+17242+i*1,"zshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    tracep->declBus(c+17259,"xg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+17260,"yg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+17261,"zg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+17262,"xsum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17263,"xsum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17264,"xsum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17265,"xsum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17266,"xsum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17267,"ysum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17268,"ysum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17269,"ysum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17270,"ysum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17271,"ysum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17272,"zg0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17273,"zg1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17274,"xout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17275,"yout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17276,"phaseout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71445,"BUFINDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NORMALIZEDDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->declBus(c+17277,"xin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17278,"yin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17279,"phasein_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk5 ");
    tracep->declBit(c+17280,"xdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+17281,"ydummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+17282,"zdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("reg_delay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17283,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+17284,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17285,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+17286,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+17287,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+17288,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("stage[0] ");
    tracep->declBus(c+17289,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17290,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17291,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17292,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17293,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17294,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17295,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17296,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17297,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17298,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17299,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[10] ");
    tracep->declBus(c+17300,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17301,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17302,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17303,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17304,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17305,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17306,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17307,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17308,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17309,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17310,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[11] ");
    tracep->declBus(c+17311,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17312,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17313,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17314,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17315,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17316,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17317,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17318,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17319,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17320,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17321,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[12] ");
    tracep->declBus(c+17322,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17323,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17324,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17325,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17326,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17327,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17328,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17329,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17330,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17331,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17332,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[13] ");
    tracep->declBus(c+17333,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17334,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17335,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17336,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17337,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17338,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17339,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17340,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17341,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17342,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17343,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[14] ");
    tracep->declBus(c+17344,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17345,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17346,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17347,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17348,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17349,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17350,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17351,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17352,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17353,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17354,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[15] ");
    tracep->declBus(c+17355,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17356,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17357,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17358,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17359,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17360,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17361,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17362,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17363,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17364,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17365,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[1] ");
    tracep->declBus(c+17366,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17367,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17368,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17369,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17370,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17371,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17372,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17373,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17374,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17375,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17376,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[2] ");
    tracep->declBus(c+17377,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17378,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17379,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17380,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17381,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17382,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17383,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17384,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17385,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17386,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17387,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[3] ");
    tracep->declBus(c+17388,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17389,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17390,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17391,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17392,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17393,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17394,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17395,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17396,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17397,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17398,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[4] ");
    tracep->declBus(c+17399,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17400,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17401,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17402,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17403,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17404,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17405,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17406,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17407,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17408,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17409,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[5] ");
    tracep->declBus(c+17410,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17411,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17412,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17413,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17414,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17415,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17416,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17417,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17418,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17419,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17420,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[6] ");
    tracep->declBus(c+17421,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17422,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17423,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17424,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17425,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17426,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17427,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17428,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17429,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17430,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17431,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[7] ");
    tracep->declBus(c+17432,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17433,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17434,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17435,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17436,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17437,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17438,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17439,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17440,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17441,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17442,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[8] ");
    tracep->declBus(c+17443,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17444,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17445,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17446,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17447,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17448,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17449,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17450,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17451,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17452,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17453,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[9] ");
    tracep->declBus(c+17454,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17455,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17456,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17457,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17458,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17459,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17460,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17461,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17462,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17463,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17464,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("freqcossinpdelay ");
    tracep->declBus(c+71481,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71551,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17465,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+17466,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+17467,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+17471,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+17475,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+17476,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3327,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->declQuad(c+17580,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17582,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17584,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17586,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17588,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17589,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17590,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17591,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17592,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17593,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17594,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17595,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17596,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+17597,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17599,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17601,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17602,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17603,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17604,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17605,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17606,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17607,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17608,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17609,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17610,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17611,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17612,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17613,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17614,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17615,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17616,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17617,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+17618,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17620,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17622,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17624,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17626,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17628,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17630,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17632,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17634,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17635,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17636,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17637,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17638,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+17639,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17641,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17643,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17644,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17645,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17646,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17647,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17648,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17649,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17650,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17651,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17652,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17653,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17654,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17655,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17656,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17657,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17658,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17659,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+17660,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17662,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17664,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17666,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17668,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17670,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17672,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17674,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->declQuad(c+17676,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17678,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17680,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17682,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17684,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17685,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17686,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17687,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17688,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17689,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17690,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17691,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17692,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+17693,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17695,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17697,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17698,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17699,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17700,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17701,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17702,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17703,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17704,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17705,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17706,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17707,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17708,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17709,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17710,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17711,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17712,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17713,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+17714,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17716,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17718,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17720,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17722,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17724,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17726,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17728,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17730,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17731,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17732,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17733,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17734,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+17735,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17737,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17739,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17740,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17741,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17742,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17743,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17744,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17745,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17746,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17747,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17748,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17749,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17750,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17751,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17752,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17753,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17754,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17755,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+17756,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17758,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17760,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17762,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17764,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17766,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17768,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17770,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[2] ");
    tracep->declQuad(c+17772,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17774,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17776,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17778,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17780,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17781,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17782,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17783,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17784,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17785,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17786,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17787,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17788,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+17789,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17791,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17793,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17794,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17795,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17796,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17797,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17798,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17799,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17800,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17801,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17802,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17803,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17804,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17805,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17806,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17807,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17808,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17809,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+17810,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17812,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17814,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17816,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17818,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17820,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17822,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17824,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17826,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17827,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17828,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17829,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17830,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+17831,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17833,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17835,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17836,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17837,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17838,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17839,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17840,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17841,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17842,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17843,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17844,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17845,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17846,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17847,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17848,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17849,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17850,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17851,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+17852,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17854,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17856,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17858,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17860,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17862,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17864,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17866,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[3] ");
    tracep->declQuad(c+17868,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17870,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17872,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17874,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17876,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17877,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17878,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17879,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17880,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17881,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17882,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17883,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17884,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+17885,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17887,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17889,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17890,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17891,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17892,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17893,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17894,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17895,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17896,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17897,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17898,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17899,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17900,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17901,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17902,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17903,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17904,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17905,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+17906,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17908,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17910,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17912,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17914,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17916,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17918,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17920,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17922,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17923,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17924,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17925,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+17926,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+17927,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+17929,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+17931,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17932,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17933,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17934,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17935,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17936,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17937,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17938,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17939,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17940,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17941,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17942,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17943,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17944,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+17945,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17946,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+17947,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+17948,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17950,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17952,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17954,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17956,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17958,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17960,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+17962,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("multidelay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71552,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17964,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+17965,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17966,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+17967,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+17968,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+17969,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("phtime ");
    tracep->declBit(c+17970,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17971,"freq",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+17972,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+17973,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17974,"phasetime",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+17975,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17976,"freq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+17977,"tcnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declQuad(c+17978,"phasetime_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 53,0);
    tracep->declBus(c+17980,"phasetime_r0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+17981,"phasetime_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+17982,"phasetime_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+17983,"phasetime_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+17984,"gatesr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pinidelay ");
    tracep->declBus(c+71475,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17985,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+17986,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17987,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+17988,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+17989,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+17990,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 169,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+17996,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+17997,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+17998,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+17999,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+18000,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+18001,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdloelemconn__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdloelemconn__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+18013,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+18014,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+18015,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+18016,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+18020,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+18021,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+18022,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+18024,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+18025,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+18026,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+18027,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+18028,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+18029,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+18033,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+18037,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+18041,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+18042,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+18043,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+18044,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+18045,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+18049,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBit(c+18053,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("ammod ");
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18054,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+18055,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18056,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declArray(c+18057,"freqcossinp32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+18061,"envxy32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+18065,"pini",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+18066,"ampx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+18067,"multix16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+18069,"multiy16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+18071,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+18072+i*1,"cosp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+18076+i*1,"sinp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+18080,"freq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+18081,"freq32",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+18082+i*1,"envx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+18086+i*1,"envy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+18090+i*1,"multix",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+18094+i*1,"multiy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declQuad(c+18098,"multix16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+18100,"multiy16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declArray(c+18102,"freqcossinp32x16_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+18106,"phasetime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+18107,"gphtime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18108,"ampx_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18109,"ampx_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18110,"pini_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+18111,"phaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+18112,"gphaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+18113,"cos_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18114,"sin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18115,"cos",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18116,"sin",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+18117,"gcordic",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+18118,"gmulti",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+18119,"gateout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ampxdelay ");
    tracep->declBus(c+71464,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18120,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+18121,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18122,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18123,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+18124,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+18125,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("cordicg ");
    tracep->declBus(c+71517,"OPIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"NSTAGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NORMALIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"ZWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"BUFIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"GW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18130,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18131,"xin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18132,"yin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18133,"phasein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+18134,"xout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18135,"yout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18136,"phaseout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18137,"error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18138,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+18139,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declArray(c+71518,"PHASE_CONST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1055,0);
    tracep->declBus(c+18140,"xout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18141,"yout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18142,"phaseout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+18143,"errorr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+18144,"xin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18145,"yin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18146,"phasein_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71475,"WIDTHP1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18147,"shiftpi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+18148+i*1,"plusall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+18165+i*1,"op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+18182+i*1,"pluscheck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+18199+i*1,"pluscheck0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+18216+i*1,"x",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+18233+i*1,"y",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+18250+i*1,"z",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+18267+i*1,"xshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+18284+i*1,"yshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+18301+i*1,"zshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    tracep->declBus(c+18318,"xg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+18319,"yg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+18320,"zg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+18321,"xsum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18322,"xsum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18323,"xsum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18324,"xsum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18325,"xsum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18326,"ysum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18327,"ysum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18328,"ysum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18329,"ysum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18330,"ysum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18331,"zg0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18332,"zg1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18333,"xout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18334,"yout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18335,"phaseout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71445,"BUFINDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NORMALIZEDDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->declBus(c+18336,"xin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18337,"yin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18338,"phasein_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk5 ");
    tracep->declBit(c+18339,"xdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+18340,"ydummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+18341,"zdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("reg_delay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18342,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+18343,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18344,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+18345,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+18346,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+18347,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("stage[0] ");
    tracep->declBus(c+18348,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18349,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18350,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18351,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18352,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18353,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18354,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18355,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18356,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18357,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18358,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[10] ");
    tracep->declBus(c+18359,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18360,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18361,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18362,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18363,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18364,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18365,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18366,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18367,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18368,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18369,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[11] ");
    tracep->declBus(c+18370,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18371,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18372,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18373,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18374,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18375,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18376,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18377,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18378,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18379,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18380,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[12] ");
    tracep->declBus(c+18381,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18382,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18383,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18384,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18385,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18386,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18387,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18388,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18389,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18390,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18391,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[13] ");
    tracep->declBus(c+18392,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18393,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18394,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18395,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18396,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18397,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18398,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18399,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18400,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18401,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18402,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[14] ");
    tracep->declBus(c+18403,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18404,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18405,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18406,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18407,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18408,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18409,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18410,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18411,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18412,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18413,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[15] ");
    tracep->declBus(c+18414,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18415,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18416,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18417,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18418,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18419,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18420,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18421,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18422,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18423,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18424,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[1] ");
    tracep->declBus(c+18425,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18426,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18427,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18428,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18429,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18430,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18431,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18432,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18433,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18434,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18435,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[2] ");
    tracep->declBus(c+18436,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18437,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18438,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18439,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18440,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18441,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18442,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18443,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18444,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18445,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18446,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[3] ");
    tracep->declBus(c+18447,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18448,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18449,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18450,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18451,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18452,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18453,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18454,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18455,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18456,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18457,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[4] ");
    tracep->declBus(c+18458,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18459,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18460,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18461,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18462,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18463,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18464,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18465,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18466,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18467,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18468,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[5] ");
    tracep->declBus(c+18469,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18470,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18471,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18472,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18473,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18474,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18475,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18476,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18477,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18478,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18479,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[6] ");
    tracep->declBus(c+18480,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18481,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18482,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18483,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18484,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18485,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18486,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18487,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18488,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18489,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18490,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[7] ");
    tracep->declBus(c+18491,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18492,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18493,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18494,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18495,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18496,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18497,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18498,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18499,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18500,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18501,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[8] ");
    tracep->declBus(c+18502,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18503,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18504,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18505,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18506,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18507,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18508,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18509,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18510,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18511,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18512,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[9] ");
    tracep->declBus(c+18513,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+18514,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18515,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18516,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18517,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18518,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18519,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18520,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18521,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18522,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18523,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("freqcossinpdelay ");
    tracep->declBus(c+71481,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71551,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18524,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+18525,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+18526,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+18530,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+18534,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+18535,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3327,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->declQuad(c+18639,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18641,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18643,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18645,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18647,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18648,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18649,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18650,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18651,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18652,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18653,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18654,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18655,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+18656,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18658,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18660,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18661,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18662,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18663,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18664,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18665,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18666,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18667,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18668,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18669,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18670,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18671,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18672,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18673,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18674,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18675,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18676,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+18677,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18679,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18681,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18683,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18685,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18687,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18689,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18691,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18693,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18694,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18695,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18696,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18697,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+18698,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18700,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18702,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18703,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18704,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18705,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18706,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18707,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18708,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18709,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18710,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18711,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18712,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18713,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18714,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18715,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18716,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18717,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18718,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+18719,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18721,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18723,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18725,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18727,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18729,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18731,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18733,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->declQuad(c+18735,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18737,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18739,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18741,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18743,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18744,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18745,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18746,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18747,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18748,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18749,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18750,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18751,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+18752,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18754,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18756,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18757,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18758,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18759,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18760,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18761,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18762,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18763,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18764,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18765,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18766,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18767,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18768,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18769,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18770,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18771,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18772,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+18773,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18775,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18777,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18779,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18781,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18783,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18785,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18787,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18789,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18790,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18791,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18792,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18793,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+18794,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18796,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18798,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18799,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18800,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18801,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18802,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18803,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18804,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18805,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18806,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18807,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18808,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18809,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18810,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18811,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18812,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18813,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18814,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+18815,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18817,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18819,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18821,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18823,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18825,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18827,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18829,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[2] ");
    tracep->declQuad(c+18831,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18833,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18835,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18837,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18839,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18840,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18841,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18842,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18843,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18844,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18845,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18846,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18847,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+18848,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18850,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18852,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18853,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18854,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18855,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18856,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18857,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18858,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18859,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18860,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18861,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18862,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18863,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18864,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18865,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18866,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18867,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18868,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+18869,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18871,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18873,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18875,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18877,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18879,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18881,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18883,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18885,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18886,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18887,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18888,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18889,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+18890,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18892,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18894,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18895,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18896,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18897,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18898,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18899,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18900,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18901,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18902,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18903,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18904,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18905,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18906,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18907,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18908,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18909,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18910,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+18911,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18913,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18915,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18917,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18919,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18921,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18923,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18925,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[3] ");
    tracep->declQuad(c+18927,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18929,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18931,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18933,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18935,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18936,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18937,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18938,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18939,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18940,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18941,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18942,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18943,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+18944,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18946,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18948,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18949,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18950,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18951,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18952,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18953,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18954,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18955,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18956,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18957,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18958,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18959,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18960,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18961,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18962,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18963,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+18964,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+18965,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18967,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18969,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18971,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18973,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18975,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18977,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+18979,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+18981,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18982,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18983,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18984,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+18985,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+18986,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+18988,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+18990,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18991,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18992,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18993,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18994,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18995,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18996,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18997,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18998,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+18999,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19000,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19001,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19002,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19003,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19004,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19005,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19006,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+19007,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19009,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19011,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19013,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19015,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19017,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19019,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19021,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("multidelay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71552,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19023,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+19024,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19025,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+19026,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+19027,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+19028,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("phtime ");
    tracep->declBit(c+19029,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19030,"freq",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+19031,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+19032,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19033,"phasetime",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+19034,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19035,"freq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+19036,"tcnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declQuad(c+19037,"phasetime_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 53,0);
    tracep->declBus(c+19039,"phasetime_r0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+19040,"phasetime_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+19041,"phasetime_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+19042,"phasetime_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+19043,"gatesr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pinidelay ");
    tracep->declBus(c+71475,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19044,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+19045,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19046,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+19047,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19048,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+19049,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 169,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19055,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+19056,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19057,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+19058,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+19059,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+19060,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdloelemconn__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdloelemconn__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+19072,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+19073,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+19074,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+19075,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+19079,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+19080,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+19081,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+19083,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+19084,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+19085,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+19086,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+19087,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+19088,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+19092,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+19096,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+19100,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+19101,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+19102,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+19103,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+19104,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+19108,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBit(c+19112,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("ammod ");
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19113,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+19114,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19115,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declArray(c+19116,"freqcossinp32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+19120,"envxy32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+19124,"pini",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+19125,"ampx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+19126,"multix16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+19128,"multiy16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+19130,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+19131+i*1,"cosp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+19135+i*1,"sinp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+19139,"freq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+19140,"freq32",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+19141+i*1,"envx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+19145+i*1,"envy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+19149+i*1,"multix",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+19153+i*1,"multiy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declQuad(c+19157,"multix16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+19159,"multiy16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declArray(c+19161,"freqcossinp32x16_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+19165,"phasetime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+19166,"gphtime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19167,"ampx_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19168,"ampx_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19169,"pini_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+19170,"phaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+19171,"gphaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+19172,"cos_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19173,"sin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19174,"cos",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19175,"sin",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+19176,"gcordic",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+19177,"gmulti",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+19178,"gateout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ampxdelay ");
    tracep->declBus(c+71464,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19179,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+19180,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19181,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19182,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+19183,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+19184,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("cordicg ");
    tracep->declBus(c+71517,"OPIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"NSTAGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NORMALIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"ZWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"BUFIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"GW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19189,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19190,"xin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19191,"yin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19192,"phasein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+19193,"xout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19194,"yout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19195,"phaseout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19196,"error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19197,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+19198,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declArray(c+71518,"PHASE_CONST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1055,0);
    tracep->declBus(c+19199,"xout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19200,"yout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19201,"phaseout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+19202,"errorr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+19203,"xin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19204,"yin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19205,"phasein_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71475,"WIDTHP1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19206,"shiftpi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+19207+i*1,"plusall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+19224+i*1,"op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+19241+i*1,"pluscheck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+19258+i*1,"pluscheck0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+19275+i*1,"x",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+19292+i*1,"y",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+19309+i*1,"z",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+19326+i*1,"xshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+19343+i*1,"yshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+19360+i*1,"zshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    tracep->declBus(c+19377,"xg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+19378,"yg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+19379,"zg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+19380,"xsum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19381,"xsum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19382,"xsum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19383,"xsum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19384,"xsum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19385,"ysum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19386,"ysum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19387,"ysum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19388,"ysum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19389,"ysum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19390,"zg0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19391,"zg1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19392,"xout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19393,"yout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19394,"phaseout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71445,"BUFINDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NORMALIZEDDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->declBus(c+19395,"xin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19396,"yin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19397,"phasein_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk5 ");
    tracep->declBit(c+19398,"xdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+19399,"ydummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+19400,"zdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("reg_delay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19401,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+19402,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19403,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+19404,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+19405,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+19406,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("stage[0] ");
    tracep->declBus(c+19407,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19408,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19409,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19410,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19411,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19412,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19413,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19414,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19415,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19416,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19417,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[10] ");
    tracep->declBus(c+19418,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19419,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19420,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19421,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19422,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19423,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19424,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19425,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19426,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19427,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19428,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[11] ");
    tracep->declBus(c+19429,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19430,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19431,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19432,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19433,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19434,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19435,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19436,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19437,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19438,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19439,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[12] ");
    tracep->declBus(c+19440,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19441,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19442,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19443,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19444,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19445,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19446,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19447,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19448,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19449,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19450,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[13] ");
    tracep->declBus(c+19451,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19452,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19453,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19454,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19455,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19456,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19457,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19458,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19459,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19460,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19461,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[14] ");
    tracep->declBus(c+19462,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19463,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19464,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19465,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19466,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19467,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19468,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19469,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19470,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19471,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19472,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[15] ");
    tracep->declBus(c+19473,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19474,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19475,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19476,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19477,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19478,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19479,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19480,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19481,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19482,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19483,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[1] ");
    tracep->declBus(c+19484,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19485,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19486,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19487,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19488,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19489,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19490,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19491,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19492,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19493,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19494,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[2] ");
    tracep->declBus(c+19495,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19496,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19497,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19498,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19499,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19500,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19501,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19502,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19503,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19504,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19505,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[3] ");
    tracep->declBus(c+19506,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19507,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19508,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19509,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19510,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19511,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19512,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19513,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19514,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19515,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19516,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[4] ");
    tracep->declBus(c+19517,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19518,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19519,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19520,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19521,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19522,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19523,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19524,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19525,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19526,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19527,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[5] ");
    tracep->declBus(c+19528,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19529,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19530,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19531,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19532,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19533,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19534,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19535,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19536,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19537,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19538,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[6] ");
    tracep->declBus(c+19539,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19540,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19541,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19542,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19543,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19544,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19545,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19546,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19547,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19548,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19549,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[7] ");
    tracep->declBus(c+19550,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19551,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19552,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19553,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19554,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19555,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19556,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19557,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19558,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19559,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19560,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[8] ");
    tracep->declBus(c+19561,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19562,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19563,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19564,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19565,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19566,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19567,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19568,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19569,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19570,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19571,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[9] ");
    tracep->declBus(c+19572,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+19573,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19574,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19575,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19576,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19577,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19578,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19579,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19580,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19581,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19582,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("freqcossinpdelay ");
    tracep->declBus(c+71481,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71551,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19583,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+19584,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+19585,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+19589,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+19593,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+19594,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3327,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->declQuad(c+19698,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19700,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19702,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19704,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+19706,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19707,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19708,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19709,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19710,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19711,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19712,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19713,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19714,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+19715,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19717,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+19719,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19720,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19721,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19722,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19723,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19724,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19725,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19726,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19727,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19728,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19729,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19730,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19731,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19732,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19733,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19734,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19735,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+19736,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19738,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19740,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19742,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19744,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19746,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19748,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19750,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19752,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19753,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19754,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19755,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19756,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+19757,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19759,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+19761,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19762,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19763,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19764,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19765,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19766,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19767,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19768,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19769,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19770,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19771,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19772,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19773,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19774,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19775,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19776,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19777,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+19778,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19780,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19782,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19784,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19786,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19788,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19790,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19792,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->declQuad(c+19794,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19796,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19798,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19800,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+19802,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19803,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19804,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19805,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19806,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19807,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19808,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19809,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19810,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+19811,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19813,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+19815,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19816,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19817,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19818,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19819,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19820,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19821,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19822,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19823,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19824,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19825,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19826,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19827,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19828,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19829,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19830,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19831,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+19832,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19834,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19836,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19838,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19840,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19842,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19844,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19846,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19848,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19849,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19850,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19851,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19852,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+19853,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19855,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+19857,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19858,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19859,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19860,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19861,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19862,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19863,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19864,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19865,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19866,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19867,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19868,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19869,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19870,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19871,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19872,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19873,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+19874,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19876,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19878,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19880,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19882,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19884,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19886,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19888,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[2] ");
    tracep->declQuad(c+19890,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19892,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19894,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19896,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+19898,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19899,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19900,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19901,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19902,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19903,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19904,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19905,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19906,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+19907,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19909,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+19911,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19912,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19913,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19914,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19915,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19916,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19917,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19918,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19919,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19920,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19921,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19922,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19923,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19924,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19925,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19926,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19927,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+19928,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19930,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19932,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19934,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19936,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19938,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19940,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19942,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19944,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19945,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19946,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19947,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+19948,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+19949,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19951,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+19953,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19954,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19955,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19956,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19957,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19958,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19959,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19960,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19961,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19962,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19963,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19964,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19965,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19966,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19967,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19968,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+19969,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+19970,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19972,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19974,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19976,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19978,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19980,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19982,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+19984,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[3] ");
    tracep->declQuad(c+19986,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19988,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19990,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+19992,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+19994,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19995,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19996,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+19997,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+19998,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19999,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20000,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20001,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20002,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+20003,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20005,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+20007,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20008,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20009,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20010,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20011,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20012,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20013,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20014,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20015,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20016,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20017,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20018,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20019,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20020,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20021,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20022,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20023,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+20024,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20026,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20028,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20030,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20032,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20034,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20036,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20038,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20040,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20041,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20042,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20043,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20044,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+20045,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20047,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+20049,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20050,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20051,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20052,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20053,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20054,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20055,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20056,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20057,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20058,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20059,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20060,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20061,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20062,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20063,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20064,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20065,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+20066,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20068,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20070,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20072,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20074,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20076,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20078,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20080,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("multidelay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71552,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20082,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+20083,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20084,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+20085,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+20086,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+20087,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("phtime ");
    tracep->declBit(c+20088,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20089,"freq",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+20090,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+20091,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20092,"phasetime",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+20093,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20094,"freq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+20095,"tcnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declQuad(c+20096,"phasetime_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 53,0);
    tracep->declBus(c+20098,"phasetime_r0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+20099,"phasetime_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+20100,"phasetime_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+20101,"phasetime_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+20102,"gatesr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pinidelay ");
    tracep->declBus(c+71475,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20103,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+20104,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20105,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+20106,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20107,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+20108,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 169,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20114,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+20115,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20116,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+20117,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+20118,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+20119,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdloelemconn__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdloelemconn__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+20131,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+20132,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+20133,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+20134,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+20138,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+20139,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+20140,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+20142,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+20143,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+20144,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+20145,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+20146,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+20147,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+20151,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+20155,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+20159,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+20160,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+20161,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+20162,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+20163,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+20167,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBit(c+20171,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("ammod ");
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20172,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+20173,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20174,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declArray(c+20175,"freqcossinp32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+20179,"envxy32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+20183,"pini",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+20184,"ampx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+20185,"multix16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+20187,"multiy16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+20189,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+20190+i*1,"cosp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+20194+i*1,"sinp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+20198,"freq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+20199,"freq32",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+20200+i*1,"envx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+20204+i*1,"envy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+20208+i*1,"multix",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+20212+i*1,"multiy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declQuad(c+20216,"multix16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+20218,"multiy16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declArray(c+20220,"freqcossinp32x16_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+20224,"phasetime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+20225,"gphtime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20226,"ampx_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20227,"ampx_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20228,"pini_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+20229,"phaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+20230,"gphaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+20231,"cos_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20232,"sin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20233,"cos",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20234,"sin",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+20235,"gcordic",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+20236,"gmulti",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+20237,"gateout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ampxdelay ");
    tracep->declBus(c+71464,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20238,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+20239,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20240,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20241,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+20242,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+20243,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("cordicg ");
    tracep->declBus(c+71517,"OPIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"NSTAGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NORMALIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"ZWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"BUFIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"GW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20248,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20249,"xin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20250,"yin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20251,"phasein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+20252,"xout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20253,"yout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20254,"phaseout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20255,"error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20256,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+20257,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declArray(c+71518,"PHASE_CONST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1055,0);
    tracep->declBus(c+20258,"xout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20259,"yout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20260,"phaseout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+20261,"errorr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+20262,"xin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20263,"yin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20264,"phasein_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71475,"WIDTHP1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20265,"shiftpi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+20266+i*1,"plusall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+20283+i*1,"op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+20300+i*1,"pluscheck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+20317+i*1,"pluscheck0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+20334+i*1,"x",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+20351+i*1,"y",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+20368+i*1,"z",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+20385+i*1,"xshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+20402+i*1,"yshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+20419+i*1,"zshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    tracep->declBus(c+20436,"xg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+20437,"yg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+20438,"zg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+20439,"xsum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20440,"xsum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20441,"xsum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20442,"xsum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20443,"xsum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20444,"ysum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20445,"ysum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20446,"ysum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20447,"ysum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20448,"ysum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20449,"zg0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20450,"zg1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20451,"xout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20452,"yout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20453,"phaseout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71445,"BUFINDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NORMALIZEDDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->declBus(c+20454,"xin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20455,"yin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20456,"phasein_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk5 ");
    tracep->declBit(c+20457,"xdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+20458,"ydummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+20459,"zdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("reg_delay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20460,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+20461,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20462,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+20463,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+20464,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+20465,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("stage[0] ");
    tracep->declBus(c+20466,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20467,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20468,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20469,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20470,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20471,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20472,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20473,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20474,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20475,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20476,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[10] ");
    tracep->declBus(c+20477,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20478,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20479,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20480,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20481,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20482,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20483,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20484,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20485,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20486,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20487,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[11] ");
    tracep->declBus(c+20488,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20489,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20490,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20491,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20492,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20493,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20494,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20495,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20496,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20497,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20498,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[12] ");
    tracep->declBus(c+20499,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20500,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20501,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20502,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20503,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20504,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20505,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20506,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20507,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20508,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20509,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[13] ");
    tracep->declBus(c+20510,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20511,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20512,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20513,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20514,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20515,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20516,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20517,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20518,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20519,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20520,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[14] ");
    tracep->declBus(c+20521,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20522,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20523,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20524,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20525,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20526,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20527,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20528,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20529,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20530,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20531,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[15] ");
    tracep->declBus(c+20532,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20533,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20534,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20535,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20536,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20537,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20538,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20539,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20540,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20541,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20542,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[1] ");
    tracep->declBus(c+20543,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20544,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20545,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20546,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20547,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20548,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20549,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20550,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20551,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20552,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20553,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[2] ");
    tracep->declBus(c+20554,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20555,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20556,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20557,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20558,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20559,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20560,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20561,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20562,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20563,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20564,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[3] ");
    tracep->declBus(c+20565,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20566,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20567,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20568,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20569,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20570,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20571,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20572,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20573,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20574,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20575,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[4] ");
    tracep->declBus(c+20576,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20577,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20578,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20579,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20580,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20581,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20582,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20583,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20584,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20585,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20586,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[5] ");
    tracep->declBus(c+20587,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20588,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20589,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20590,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20591,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20592,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20593,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20594,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20595,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20596,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20597,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[6] ");
    tracep->declBus(c+20598,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20599,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20600,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20601,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20602,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20603,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20604,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20605,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20606,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20607,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20608,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[7] ");
    tracep->declBus(c+20609,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20610,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20611,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20612,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20613,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20614,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20615,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20616,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20617,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20618,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20619,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[8] ");
    tracep->declBus(c+20620,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20621,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20622,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20623,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20624,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20625,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20626,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20627,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20628,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20629,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20630,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[9] ");
    tracep->declBus(c+20631,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+20632,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20633,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20634,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20635,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20636,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20637,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20638,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20639,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20640,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20641,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("freqcossinpdelay ");
    tracep->declBus(c+71481,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71551,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20642,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+20643,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+20644,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+20648,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+20652,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+20653,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3327,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->declQuad(c+20757,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20759,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20761,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20763,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+20765,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20766,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20767,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20768,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20769,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20770,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20771,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20772,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20773,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+20774,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20776,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+20778,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20779,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20780,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20781,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20782,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20783,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20784,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20785,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20786,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20787,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20788,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20789,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20790,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20791,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20792,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20793,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20794,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+20795,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20797,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20799,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20801,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20803,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20805,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20807,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20809,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20811,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20812,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20813,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20814,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20815,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+20816,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20818,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+20820,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20821,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20822,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20823,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20824,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20825,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20826,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20827,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20828,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20829,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20830,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20831,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20832,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20833,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20834,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20835,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20836,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+20837,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20839,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20841,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20843,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20845,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20847,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20849,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20851,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->declQuad(c+20853,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20855,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20857,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20859,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+20861,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20862,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20863,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20864,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20865,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20866,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20867,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20868,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20869,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+20870,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20872,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+20874,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20875,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20876,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20877,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20878,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20879,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20880,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20881,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20882,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20883,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20884,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20885,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20886,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20887,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20888,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20889,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20890,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+20891,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20893,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20895,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20897,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20899,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20901,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20903,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20905,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20907,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20908,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20909,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20910,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20911,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+20912,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20914,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+20916,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20917,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20918,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20919,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20920,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20921,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20922,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20923,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20924,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20925,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20926,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20927,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20928,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20929,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20930,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20931,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20932,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+20933,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20935,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20937,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20939,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20941,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20943,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20945,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20947,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[2] ");
    tracep->declQuad(c+20949,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20951,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20953,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20955,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+20957,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20958,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20959,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20960,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+20961,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20962,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20963,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20964,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+20965,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+20966,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+20968,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+20970,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20971,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20972,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20973,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20974,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20975,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20976,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20977,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20978,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20979,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20980,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20981,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20982,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20983,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+20984,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20985,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+20986,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+20987,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20989,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20991,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20993,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20995,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20997,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+20999,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21001,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21003,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21004,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21005,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21006,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21007,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+21008,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21010,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+21012,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21013,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21014,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21015,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21016,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21017,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21018,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21019,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21020,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21021,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21022,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21023,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21024,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21025,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21026,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21027,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21028,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+21029,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21031,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21033,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21035,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21037,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21039,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21041,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21043,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[3] ");
    tracep->declQuad(c+21045,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21047,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21049,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21051,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+21053,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21054,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21055,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21056,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21057,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21058,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21059,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21060,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21061,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+21062,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21064,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+21066,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21067,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21068,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21069,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21070,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21071,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21072,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21073,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21074,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21075,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21076,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21077,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21078,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21079,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21080,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21081,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21082,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+21083,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21085,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21087,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21089,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21091,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21093,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21095,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21097,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21099,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21100,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21101,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21102,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21103,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+21104,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21106,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+21108,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21109,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21110,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21111,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21112,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21113,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21114,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21115,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21116,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21117,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21118,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21119,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21120,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21121,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21122,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21123,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21124,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+21125,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21127,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21129,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21131,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21133,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21135,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21137,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21139,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("multidelay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71552,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21141,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21142,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21143,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+21144,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+21145,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+21146,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("phtime ");
    tracep->declBit(c+21147,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21148,"freq",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+21149,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+21150,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21151,"phasetime",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+21152,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21153,"freq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+21154,"tcnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declQuad(c+21155,"phasetime_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 53,0);
    tracep->declBus(c+21157,"phasetime_r0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+21158,"phasetime_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+21159,"phasetime_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+21160,"phasetime_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+21161,"gatesr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pinidelay ");
    tracep->declBus(c+71475,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21162,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21163,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21164,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+21165,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21166,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+21167,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 169,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21173,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21174,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21175,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+21176,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+21177,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+21178,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdloelemconn__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdloelemconn__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+21190,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+21191,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+21192,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+21193,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+21197,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+21198,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+21199,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+21201,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+21202,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+21203,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+21204,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+21205,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+21206,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+21210,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+21214,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+21218,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+21219,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+21220,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+21221,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+21222,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+21226,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBit(c+21230,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("ammod ");
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21231,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21232,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21233,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declArray(c+21234,"freqcossinp32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+21238,"envxy32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+21242,"pini",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+21243,"ampx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+21244,"multix16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+21246,"multiy16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+21248,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+21249+i*1,"cosp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+21253+i*1,"sinp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+21257,"freq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+21258,"freq32",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+21259+i*1,"envx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+21263+i*1,"envy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+21267+i*1,"multix",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+21271+i*1,"multiy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declQuad(c+21275,"multix16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+21277,"multiy16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declArray(c+21279,"freqcossinp32x16_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+21283,"phasetime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+21284,"gphtime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21285,"ampx_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21286,"ampx_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21287,"pini_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+21288,"phaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+21289,"gphaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+21290,"cos_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21291,"sin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21292,"cos",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21293,"sin",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+21294,"gcordic",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21295,"gmulti",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21296,"gateout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ampxdelay ");
    tracep->declBus(c+71464,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21297,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21298,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21299,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21300,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+21301,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+21302,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("cordicg ");
    tracep->declBus(c+71517,"OPIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"NSTAGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NORMALIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"ZWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"BUFIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"GW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21307,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21308,"xin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21309,"yin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21310,"phasein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+21311,"xout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21312,"yout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21313,"phaseout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21314,"error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21315,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+21316,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declArray(c+71518,"PHASE_CONST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1055,0);
    tracep->declBus(c+21317,"xout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21318,"yout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21319,"phaseout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+21320,"errorr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+21321,"xin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21322,"yin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21323,"phasein_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71475,"WIDTHP1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21324,"shiftpi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+21325+i*1,"plusall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+21342+i*1,"op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+21359+i*1,"pluscheck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+21376+i*1,"pluscheck0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+21393+i*1,"x",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+21410+i*1,"y",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+21427+i*1,"z",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+21444+i*1,"xshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+21461+i*1,"yshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+21478+i*1,"zshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    tracep->declBus(c+21495,"xg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+21496,"yg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+21497,"zg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+21498,"xsum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21499,"xsum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21500,"xsum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21501,"xsum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21502,"xsum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21503,"ysum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21504,"ysum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21505,"ysum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21506,"ysum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21507,"ysum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21508,"zg0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21509,"zg1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21510,"xout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21511,"yout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21512,"phaseout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71445,"BUFINDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NORMALIZEDDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->declBus(c+21513,"xin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21514,"yin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21515,"phasein_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk5 ");
    tracep->declBit(c+21516,"xdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+21517,"ydummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+21518,"zdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("reg_delay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21519,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21520,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21521,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+21522,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+21523,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+21524,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("stage[0] ");
    tracep->declBus(c+21525,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21526,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21527,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21528,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21529,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21530,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21531,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21532,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21533,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21534,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21535,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[10] ");
    tracep->declBus(c+21536,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21537,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21538,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21539,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21540,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21541,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21542,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21543,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21544,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21545,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21546,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[11] ");
    tracep->declBus(c+21547,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21548,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21549,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21550,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21551,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21552,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21553,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21554,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21555,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21556,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21557,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[12] ");
    tracep->declBus(c+21558,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21559,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21560,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21561,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21562,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21563,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21564,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21565,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21566,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21567,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21568,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[13] ");
    tracep->declBus(c+21569,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21570,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21571,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21572,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21573,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21574,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21575,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21576,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21577,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21578,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21579,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[14] ");
    tracep->declBus(c+21580,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21581,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21582,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21583,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21584,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21585,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21586,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21587,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21588,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21589,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21590,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[15] ");
    tracep->declBus(c+21591,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21592,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21593,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21594,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21595,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21596,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21597,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21598,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21599,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21600,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21601,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[1] ");
    tracep->declBus(c+21602,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21603,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21604,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21605,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21606,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21607,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21608,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21609,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21610,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21611,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21612,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[2] ");
    tracep->declBus(c+21613,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21614,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21615,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21616,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21617,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21618,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21619,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21620,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21621,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21622,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21623,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[3] ");
    tracep->declBus(c+21624,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21625,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21626,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21627,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21628,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21629,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21630,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21631,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21632,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21633,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21634,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[4] ");
    tracep->declBus(c+21635,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21636,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21637,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21638,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21639,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21640,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21641,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21642,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21643,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21644,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21645,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[5] ");
    tracep->declBus(c+21646,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21647,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21648,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21649,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21650,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21651,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21652,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21653,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21654,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21655,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21656,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[6] ");
    tracep->declBus(c+21657,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21658,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21659,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21660,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21661,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21662,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21663,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21664,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21665,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21666,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21667,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[7] ");
    tracep->declBus(c+21668,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21669,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21670,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21671,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21672,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21673,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21674,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21675,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21676,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21677,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21678,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[8] ");
    tracep->declBus(c+21679,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21680,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21681,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21682,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21683,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21684,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21685,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21686,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21687,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21688,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21689,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[9] ");
    tracep->declBus(c+21690,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+21691,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21692,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21693,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21694,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21695,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21696,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21697,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21698,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21699,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21700,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("freqcossinpdelay ");
    tracep->declBus(c+71481,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71551,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21701,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21702,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+21703,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+21707,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+21711,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+21712,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3327,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->declQuad(c+21816,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21818,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21820,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21822,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+21824,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21825,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21826,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21827,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21828,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21829,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21830,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21831,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21832,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+21833,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21835,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+21837,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21838,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21839,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21840,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21841,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21842,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21843,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21844,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21845,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21846,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21847,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21848,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21849,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21850,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21851,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21852,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21853,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+21854,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21856,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21858,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21860,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21862,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21864,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21866,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21868,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21870,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21871,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21872,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21873,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21874,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+21875,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21877,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+21879,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21880,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21881,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21882,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21883,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21884,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21885,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21886,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21887,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21888,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21889,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21890,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21891,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21892,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21893,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21894,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21895,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+21896,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21898,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21900,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21902,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21904,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21906,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21908,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21910,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->declQuad(c+21912,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21914,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21916,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21918,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+21920,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21921,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21922,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21923,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21924,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21925,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21926,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21927,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21928,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+21929,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21931,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+21933,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21934,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21935,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21936,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21937,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21938,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21939,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21940,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21941,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21942,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21943,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21944,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21945,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21946,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21947,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21948,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21949,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+21950,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21952,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21954,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21956,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21958,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21960,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21962,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21964,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+21966,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21967,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21968,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21969,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+21970,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+21971,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+21973,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+21975,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21976,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21977,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21978,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21979,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21980,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21981,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21982,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21983,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21984,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21985,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21986,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21987,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21988,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+21989,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21990,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+21991,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+21992,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21994,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21996,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+21998,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22000,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22002,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22004,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22006,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[2] ");
    tracep->declQuad(c+22008,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22010,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22012,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22014,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22016,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22017,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22018,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22019,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22020,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22021,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22022,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22023,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22024,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+22025,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22027,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22029,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22030,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22031,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22032,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22033,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22034,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22035,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22036,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22037,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22038,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22039,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22040,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22041,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22042,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22043,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22044,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22045,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+22046,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22048,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22050,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22052,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22054,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22056,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22058,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22060,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22062,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22063,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22064,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22065,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22066,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+22067,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22069,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22071,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22072,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22073,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22074,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22075,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22076,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22077,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22078,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22079,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22080,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22081,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22082,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22083,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22084,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22085,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22086,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22087,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+22088,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22090,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22092,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22094,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22096,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22098,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22100,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22102,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[3] ");
    tracep->declQuad(c+22104,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22106,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22108,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22110,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22112,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22113,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22114,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22115,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22116,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22117,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22118,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22119,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22120,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+22121,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22123,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22125,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22126,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22127,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22128,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22129,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22130,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22131,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22132,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22133,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22134,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22135,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22136,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22137,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22138,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22139,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22140,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22141,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+22142,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22144,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22146,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22148,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22150,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22152,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22154,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22156,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22158,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22159,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22160,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22161,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22162,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+22163,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22165,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22167,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22168,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22169,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22170,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22171,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22172,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22173,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22174,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22175,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22176,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22177,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22178,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22179,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22180,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22181,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22182,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22183,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+22184,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22186,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22188,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22190,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22192,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22194,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22196,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22198,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("multidelay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71552,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22200,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+22201,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22202,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+22203,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+22204,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+22205,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("phtime ");
    tracep->declBit(c+22206,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22207,"freq",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+22208,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+22209,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22210,"phasetime",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+22211,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22212,"freq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+22213,"tcnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declQuad(c+22214,"phasetime_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 53,0);
    tracep->declBus(c+22216,"phasetime_r0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+22217,"phasetime_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+22218,"phasetime_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+22219,"phasetime_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+22220,"gatesr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pinidelay ");
    tracep->declBus(c+71475,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22221,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+22222,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22223,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+22224,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22225,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+22226,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 169,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22232,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+22233,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22234,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+22235,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+22236,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+22237,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdloelemconn__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdloelemconn__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+22249,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+22250,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+22251,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+22252,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+22256,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+22257,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+22258,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+22260,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+22261,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+22262,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+22263,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+22264,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+22265,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+22269,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+22273,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+22277,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+22278,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+22279,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+22280,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+22281,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+22285,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBit(c+22289,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("ammod ");
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22290,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+22291,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22292,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declArray(c+22293,"freqcossinp32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+22297,"envxy32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+22301,"pini",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+22302,"ampx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+22303,"multix16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+22305,"multiy16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+22307,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+22308+i*1,"cosp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+22312+i*1,"sinp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+22316,"freq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+22317,"freq32",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+22318+i*1,"envx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+22322+i*1,"envy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+22326+i*1,"multix",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+22330+i*1,"multiy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declQuad(c+22334,"multix16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+22336,"multiy16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declArray(c+22338,"freqcossinp32x16_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+22342,"phasetime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+22343,"gphtime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22344,"ampx_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22345,"ampx_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22346,"pini_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+22347,"phaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+22348,"gphaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+22349,"cos_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22350,"sin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22351,"cos",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22352,"sin",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+22353,"gcordic",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+22354,"gmulti",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+22355,"gateout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ampxdelay ");
    tracep->declBus(c+71464,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22356,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+22357,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22358,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22359,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+22360,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+22361,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("cordicg ");
    tracep->declBus(c+71517,"OPIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"NSTAGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NORMALIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"ZWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"BUFIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"GW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22366,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22367,"xin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22368,"yin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22369,"phasein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+22370,"xout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22371,"yout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22372,"phaseout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22373,"error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22374,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+22375,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declArray(c+71518,"PHASE_CONST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1055,0);
    tracep->declBus(c+22376,"xout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22377,"yout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22378,"phaseout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+22379,"errorr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+22380,"xin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22381,"yin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22382,"phasein_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71475,"WIDTHP1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22383,"shiftpi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+22384+i*1,"plusall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+22401+i*1,"op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+22418+i*1,"pluscheck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+22435+i*1,"pluscheck0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+22452+i*1,"x",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+22469+i*1,"y",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+22486+i*1,"z",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+22503+i*1,"xshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+22520+i*1,"yshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+22537+i*1,"zshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    tracep->declBus(c+22554,"xg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+22555,"yg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+22556,"zg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+22557,"xsum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22558,"xsum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22559,"xsum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22560,"xsum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22561,"xsum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22562,"ysum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22563,"ysum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22564,"ysum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22565,"ysum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22566,"ysum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22567,"zg0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22568,"zg1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22569,"xout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22570,"yout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22571,"phaseout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71445,"BUFINDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NORMALIZEDDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->declBus(c+22572,"xin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22573,"yin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22574,"phasein_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk5 ");
    tracep->declBit(c+22575,"xdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+22576,"ydummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+22577,"zdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("reg_delay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22578,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+22579,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22580,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+22581,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+22582,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+22583,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("stage[0] ");
    tracep->declBus(c+22584,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22585,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22586,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22587,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22588,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22589,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22590,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22591,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22592,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22593,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22594,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[10] ");
    tracep->declBus(c+22595,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22596,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22597,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22598,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22599,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22600,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22601,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22602,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22603,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22604,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22605,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[11] ");
    tracep->declBus(c+22606,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22607,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22608,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22609,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22610,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22611,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22612,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22613,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22614,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22615,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22616,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[12] ");
    tracep->declBus(c+22617,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22618,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22619,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22620,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22621,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22622,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22623,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22624,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22625,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22626,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22627,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[13] ");
    tracep->declBus(c+22628,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22629,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22630,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22631,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22632,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22633,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22634,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22635,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22636,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22637,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22638,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[14] ");
    tracep->declBus(c+22639,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22640,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22641,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22642,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22643,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22644,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22645,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22646,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22647,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22648,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22649,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[15] ");
    tracep->declBus(c+22650,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22651,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22652,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22653,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22654,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22655,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22656,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22657,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22658,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22659,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22660,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[1] ");
    tracep->declBus(c+22661,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22662,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22663,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22664,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22665,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22666,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22667,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22668,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22669,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22670,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22671,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[2] ");
    tracep->declBus(c+22672,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22673,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22674,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22675,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22676,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22677,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22678,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22679,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22680,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22681,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22682,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[3] ");
    tracep->declBus(c+22683,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22684,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22685,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22686,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22687,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22688,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22689,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22690,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22691,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22692,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22693,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[4] ");
    tracep->declBus(c+22694,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22695,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22696,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22697,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22698,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22699,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22700,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22701,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22702,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22703,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22704,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[5] ");
    tracep->declBus(c+22705,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22706,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22707,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22708,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22709,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22710,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22711,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22712,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22713,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22714,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22715,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[6] ");
    tracep->declBus(c+22716,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22717,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22718,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22719,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22720,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22721,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22722,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22723,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22724,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22725,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22726,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[7] ");
    tracep->declBus(c+22727,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22728,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22729,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22730,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22731,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22732,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22733,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22734,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22735,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22736,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22737,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[8] ");
    tracep->declBus(c+22738,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22739,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22740,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22741,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22742,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22743,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22744,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22745,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22746,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22747,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22748,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[9] ");
    tracep->declBus(c+22749,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+22750,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22751,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22752,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22753,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22754,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22755,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22756,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22757,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22758,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22759,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("freqcossinpdelay ");
    tracep->declBus(c+71481,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71551,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22760,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+22761,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+22762,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+22766,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+22770,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+22771,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3327,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->declQuad(c+22875,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22877,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22879,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22881,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22883,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22884,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22885,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22886,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22887,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22888,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22889,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22890,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22891,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+22892,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22894,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22896,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22897,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22898,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22899,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22900,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22901,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22902,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22903,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22904,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22905,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22906,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22907,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22908,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22909,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22910,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22911,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22912,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+22913,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22915,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22917,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22919,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22921,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22923,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22925,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22927,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22929,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22930,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22931,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22932,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22933,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+22934,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22936,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22938,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22939,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22940,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22941,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22942,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22943,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22944,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22945,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22946,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22947,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22948,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22949,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22950,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22951,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22952,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22953,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+22954,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+22955,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22957,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22959,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22961,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22963,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22965,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22967,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+22969,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->declQuad(c+22971,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22973,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22975,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22977,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22979,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22980,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22981,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22982,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+22983,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22984,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22985,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22986,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+22987,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+22988,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+22990,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+22992,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22993,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22994,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22995,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22996,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22997,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22998,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+22999,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23000,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23001,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23002,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23003,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23004,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23005,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23006,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23007,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23008,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+23009,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23011,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23013,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23015,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23017,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23019,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23021,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23023,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23025,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23026,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23027,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23028,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23029,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+23030,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23032,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+23034,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23035,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23036,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23037,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23038,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23039,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23040,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23041,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23042,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23043,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23044,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23045,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23046,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23047,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23048,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23049,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23050,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+23051,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23053,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23055,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23057,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23059,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23061,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23063,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23065,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[2] ");
    tracep->declQuad(c+23067,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23069,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23071,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23073,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+23075,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23076,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23077,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23078,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23079,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23080,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23081,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23082,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23083,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+23084,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23086,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+23088,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23089,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23090,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23091,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23092,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23093,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23094,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23095,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23096,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23097,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23098,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23099,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23100,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23101,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23102,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23103,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23104,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+23105,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23107,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23109,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23111,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23113,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23115,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23117,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23119,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23121,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23122,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23123,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23124,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23125,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+23126,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23128,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+23130,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23131,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23132,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23133,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23134,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23135,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23136,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23137,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23138,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23139,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23140,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23141,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23142,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23143,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23144,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23145,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23146,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+23147,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23149,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23151,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23153,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23155,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23157,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23159,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23161,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[3] ");
    tracep->declQuad(c+23163,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23165,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23167,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23169,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+23171,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23172,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23173,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23174,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23175,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23176,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23177,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23178,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23179,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+23180,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23182,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+23184,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23185,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23186,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23187,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23188,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23189,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23190,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23191,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23192,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23193,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23194,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23195,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23196,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23197,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23198,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23199,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23200,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+23201,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23203,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23205,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23207,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23209,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23211,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23213,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23215,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23217,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23218,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23219,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23220,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23221,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+23222,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23224,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+23226,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23227,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23228,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23229,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23230,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23231,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23232,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23233,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23234,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23235,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23236,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23237,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23238,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23239,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23240,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23241,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23242,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+23243,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23245,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23247,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23249,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23251,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23253,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23255,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23257,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("multidelay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71552,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23259,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+23260,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23261,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+23262,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+23263,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+23264,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("phtime ");
    tracep->declBit(c+23265,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23266,"freq",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+23267,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+23268,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23269,"phasetime",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+23270,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23271,"freq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+23272,"tcnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declQuad(c+23273,"phasetime_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 53,0);
    tracep->declBus(c+23275,"phasetime_r0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+23276,"phasetime_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+23277,"phasetime_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+23278,"phasetime_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+23279,"gatesr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pinidelay ");
    tracep->declBus(c+71475,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23280,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+23281,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23282,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+23283,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23284,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+23285,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 169,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23291,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+23292,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23293,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+23294,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+23295,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+23296,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdloelemconn__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdloelemconn__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+71466,"ENV_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71458,"ENV_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71463,"FREQ_ADDRWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71481,"FREQ_DATAWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71471,"INTPRATIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+23308,"envaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+23309,"envdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+23310,"freqaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declArray(c+23311,"freqdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+23315,"envaddr_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+23316,"busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+23317,"busy_sr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
    tracep->declBit(c+23319,"dummybusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+23320,"freqaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+23321,"freqaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+23322,"freqaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+23323,"freqaddr_r4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declArray(c+23324,"freqdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+23328,"freqdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+23332,"freqdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+23336,"envaddr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+23337,"envaddr_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+23338,"envaddr_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+23339,"envdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declArray(c+23340,"envdata_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+23344,"envdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBit(c+23348,"lastenv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("ammod ");
    tracep->declBus(c+71471,"NSLICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23349,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+23350,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23351,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declArray(c+23352,"freqcossinp32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+23356,"envxy32x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+23360,"pini",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+23361,"ampx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+23362,"multix16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+23364,"multiy16x16",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+23366,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+23367+i*1,"cosp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+23371+i*1,"sinp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declBus(c+23375,"freq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+23376,"freq32",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+23377+i*1,"envx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+23381+i*1,"envy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+23385+i*1,"multix",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+23389+i*1,"multiy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 15,0);
    }
    tracep->declQuad(c+23393,"multix16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+23395,"multiy16x16_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declArray(c+23397,"freqcossinp32x16_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBus(c+23401,"phasetime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+23402,"gphtime",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23403,"ampx_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23404,"ampx_d2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23405,"pini_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+23406,"phaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+23407,"gphaseinit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+23408,"cos_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23409,"sin_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23410,"cos",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23411,"sin",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+23412,"gcordic",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+23413,"gmulti",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+23414,"gateout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("ampxdelay ");
    tracep->declBus(c+71464,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23415,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+23416,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23417,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23418,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+23419,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+23420,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("cordicg ");
    tracep->declBus(c+71517,"OPIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+71464,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"NSTAGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"NORMALIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71475,"ZWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"BUFIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71445,"GW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23425,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23426,"xin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23427,"yin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23428,"phasein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+23429,"xout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23430,"yout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23431,"phaseout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23432,"error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23433,"gin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+23434,"gout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declArray(c+71518,"PHASE_CONST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1055,0);
    tracep->declBus(c+23435,"xout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23436,"yout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23437,"phaseout_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBit(c+23438,"errorr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+23439,"xin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23440,"yin_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23441,"phasein_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71475,"WIDTHP1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23442,"shiftpi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+23443+i*1,"plusall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+23460+i*1,"op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+23477+i*1,"pluscheck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+23494+i*1,"pluscheck0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+23511+i*1,"x",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+23528+i*1,"y",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+23545+i*1,"z",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+23562+i*1,"xshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+23579+i*1,"yshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+23596+i*1,"zshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 16,0);
    }
    tracep->declBus(c+23613,"xg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+23614,"yg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+23615,"zg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+23616,"xsum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23617,"xsum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23618,"xsum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23619,"xsum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23620,"xsum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23621,"ysum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23622,"ysum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23623,"ysum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23624,"ysum2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23625,"ysum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23626,"zg0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23627,"zg1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23628,"xout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23629,"yout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23630,"phaseout1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+71445,"BUFINDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71444,"NORMALIZEDDELAY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->declBus(c+23631,"xin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23632,"yin_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23633,"phasein_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk5 ");
    tracep->declBit(c+23634,"xdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+23635,"ydummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+23636,"zdummy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("reg_delay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71516,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23637,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+23638,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23639,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+23640,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+23641,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+23642,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("stage[0] ");
    tracep->declBus(c+23643,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23644,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23645,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23646,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23647,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23648,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23649,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23650,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23651,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23652,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23653,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[10] ");
    tracep->declBus(c+23654,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23655,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23656,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23657,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23658,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23659,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23660,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23661,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23662,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23663,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23664,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[11] ");
    tracep->declBus(c+23665,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23666,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23667,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23668,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23669,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23670,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23671,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23672,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23673,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23674,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23675,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[12] ");
    tracep->declBus(c+23676,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23677,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23678,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23679,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23680,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23681,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23682,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23683,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23684,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23685,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23686,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[13] ");
    tracep->declBus(c+23687,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23688,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23689,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23690,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23691,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23692,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23693,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23694,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23695,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23696,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23697,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[14] ");
    tracep->declBus(c+23698,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23699,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23700,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23701,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23702,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23703,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23704,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23705,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23706,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23707,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23708,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[15] ");
    tracep->declBus(c+23709,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23710,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23711,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23712,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23713,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23714,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23715,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23716,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23717,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23718,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23719,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[1] ");
    tracep->declBus(c+23720,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23721,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23722,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23723,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23724,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23725,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23726,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23727,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23728,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23729,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23730,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[2] ");
    tracep->declBus(c+23731,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23732,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23733,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23734,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23735,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23736,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23737,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23738,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23739,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23740,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23741,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[3] ");
    tracep->declBus(c+23742,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23743,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23744,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23745,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23746,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23747,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23748,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23749,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23750,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23751,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23752,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[4] ");
    tracep->declBus(c+23753,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23754,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23755,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23756,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23757,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23758,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23759,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23760,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23761,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23762,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23763,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[5] ");
    tracep->declBus(c+23764,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23765,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23766,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23767,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23768,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23769,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23770,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23771,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23772,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23773,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23774,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[6] ");
    tracep->declBus(c+23775,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23776,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23777,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23778,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23779,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23780,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23781,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23782,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23783,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23784,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23785,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[7] ");
    tracep->declBus(c+23786,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23787,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23788,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23789,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23790,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23791,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23792,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23793,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23794,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23795,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23796,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[8] ");
    tracep->declBus(c+23797,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23798,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23799,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23800,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23801,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23802,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23803,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23804,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23805,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23806,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23807,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("stage[9] ");
    tracep->declBus(c+23808,"ain",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+23809,"plus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23810,"xnext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23811,"ynext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23812,"znext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23813,"xplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23814,"xminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23815,"yplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23816,"yminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23817,"zplus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23818,"zminus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("freqcossinpdelay ");
    tracep->declBus(c+71481,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71551,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23819,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+23820,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+23821,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+23825,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+23829,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+23830,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3327,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->declQuad(c+23934,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23936,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23938,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23940,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+23942,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23943,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23944,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23945,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23946,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23947,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23948,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23949,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23950,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+23951,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23953,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+23955,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23956,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23957,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23958,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23959,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23960,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23961,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23962,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23963,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23964,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23965,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23966,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23967,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23968,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23969,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23970,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+23971,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+23972,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23974,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23976,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23978,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23980,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23982,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23984,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+23986,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+23988,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23989,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23990,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23991,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+23992,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+23993,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+23995,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+23997,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23998,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+23999,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24000,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24001,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24002,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24003,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24004,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24005,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24006,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24007,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24008,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24009,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24010,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24011,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24012,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24013,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+24014,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24016,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24018,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24020,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24022,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24024,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24026,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24028,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->declQuad(c+24030,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24032,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24034,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24036,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+24038,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24039,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24040,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24041,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+24042,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24043,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24044,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24045,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24046,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+24047,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24049,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+24051,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24052,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24053,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24054,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24055,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24056,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24057,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24058,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24059,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24060,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24061,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24062,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24063,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24064,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24065,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24066,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24067,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+24068,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24070,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24072,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24074,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24076,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24078,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24080,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24082,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+24084,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24085,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24086,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24087,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24088,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+24089,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24091,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+24093,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24094,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24095,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24096,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24097,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24098,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24099,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24100,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24101,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24102,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24103,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24104,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24105,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24106,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24107,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24108,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24109,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+24110,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24112,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24114,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24116,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24118,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24120,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24122,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24124,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[2] ");
    tracep->declQuad(c+24126,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24128,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24130,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24132,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+24134,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24135,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24136,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24137,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+24138,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24139,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24140,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24141,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24142,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+24143,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24145,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+24147,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24148,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24149,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24150,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24151,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24152,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24153,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24154,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24155,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24156,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24157,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24158,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24159,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24160,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24161,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24162,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24163,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+24164,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24166,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24168,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24170,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24172,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24174,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24176,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24178,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+24180,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24181,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24182,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24183,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24184,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+24185,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24187,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+24189,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24190,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24191,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24192,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24193,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24194,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24195,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24196,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24197,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24198,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24199,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24200,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24201,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24202,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24203,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24204,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24205,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+24206,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24208,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24210,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24212,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24214,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24216,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24218,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24220,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[3] ");
    tracep->declQuad(c+24222,"zr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24224,"zi1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24226,"zr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24228,"zi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+24230,"envxi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24231,"envyi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24232,"sinpi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24233,"cospi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("mult1 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+24234,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24235,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24236,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24237,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24238,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+24239,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24241,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+24243,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24244,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24245,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24246,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24247,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24248,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24249,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24250,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24251,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24252,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24253,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24254,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24255,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24256,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24257,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24258,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24259,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+24260,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24262,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24264,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24266,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24268,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24270,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24272,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24274,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mult2 ");
    tracep->declBus(c+71464,"XWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71464,"YWIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+24276,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24277,"xr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24278,"xi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24279,"yr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+24280,"yi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declQuad(c+24281,"zr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+24283,"zi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+24285,"xi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24286,"xi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24287,"xi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24288,"xi4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24289,"xr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24290,"xr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24291,"xr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24292,"xr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24293,"yi1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24294,"yi2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24295,"yi3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24296,"yr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24297,"yr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24298,"yr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+24299,"addcommon",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24300,"addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declBus(c+24301,"addi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    tracep->declQuad(c+24302,"mult0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24304,"multr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24306,"multi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24308,"zr_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24310,"zi_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24312,"common",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24314,"commonr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+24316,"commonr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("multidelay ");
    tracep->declBus(c+71445,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71552,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+24318,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+24319,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24320,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+24321,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBit(c+24322,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declBus(c+24323,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("phtime ");
    tracep->declBit(c+24324,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24325,"freq",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBus(c+24326,"tcnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+24327,"gatein",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24328,"phasetime",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 26,0);
    tracep->declBit(c+24329,"gateout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24330,"freq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+24331,"tcnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declQuad(c+24332,"phasetime_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 53,0);
    tracep->declBus(c+24334,"phasetime_r0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+24335,"phasetime_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+24336,"phasetime_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+24337,"phasetime_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
    tracep->declBus(c+24338,"gatesr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pinidelay ");
    tracep->declBus(c+71475,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71470,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+24339,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+24340,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24341,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+24342,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBit(c+24343,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+24344,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 169,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("envaddrdelay ");
    tracep->declBus(c+71466,"DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+71465,"LEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+24350,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+24351,"gate",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+24352,"din",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+24353,"dout",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+24354,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("usual ");
    tracep->declArray(c+24355,"shifter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 359,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
}
