

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 717 clock pin(s) of sequential element(s)
0 instances converted, 717 sequential instances remain driven by gated/generated clocks

============================================================================================ Gated/Generated Clocks =============================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                                         Explanation                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       NAND_FLASH_sb_0.CCC_0.CCC_INST                CCC                    702        NAND_FLASH_sb_0.nand_apb_wrapper_0.VeRRptcNt0_1[19]     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       NAND_FLASH_sb_0.FABOSC_0.I_RCOSC_25_50MHZ     RCOSC_25_50MHZ         15         NAND_FLASH_sb_0.CORERESETP_0.sdif0_areset_n_rcosc       No gated clock conversion method for cell cell:ACG4.SLE
=================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

