# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../teach_soc.srcs/sources_1/ip/clk_pll" \
"../../../../teach_soc.srcs/sources_1/ip/data_ram/sim/data_ram.v" \
"../../../../teach_soc.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" \
"../../../../teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" \
"../../../../teach_soc.srcs/sources_1/ip/clk_pll/clk_pll.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/ALU.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/D_E.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/E_M.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/F_D.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/M_W.v" \
"../../../../teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" \
"../../../../teach_soc.srcs/sources_1/new/confreg/confeg.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/control.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/cpu.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/cpu_part.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/forwarding_unit .v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/jal_mux.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/pre_read.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/regfile.v" \
"../../../../teach_soc.srcs/sources_1/new/myCPU/signextend.v" \
"../../../../teach_soc.srcs/sources_1/new/teach_soc_top.v" \
"../../../../teach_soc.srcs/sim_1/new/trace_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
