sch2hdl,-intstyle,ise,-family,spartan3a,-verilog,C:/a_max/davy_DSP_FPGA/FPGA_endat/spi_slave/par/spi_top.vf,-w,C:/a_max/davy_DSP_FPGA/FPGA_endat/spi_slave/par/spi_top.sch
