<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/interleave_manual_rnd.cpp:14:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" OldID="bb4.load.9," ID="x_inseq" BundleName="gmem" VarName="x_in" LoopLoc="../src/interleave_manual_rnd.cpp:14:5" LoopName="LOAD" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)" Length="9" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/interleave_manual_rnd.cpp:19:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 3 has been inferred" OldID="bb10.store.60," ID="yseq" BundleName="gmem" VarName="1" LoopLoc="../src/interleave_manual_rnd.cpp:19:5" LoopName="WRITE" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)" Length="3" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb1.store.3" VarName="_ZGVZ21interleave_manual_rndP6ap_intILi8EES1_bE1x" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb0.load.1" VarName="_ZGVZ21interleave_manual_rndP6ap_intILi8EES1_bE1x" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../src/interleave_manual_rnd.cpp:14:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb7.store.7" VarName="_ZZ21interleave_manual_rndP6ap_intILi8EES1_bE1x.2" LoopLoc="../src/interleave_manual_rnd.cpp:14:5" LoopName="LOAD" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../src/interleave_manual_rnd.cpp:14:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb6.store.7" VarName="_ZZ21interleave_manual_rndP6ap_intILi8EES1_bE1x.1" LoopLoc="../src/interleave_manual_rnd.cpp:14:5" LoopName="LOAD" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../src/interleave_manual_rnd.cpp:14:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb5.store.7" VarName="_ZZ21interleave_manual_rndP6ap_intILi8EES1_bE1x.0" LoopLoc="../src/interleave_manual_rnd.cpp:14:5" LoopName="LOAD" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BadAccessLenMissed" src_info="../src/interleave_manual_rnd.cpp:14:5" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" ID="x_inseq" BundleName="gmem" VarName="x_in" LoopLoc="../src/interleave_manual_rnd.cpp:14:5" LoopName="LOAD" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BadAccessLenMissed" src_info="../src/interleave_manual_rnd.cpp:19:5" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" ID="yseq" BundleName="gmem" VarName="1" LoopLoc="../src/interleave_manual_rnd.cpp:19:5" LoopName="WRITE" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/interleave_manual_rnd.cpp:14:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 8 in loop 'LOAD' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="../src/interleave_manual_rnd.cpp:14:5" LoopName="LOAD" Length="9" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/interleave_manual_rnd.cpp:19:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 3 and bit width 8 in loop 'WRITE' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="../src/interleave_manual_rnd.cpp:19:5" LoopName="WRITE" Length="3" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

