module Control (
    input [5:0] opcode,
    output reg RegDst,
    output reg ALUSrc,
    output reg MemtoReg,
    output reg RegWrite,
    output reg MemRead,
    output reg MemWrite,
    output reg Branch,
    output reg Jal,
    output reg [1:0] ALUOp
);
    always @(*) begin
        case (opcode)
            6'b000000: begin // R-type
                RegDst    = 1;
                ALUSrc    = 0;
                MemtoReg  = 0;
                RegWrite  = 1;
                MemRead   = 0;
                MemWrite  = 0;
                Branch    = 0;
                Jal       = 0;
                ALUOp     = 2'b10;
            end
            6'b100011: begin // lw
                RegDst    = 0;
                ALUSrc    = 1;
                MemtoReg  = 1;
                RegWrite  = 1;
                MemRead   = 1;
                MemWrite  = 0;
                Branch    = 0;
                Jal       = 0;
                ALUOp     = 2'b00;
            end
            6'b101011: begin // sw
                RegDst    = 0;
                ALUSrc    = 1;
                MemtoReg  = 0;
                RegWrite  = 0;
                MemRead   = 0;
                MemWrite  = 1;
                Branch    = 0;
                Jal       = 0;
                ALUOp     = 2'b00;
            end
            6'b000100: begin // beq
                RegDst    = 0;
                ALUSrc    = 0;
                MemtoReg  = 0;
                RegWrite  = 0;
                MemRead   = 0;
                MemWrite  = 0;
                Branch    = 1;
                Jal       = 0;
                ALUOp     = 2'b01;
            end
            6'b000011: begin // jal
                RegDst    = 0;    
                ALUSrc    = 0;    
                MemtoReg  = 0;    
                RegWrite  = 1;    
                MemRead   = 0;
                MemWrite  = 0;
                Branch    = 0;
                Jal       = 1;    
                ALUOp     = 2'b00; 
            end
            default: begin // nop o instrucci√≥n desconocida
                RegDst    = 0;
                ALUSrc    = 0;
                MemtoReg  = 0;
                RegWrite  = 0;
                MemRead   = 0;
                MemWrite  = 0;
                Branch    = 0;
                Jal       = 0;
                ALUOp     = 2'b00;
            end
        endcase
    end
endmodule
