<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07298191-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07298191</doc-number>
<kind>B2</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>11353790</doc-number>
<date>20060214</date>
</document-id>
</application-reference>
<us-application-series-code>11</us-application-series-code>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>03</class>
<subclass>L</subclass>
<main-group>7</main-group>
<subgroup>06</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>327158</main-classification>
<further-classification>327156</further-classification>
</classification-national>
<invention-title id="d0e43">Reset-free delay-locked loop</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>4503536</doc-number>
<kind>A</kind>
<name>Panzer</name>
<date>19850300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>4539602</doc-number>
<kind>A</kind>
<name>Okano</name>
<date>19850900</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>386 88</main-classification></classification-national>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>4542354</doc-number>
<kind>A</kind>
<name>Robinton et al.</name>
<date>19850900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>4805192</doc-number>
<kind>A</kind>
<name>Confalonieri et al.</name>
<date>19890200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>4974184</doc-number>
<kind>A</kind>
<name>Avra</name>
<date>19901100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>5072195</doc-number>
<kind>A</kind>
<name>Graham et al.</name>
<date>19911200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>5202978</doc-number>
<kind>A</kind>
<name>Nozuyama</name>
<date>19930400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>5223755</doc-number>
<kind>A</kind>
<name>Richley</name>
<date>19930600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>5329252</doc-number>
<kind>A</kind>
<name>Major</name>
<date>19940700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>5561660</doc-number>
<kind>A</kind>
<name>Kotowski et al.</name>
<date>19961000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>5572099</doc-number>
<kind>A</kind>
<name>Carobolante</name>
<date>19961100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>5663665</doc-number>
<kind>A</kind>
<name>Wang et al.</name>
<date>19970900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>5721547</doc-number>
<kind>A</kind>
<name>Longo</name>
<date>19980200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>5854575</doc-number>
<kind>A</kind>
<name>Fiedler et al.</name>
<date>19981200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>5936900</doc-number>
<kind>A</kind>
<name>Hii et al.</name>
<date>19990800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00016">
<document-id>
<country>US</country>
<doc-number>5994934</doc-number>
<kind>A</kind>
<name>Yoshimura et al.</name>
<date>19991100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00017">
<document-id>
<country>US</country>
<doc-number>6239634</doc-number>
<kind>B1</kind>
<name>McDonagh</name>
<date>20010500</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>327158</main-classification></classification-national>
</citation>
<citation>
<patcit num="00018">
<document-id>
<country>US</country>
<doc-number>6437616</doc-number>
<kind>B1</kind>
<name>Antone et al.</name>
<date>20020800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00019">
<document-id>
<country>US</country>
<doc-number>6633190</doc-number>
<kind>B1</kind>
<name>Alvandpour et al.</name>
<date>20031000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00020">
<document-id>
<country>US</country>
<doc-number>6822484</doc-number>
<kind>B1</kind>
<name>Boerstler</name>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00021">
<document-id>
<country>US</country>
<doc-number>2003/0076142</doc-number>
<kind>A1</kind>
<name>Ko</name>
<date>20030400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>327158</main-classification></classification-national>
</citation>
<citation>
<nplcit num="00022">
<othercit>Lee, T.H., et al., “A 155-MHz Clock Recovery Delay- and Phase-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1736-1746.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00023">
<othercit>Co, R.S., et al., “Optimization of Phase-Locked Loop Performance in Data Recovery Systems,” IEEE Journal of Solid-State Circuits, vol. 29, No. 9, Sep. 1994, pp. 1022-1034.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00024">
<othercit>Maneatis, J.G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1723-1732.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
</references-cited>
<number-of-claims>20</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>327158</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>327156</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>386 88</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>4</number-of-drawing-sheets>
<number-of-figures>7</number-of-figures>
</figures>
<us-related-documents>
<continuation>
<relation>
<parent-doc>
<document-id>
<country>US</country>
<doc-number>PCT/SG03/00213</doc-number>
<kind>00</kind>
<date>20030908</date>
</document-id>
<parent-status>PENDING</parent-status>
</parent-doc>
<child-doc>
<document-id>
<country>US</country>
<doc-number>11353790</doc-number>
</document-id>
</child-doc>
</relation>
</continuation>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20060132205</doc-number>
<kind>A1</kind>
<date>20060622</date>
</document-id>
</related-publication>
</us-related-documents>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Wu</last-name>
<first-name>Hai Jie</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<nationality>
<country>SG</country>
</nationality>
<residence>
<country>SG</country>
</residence>
</applicant>
<applicant sequence="002" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Tan</last-name>
<first-name>Kiat How</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<nationality>
<country>SG</country>
</nationality>
<residence>
<country>SG</country>
</residence>
</applicant>
<applicant sequence="003" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Koh</last-name>
<first-name>Chin Yeong</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<nationality>
<country>SG</country>
</nationality>
<residence>
<country>SG</country>
</residence>
</applicant>
</applicants>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Slater &amp; Matsil, L.L.P.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>Infineon Technologies AG</orgname>
<role>03</role>
<address>
<city>Munich</city>
<country>DE</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Nguyen</last-name>
<first-name>Linh My</first-name>
<department>2816</department>
</primary-examiner>
<assistant-examiner>
<last-name>Cheng</last-name>
<first-name>Diana J</first-name>
</assistant-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A delay locked loop (DLL) includes a delay unit configured to delay an input clock signal by a specified amount to produce a delayed clock signal. A phase detector receives as input the input clock signal and the delayed clock signal and outputs a signal proportional to the phase difference between the input clock signal and the delayed clock signal to provide a control voltage for adjusting the delay to the specified amount. A pulse swallower removes a pulse from the input clock signal or from the delayed clock signal to reverse the direction of the control signal.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="109.81mm" wi="252.56mm" file="US07298191-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="259.76mm" wi="166.54mm" orientation="landscape" file="US07298191-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="218.52mm" wi="133.35mm" file="US07298191-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="234.36mm" wi="128.27mm" file="US07298191-20071120-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="123.02mm" wi="123.02mm" file="US07298191-20071120-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?RELAPP description="Other Patent Relations" end="lead"?>
<p id="p-0002" num="0001">This application is a continuation of co-pending International Application No. PCT/SG2003/000213, filed Sep. 8, 2003, which designated the United States and was published in English, which application is incorporated herein by reference.</p>
<?RELAPP description="Other Patent Relations" end="tail"?>
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">TECHNICAL FIELD</heading>
<p id="p-0003" num="0002">The invention relates to the field of clock generation and more particularly to delay-locked loops for clock generation.</p>
<heading id="h-0002" level="1">BACKGROUND</heading>
<p id="p-0004" num="0003"><figref idref="DRAWINGS">FIG. 1</figref> shows a delay-locked loop (DLL) <b>101</b> of the prior art (see U.S. Pat. No. 6,239,634 to McDonagh, for example). The DLL <b>101</b> comprises a phase frequency detector (PFD) <b>103</b>, a charge pump <b>105</b>, a loop filter (loop capacitor) <b>107</b> and a voltage controlled delay line (VCDL) <b>109</b>. The VCDL <b>109</b> can include n stages, each stage contributing a certain amount of delay to the overall delay. The DLL <b>101</b> receives a reference clock signal (input clock signal) <b>111</b> and generates an output clock signal <b>113</b> that has its phase delayed by a fraction of a period of the reference clock signal <b>111</b>.</p>
<p id="p-0005" num="0004">The PFD <b>103</b> receives, on its input terminals, the reference clock signal <b>111</b> and the output clock signal <b>113</b>. In a conventional arrangement, the PFD <b>103</b> is a rising edge detector that compares the rising edges of the two clock signals. Based on this comparison, the PFD <b>103</b> generates one of three states. If the phases of the two signals differ by the desired amount, then the loop is “locked”. Neither the UP nor the DOWN signal is asserted and the delay of the VCDL remains the same. If the reference clock signal <b>111</b> leads the output clock signal <b>113</b> by more than the desired amount, then the delay of the DLL <b>101</b> is too much. If the reference clock signal <b>111</b> lags the output clock signal <b>113</b> by more than the desired amount, then the delay of the DLL <b>101</b> is too little. The detector <b>103</b> then outputs an UP or a DOWN signal (depending on the particular circuit design) proportional to the phase difference between the reference clock signal <b>111</b> and the output clock signal <b>113</b>. The UP and DOWN signals typically take the form of pulses having a width or duration corresponding to the timing difference between the rising edges of the reference and output clock signals. The UP and DOWN signals are output to the charge pump <b>105</b> through two separate lines.</p>
<p id="p-0006" num="0005">The charge pump <b>105</b> generates a current Icp <b>115</b> that controls the voltage of the loop filter <b>107</b> and thereby the delay of the VCDL <b>109</b>. The current <b>115</b> is dependent on the signal output by the PFD <b>103</b>. If the charge pump <b>105</b> receives an UP signal from the PFD <b>103</b>, Icp <b>115</b> is increased. If the charge pump <b>105</b> receives a DOWN signal from the PFD <b>103</b>, Icp <b>115</b> is decreased. If neither an UP nor a DOWN signal is received, indicating that the clock signals have the desired phase difference, the charge pump <b>105</b> does not adjust Icp <b>115</b>.</p>
<p id="p-0007" num="0006">The loop filter <b>107</b> is positioned between the charge pump <b>105</b> and the VCDL <b>109</b>. An UP signal from the PFD <b>103</b> results in an increase of the voltage Vloop <b>117</b> on the loop filter <b>107</b>, while a DOWN signal from the PFD <b>103</b> results in a decrease of the voltage Vloop <b>117</b> on the loop filter <b>107</b>. Vloop <b>117</b> is applied to the VCDL <b>109</b>. The VCDL <b>109</b> can be comprised of a voltage-to-current converter, which then supplies a current to a current controlled delay line to control the delay. The loop filter <b>107</b> also removes out-of-band, interfering signals before application of Vloop <b>117</b> to the VCDL <b>109</b>. A common configuration for the loop filter <b>107</b> in the DLL <b>101</b> is a simple single-pole, low-pass filter that can be realized with a single capacitor.</p>
<p id="p-0008" num="0007">The output clock signal <b>113</b> is looped back to the PFD <b>103</b> to facilitate the delay-locked loop operation. The DLL <b>101</b> thus compares the reference clock signal <b>111</b> phase to the output clock signal <b>113</b> phase and adjusts the detected phase difference between the two to a desired amount by adjusting the delay of the VCDL <b>109</b>.</p>
<p id="p-0009" num="0008">The prior-art DLL <b>101</b> faces lock problems. In order to prevent a false lock to a zero or incorrect phase, the initial state of the DLL <b>101</b> must be well defined so that the leading edge of the output clock signal <b>113</b> is delayed between ½ a period and 1½ periods. Additionally, a reset signal must be applied if the input frequency is changed.</p>
<p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. 4</figref> illustrates the lock-to-zero problem of the prior art. As can be seen, the fed-back output clock signal <b>113</b> has a phase, which is delayed by a small amount relative to the reference clock signal <b>111</b>. The PFD <b>103</b> outputs an up signal <b>403</b> to the charge pump <b>105</b>, increasing the voltage Vloop <b>117</b> in order to decrease the delay of the fed-back output clock signal <b>113</b>. However, the Vloop <b>117</b> cannot increase enough and the DLL <b>201</b> becomes stuck, or locked-to-zero trying to achieve the zero phase delay.</p>
<p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. 6</figref> illustrates the false locking of the prior-art DLL. Due to the false locking, the reference clock signal <b>111</b> has a phase, which is delayed relative to fed-back output clock signal <b>113</b>. The PFD <b>103</b> outputs a down signal <b>503</b> to the charge pump <b>105</b>, decreasing the voltage Vloop <b>117</b> in order to increase the delay of the fed-back output clock signal <b>113</b>.</p>
<p id="p-0012" num="0011">McDonagh provides a circuit providing correct start-up and locking of the DLL circuit, but still requires that the DLL be biased to the smallest delay value. If the reference clock signal frequency is changed, then the DLL needs to be reset.</p>
<p id="p-0013" num="0012">It would be desirable to have a DLL that would, without being reset, achieve correct startup and lock to the correct phase even if the reference clock signal frequency is changed.</p>
<heading id="h-0003" level="1">SUMMARY OF THE INVENTION</heading>
<p id="p-0014" num="0013">The present invention provides a DLL that does not require reset to achieve correct startup and that locks to the correct phase even when the reference frequency is changed. The present invention achieves these features by setting the boundaries at both sides of the VCDL, and by using a pulse swallow technique to reverse the direction of the PFD.</p>
<p id="p-0015" num="0014">In a preferred embodiment, the invention is for a delay locked loop (DLL) including a delay unit configured to delay an input clock signal by a specified amount to produce a delayed clock signal. A phase detector receives as input the input clock signal and the delayed clock signal and outputs a signal proportional to the phase difference between the input clock signal and the delayed clock signal to provide a control voltage for adjusting the delay to the specified amount. A pulse swallower removes a pulse from the input clock signal or from the delayed clock signal to reverse the direction of the control signal.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0016" num="0015">Further preferred features of the invention will now be described for the sake of example only with reference to the following figures, in which:</p>
<p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. 1</figref> shows a delay-locked loop (DLL) of the prior art;</p>
<p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. 2</figref> shows a DLL of the present invention for preventing lock to zero error and false locking;</p>
<p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. 3</figref> illustrates how the lock to zero detector illustrated in <figref idref="DRAWINGS">FIG. 2</figref> functions as a comparator;</p>
<p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. 4</figref> illustrates the prior-art lock-to-zero problem of the DLL of <figref idref="DRAWINGS">FIG. 1</figref>;</p>
<p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. 5</figref> illustrates the lock-to-zero problem solved by the invention of <figref idref="DRAWINGS">FIG. 2</figref>;</p>
<p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. 6</figref> illustrates the prior-art false locking problem of the DLL of <figref idref="DRAWINGS">FIG. 1</figref>; and</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. 7</figref> illustrates the false locking problem solved by the invention of <figref idref="DRAWINGS">FIG. 2</figref>.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0005" level="1">DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS</heading>
<p id="p-0024" num="0023">A DLL <b>201</b> of the present invention is shown in <figref idref="DRAWINGS">FIG. 2</figref>. The prior art DLL <b>101</b> of <figref idref="DRAWINGS">FIG. 1</figref> is modified by adding three additional circuit blocks. These blocks are a lock to zero detector <b>203</b>, a false lock detector <b>205</b> and a pulse swallower <b>207</b>.</p>
<p id="p-0025" num="0024">In the examples, it is assumed that increasing the voltage Vloop <b>117</b> decreases the delay of the VCDL <b>109</b> and decreasing the voltage Vloop <b>117</b> increases the delay of the VCDL <b>109</b>. However, when other circuits are used for the VCDL the opposite can be true.</p>
<p id="p-0026" num="0025">The lock to zero detector <b>203</b> detects “lock to zero” error. In the prior-art circuit <b>101</b> of the <figref idref="DRAWINGS">FIG. 1</figref>, the “lock to zero” error can occur if the delay of the output clock signal <b>113</b> is less than ½ period (π radians) relative to the reference clock signal <b>111</b> when the PFD <b>103</b> first detects the reference clock signal <b>111</b>, following reset. In this case, the DLL <b>101</b> will keep decreasing the delay of the VCDL <b>109</b> in order to achieve lock, and the DLL <b>101</b> will attempt to lock to zero delay. This is not possible to achieve since it is impossible to have no delay in a circuit, so the DLL <b>101</b> will not be able to lock (thus the “lock to zero” error).</p>
<p id="p-0027" num="0026">The lock to zero detector <b>203</b> functions as a comparator (see <figref idref="DRAWINGS">FIG. 3</figref>). It compares Vloop <b>117</b> to a reference voltage Vref <b>209</b>. If Vloop&gt;Vref then a lock_to_zero_o signal (active High) <b>211</b> is generated, which is sent to the pulse swallower <b>207</b>.</p>
<p id="p-0028" num="0027">The false lock detector <b>205</b> prevents the DLL <b>201</b> from locking to the wrong phase (e.g., 4π, 6π, etc.). False locking of the DLL <b>101</b> of <figref idref="DRAWINGS">FIG. 1</figref> can occur if the delay in the VCDL <b>109</b> is too great. The false lock detector <b>205</b> uses the plurality of phases <b>213</b> from the VCDL <b>109</b> to determine whether the DLL <b>101</b> is locked to a false phase. If such a false lock occurs, a false_lock_o signal <b>215</b> is generated and sent to the pulse swallower <b>207</b>.</p>
<p id="p-0029" num="0028">The pulse swallower <b>207</b> functions to remove a pulse from the reference clock signal <b>111</b>, if the lock_to_zero_o signal <b>211</b> goes to high (indicating that Vloop <b>117</b> has increased too much). By doing so, the direction of the PFD <b>103</b> output is reversed from an up signal to a down signal to decrease the delay of the VCDL <b>109</b>.</p>
<p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. 5</figref> shows the effect of the present invention when the lock_to_zero_o signal <b>211</b> goes to high (indicating that Vloop <b>117</b> has increased too much). In response to the lock_to_zero_o signal <b>211</b> going to high, the pulse swallower <b>207</b> removes a pulse from the reference clock signal <b>111</b>. By removing the pulse, the fed-back output clock signal <b>113</b> appears to lead the reference clock signal <b>111</b> and the direction of the PFD <b>103</b> up signal <b>403</b> is reversed to become a PFD <b>103</b> down signal <b>503</b> having a width from a leading edge of the reference clock signal <b>111</b> to a leading edge of the output clock signal <b>113</b>. Thus, the Vloop <b>117</b> is decreased to increase the delay and prevent the DLL <b>201</b> from becoming stuck.</p>
<p id="p-0031" num="0030">The pulse swallower <b>207</b> also functions to remove a pulse from the output clock signal <b>113</b> if the false_lock_o signal <b>215</b> goes high (indicating that the DLL <b>101</b> is locked to a false phase). By doing so, the direction of the PFD <b>103</b> output is reversed from a down signal to an up signal to increase the delay of the VCDL <b>109</b>.</p>
<p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. 7</figref> shows the effect of the present invention when the false_lock_o signal <b>215</b> goes to high. In response to the false_lock_o signal <b>215</b> going to high, the pulse swallower <b>207</b> removes a pulse from the fed-back output clock signal <b>113</b>. By removing the pulse, the direction of the PFD <b>103</b> down signal <b>503</b> is reversed to become a PFD <b>103</b> up signal <b>403</b> having a width from a leading edge of the output clock signal <b>113</b> to a leading edge of the reference clock signal <b>111</b>. Thus, the Vloop <b>117</b> is increased to decrease the delay of the DLL <b>201</b> to prevent locking on the wrong phase.</p>
<p id="p-0033" num="0032">With the help of these circuits <b>203</b>, <b>205</b> and <b>207</b>, the DLL <b>201</b> initial condition can be set at any point. Also, the reference clock signal can be changed without resetting the DLL <b>201</b>.</p>
<p id="p-0034" num="0033">The present invention may be embodied in other forms without departing from its spirit and scope. The embodiments described above are therefore illustrative and not restrictive, since the scope of the invention is determined by the appended claims rather then by the foregoing description, and all changes that fall within the meaning and range of equivalency of the claims are to be embraced within their scope.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A delay locked loop (DLL) comprising:
<claim-text>a delay unit configured to delay an input clock signal by a specified amount to produce a delayed clock signal;</claim-text>
<claim-text>a phase detector for receiving as input the input clock signal and the delayed clock signal and for outputting a control signal proportional to the phase difference between the input clock signal and the delayed clock signal to adjust the delay to the specified amount; and</claim-text>
<claim-text>a pulse swallower for removing a pulse from the input clock signal or from the delayed clock signal to reverse a direction of the control signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The DLL of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the pulse is removed from the input clock signal to prevent DLL from attempting to lock the delayed clock signal to zero.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The DLL of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the pulse is removed from the delayed clock signal to prevent a false lock.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The DLL of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the DLL does not need to be reset to prevent a false lock.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The DLL of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the delay unit includes a voltage controlled delay line.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The DLL of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the control signal is output to a charge pump and a loop capacitor for adjusting a voltage provided to the voltage controlled delay line.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The DLL of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the pulse is removed from the input clock signal and the direction of the control signal is reversed from an up signal to a down signal having a width from a leading edge of the input clock signal to a leading edge of the output clock signal.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The DLL of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the pulse is removed from the input clock signal and the direction of the control signal is reversed from an up signal to a down signal having a width from a leading edge of the output clock signal to a leading edge of the input clock signal.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The DLL of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the pulse is removed from the input clock signal and the direction of the control signal is reversed from a down signal to an up signal having a width from a leading edge of the input clock signal to a leading edge of the output clock signal.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The DLL of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the pulse is removed from the input clock signal and the direction of the control signal is reversed from a down signal to an up signal having a width from a leading edge of the output clock signal to a leading edge of the input clock signal.</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. A delay lock loop (DLL) comprising:
<claim-text>a phase detector having a first input and a second input;</claim-text>
<claim-text>a charge pump with an input coupled to an output of the phase detector;</claim-text>
<claim-text>a loop filter with an input coupled to an output of the charge pump;</claim-text>
<claim-text>a variable delay with a first input coupled to an output of the loop filter, the variable delay further including a second input coupled to a clock node;</claim-text>
<claim-text>a pulse swallower with an input coupled to an output of the variable delay, the pulse swallower further including a first output coupled to the first input of the phase detector and a second output coupled to the second input of the phase detector; and</claim-text>
<claim-text>a lock to zero detector coupled between the loop filter and the pulse swallower.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The DLL of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising a false lock detector coupled between the variable delay and the pulse swallower.</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. The DLL of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the lock to zero detector comprises a comparator.</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The DLL of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the loop filter comprises a loop capacitor.</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. A method of generating a clock signal, the method comprising:
<claim-text>providing an input clock signal;</claim-text>
<claim-text>delaying the input clock signal by a specified amount to produce a delayed clock signal;</claim-text>
<claim-text>detecting a phase difference between the input clock signal and the delayed clock signal;</claim-text>
<claim-text>generating a control signal proportional to the phase difference between the input clock signal and the delayed clock signal;</claim-text>
<claim-text>adjusting an amount of delay in the delaying step based upon the control signal; and</claim-text>
<claim-text>removing a pulse from the input clock signal or from the delayed clock signal to reverse a direction of the control signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising changing a frequency of the input clock signal, wherein a delay of the delay clock signal can be locked to a delay of the input clock signal without use of a reset operation.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the pulse is removed from the input clock signal and the direction of the control signal is reversed from an up signal to a down signal having a width from a leading edge of the input clock signal to a leading edge of the delayed clock signal.</claim-text>
</claim>
<claim id="CLM-00018" num="00018">
<claim-text>18. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the pulse is removed from the input clock signal and the direction of the control signal is reversed from an up signal to a down signal having a width from a leading edge of the delayed clock signal to a leading edge of the input clock signal.</claim-text>
</claim>
<claim id="CLM-00019" num="00019">
<claim-text>19. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the pulse is removed from the input clock signal and the direction of the control signal is reversed from a down signal to an up signal having a width from a leading edge of the input clock signal to a leading edge of the delayed clock signal.</claim-text>
</claim>
<claim id="CLM-00020" num="00020">
<claim-text>20. The DLL of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the pulse is removed from the input clock signal and the direction of the control signal is reversed from a down signal to an up signal having a width from a leading edge of the delayed clock signal to a leading edge of the input clock signal.</claim-text>
</claim>
</claims>
</us-patent-grant>
