// Seed: 3494394260
module module_0 (
    id_1
);
  inout wire id_1;
  supply1 id_2 = 1;
  uwire id_3;
  tri id_4;
  assign id_4 = 1'd0;
  assign id_4 = 1;
  assign id_1 = 1 - id_3;
  assign id_2 = id_4 | id_2;
  for (id_5 = 1; (id_4); id_1 = id_2) begin
    id_6 :
    assert property (@(posedge id_2) id_2)
    else;
  end
  always @(posedge (1));
  wire id_7;
  assign id_3 = 1;
  wire id_8 = id_7, id_9, id_10;
endmodule
module module_1 (
    input tri id_0
);
  assign id_2 = id_0;
  always begin
    id_2 = 1'b0;
  end
  wire id_3, id_4, id_5, id_6;
  wand id_7 = id_7;
  module_0(
      id_4
  );
  assign id_7 = 1;
endmodule
