# vsim -c -modelsimini modelsim.ini -coverage -voptargs="+acc +cover=bcestdxf" -sv_lib D:/Questasim/QuestaSim_10.7c/uvm-1.1d/win64/uvm_dpi -wlf usb_uvm.wlf -debugDB -do "do D:/DVT/DVT_Install_package/dvt_eclipse/libs/dvt_debug_tcl/dvt_debug.tcl" -uvmcontrol=all "+UVM_TESTNAME=basetest" "+UVM_DEBUG" "+UVM_VERBOSITY=UVM_FULL" "+UVM_PHASE_TRACE" "+UVM_CONFIG_DB_TRACE" "+UVM_NO_RELNOTES" "+UVM_RECORD=1" work.top 
# Start time: 17:04:01 on May 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# QuestaSim-64 vopt 10.7c Compiler 2018.08 Aug 18 2018
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# QuestaSim-64 vopt 10.7c Compiler 2018.08 Aug 18 2018
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: ../top.sv(16): (vopt-2685) [TFMPC] - Too few port connections for 'usb_link_top_inst'.  Expected 39, found 38.
# ** Warning: ../top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'crc16_err'.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Note: (vopt-143) Recognized 1 FSM in module "crc5_t(fast)".
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: ../a_design/usb_link_top.v(75): (vopt-2685) [TFMPC] - Too few port connections for 'control_t_u0'.  Expected 21, found 20.
# ** Warning: ../a_design/usb_link_top.v(75): (vopt-2718) [TFMPC] - Missing connection for port 'tx_pid'.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# ** Warning: (vopt-2006) Ambiguous options , toggle and extended toggle both specified.
# The option extended toggle is selected.
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.global_pkg(fast)
# Loading work.uvm_pkg(fast)
# Loading work.dvt_chs_sv_unit(fast)
# Loading work.top(fast)
# Loading work.phy_if(fast)
# Loading work.link_if(fast)
# Loading work.reg_if(fast)
# Loading work.usb_link_top(fast)
# Loading work.control_t(fast)
# Loading work.link_control(fast)
# Loading work.crc5_r(fast)
# Loading work.crc5(fast)
# Loading work.crc5_t(fast)
# Loading work.crc16_r(fast)
# Loading work.crc16(fast)
# Loading work.questa_uvm_pkg(fast)
# Loading work.phy_if(fast)
# Loading work.link_if(fast)
# Loading work.reg_if(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /dvt_chs_sv_unit File: ../env/agent/monitor/link_mon.sv Line: 12
# ** Warning: (vsim-3764) Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /dvt_chs_sv_unit File: ../env/agent/monitor/phy_mon.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'delay_threshole'. The port definition is at: ../a_design/usb_link_top.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /top/usb_link_top_inst File: ../top.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'time_threshold'. The port definition is at: ../a_design/usb_link_top.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /top/usb_link_top_inst File: ../top.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ms'. The port definition is at: ../a_design/usb_link_top.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /top/usb_link_top_inst File: ../top.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'self_addr'. The port definition is at: ../a_design/usb_link_top.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /top/usb_link_top_inst File: ../top.sv Line: 16
# ** Warning: (vsim-3764) Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /dvt_chs_sv_unit::link_driver File: ../env/agent/driver/link_driver.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /dvt_chs_sv_unit::link_driver File: ../env/agent/driver/link_driver.sv Line: 12
# ** Warning: (vsim-3764) Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /dvt_chs_sv_unit::phy_driver File: ../env/agent/driver/phy_driver.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /dvt_chs_sv_unit::phy_driver File: ../env/agent/driver/phy_driver.sv Line: 12
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Program Files\MinGW64\bin\gcc.exe set from the PATH environment variable.
# Loading C:/Users/77996/AppData/Local/Temp\77996@DRAGONDREAM_dpi_8640\win64_gcc-4.9.2\vsim_auto_compile.dll
# Loading D:/Questasim/QuestaSim_10.7c/uvm-1.1d/win64/uvm_dpi.dll
# ** Note: (vsim-8900) Creating design debug database usb_uvm.dbg.
# do D:/DVT/DVT_Install_package/dvt_eclipse/libs/dvt_debug_tcl/dvt_debug.tcl
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration '.recording_detail' (type int) read by  = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration '.recording_detail' (type reg signed[4095:0]) read by  = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration '.recording_detail' (type int) set by  = (int) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration '.recording_detail' (type reg signed[4095:0]) set by  = (reg signed[4095:0]) 1
# Break in Function compute_crc16 at ../c_pkg_and_configs/global_pkg.sv line 80
# Stopped at ../c_pkg_and_configs/global_pkg.sv line 80
# Break in Module top at ../top.sv line 110
# Stopped at ../top.sv line 110
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration '*.phy_vif' (type virtual phy_if) set by  = (virtual phy_if) /top/phy_if_i
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration '*.link_vif' (type virtual link_if) set by  = (virtual link_if) /top/link_if_i
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration '*.reg_vif' (type virtual reg_if) set by  = (virtual reg_if) /top/reg_if_i
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration '*.usb_cfg' (type class usb_config) set by  = (class usb_config) null null null
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.recording_detail' (type reg signed[4095:0]) read by uvm_test_top = (reg signed[4095:0]) 1
# UVM_INFO @ 0: reporter [RNTST] Running test basetest...
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'common' (id=27) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'common' (id=27) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.build' (id=45) Scheduled from phase common
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'common.build' (id=45) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.usb_sbd_i.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.usb_sbd_i = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.is_active' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.mon.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.mon = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.mon.ap.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.mon.ap = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.mon.ap.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.mon.ap = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.driver.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.driver = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.driver.seq_item_port.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.driver.seq_item_port = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.driver.seq_item_port.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.driver.seq_item_port = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.driver.rsp_port.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.driver.rsp_port = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.driver.rsp_port.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.driver.rsp_port = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.rsp_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.rsp_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.rsp_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.rsp_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.put_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.put_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.put_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.put_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.get_peek_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.get_peek_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.get_peek_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.get_peek_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.put_ap.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.put_ap = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.put_ap.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.put_ap = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.get_ap.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.get_ap = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.get_ap.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.get_ap = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.analysis_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.analysis_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.analysis_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.sqr_rsp_analysis_fifo.analysis_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.req_fifo.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.req_fifo = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.req_fifo.put_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.req_fifo.put_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.req_fifo.put_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.req_fifo.put_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.req_fifo.get_peek_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.req_fifo.get_peek_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.req_fifo.get_peek_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.req_fifo.get_peek_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.req_fifo.put_ap.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.req_fifo.put_ap = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.req_fifo.put_ap.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.req_fifo.put_ap = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.req_fifo.get_ap.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.req_fifo.get_ap = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.req_fifo.get_ap.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.req_fifo.get_ap = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.seq_item_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.seq_item_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.seq_item_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr.seq_item_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.cov.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.cov = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.cov.analysis_imp.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.cov.analysis_imp = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.cov.analysis_imp.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.cov.analysis_imp = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.driver.link_vif' (type virtual link_if) read by uvm_test_top.env.link_agent_i.driver = (virtual link_if) /top/link_if_i
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.driver.usb_cfg' (type class usb_config) read by uvm_test_top.env.link_agent_i.driver = (class usb_config) null null null
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.mon.link_vif' (type virtual link_if) read by uvm_test_top.env.link_agent_i.mon = (virtual link_if) /top/link_if_i
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.default_sequence' (type string) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.count' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.max_random_count' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.max_random_depth' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.pound_zero_count' (type reg signed[4095:0]) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.is_active' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.mon.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.mon = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.mon.ap.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.mon.ap = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.mon.ap.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.mon.ap = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.driver.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.driver = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.driver.seq_item_port.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.driver.seq_item_port = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.driver.seq_item_port.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.driver.seq_item_port = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.driver.rsp_port.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.driver.rsp_port = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.driver.rsp_port.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.driver.rsp_port = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.rsp_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.rsp_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.rsp_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.rsp_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.put_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.put_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.put_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.put_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.get_peek_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.get_peek_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.get_peek_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.get_peek_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.put_ap.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.put_ap = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.put_ap.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.put_ap = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.get_ap.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.get_ap = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.get_ap.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.get_ap = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.analysis_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.analysis_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.analysis_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.sqr_rsp_analysis_fifo.analysis_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.req_fifo.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.req_fifo = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.req_fifo.put_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.req_fifo.put_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.req_fifo.put_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.req_fifo.put_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.req_fifo.get_peek_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.req_fifo.get_peek_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.req_fifo.get_peek_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.req_fifo.get_peek_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.req_fifo.put_ap.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.req_fifo.put_ap = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.req_fifo.put_ap.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.req_fifo.put_ap = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.req_fifo.get_ap.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.req_fifo.get_ap = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.req_fifo.get_ap.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.req_fifo.get_ap = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.seq_item_export.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.seq_item_export = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.seq_item_export.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr.seq_item_export = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.cov.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.cov = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.cov.analysis_imp.recording_detail' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.cov.analysis_imp = (reg signed[4095:0]) 1
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.cov.analysis_imp.check_connection_relationships' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.cov.analysis_imp = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.driver.phy_vif' (type virtual phy_if) read by uvm_test_top.env.phy_agent_i.driver = (virtual phy_if) /top/phy_if_i
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.driver.usb_cfg' (type class usb_config) read by uvm_test_top.env.phy_agent_i.driver = (class usb_config) null null /top/link_if_i
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.mon.phy_vif' (type virtual phy_if) read by uvm_test_top.env.phy_agent_i.mon = (virtual phy_if) /top/phy_if_i
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.default_sequence' (type string) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.count' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.max_random_count' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.max_random_depth' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.pound_zero_count' (type reg signed[4095:0]) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1499) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.build' (id=45) *** No pred to succ other than myself, so ending phase ***
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'common.build' (id=45) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'common.build' (id=45) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.connect' (id=57) Scheduled from phase common.build
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'common.connect' (id=57) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1499) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.connect' (id=57) *** No pred to succ other than myself, so ending phase ***
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'common.connect' (id=57) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'common.connect' (id=57) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.end_of_elaboration' (id=69) Scheduled from phase common.connect
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'common.end_of_elaboration' (id=69) Starting phase
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------
# Name                        Type                    Size  Value
# ---------------------------------------------------------------
# uvm_test_top                basetest                -     @486 
#   env                       usb_env                 -     @493 
#     link_agent_i            link_agent              -     @515 
#       cov                   link_cov                -     @677 
#         analysis_imp        uvm_analysis_imp        -     @684 
#           recording_detail  integral                32    'd1  
#         recording_detail    integral                32    'd1  
#       driver                link_driver             -     @545 
#         rsp_port            uvm_analysis_port       -     @560 
#           recording_detail  integral                32    'd1  
#         seq_item_port       uvm_seq_item_pull_port  -     @552 
#           recording_detail  integral                32    'd1  
#         recording_detail    integral                32    'd1  
#       mon                   link_mon                -     @530 
#         ap                  uvm_analysis_port       -     @537 
#           recording_detail  integral                32    'd1  
#         recording_detail    integral                32    'd1  
#       sqr                   link_sqr                -     @568 
#         rsp_export          uvm_analysis_export     -     @575 
#           recording_detail  integral                32    'd1  
#         seq_item_export     uvm_seq_item_pull_imp   -     @669 
#           recording_detail  integral                32    'd1  
#         recording_detail    integral                32    'd1  
#         arbitration_queue   array                   0     -    
#         lock_queue          array                   0     -    
#         num_last_reqs       integral                32    'd1  
#         num_last_rsps       integral                32    'd1  
#       recording_detail      integral                32    'd1  
#     phy_agent_i             phy_agent               -     @508 
#       cov                   phy_cov                 -     @848 
#         analysis_imp        uvm_analysis_imp        -     @855 
#           recording_detail  integral                32    'd1  
#         recording_detail    integral                32    'd1  
#       driver                phy_driver              -     @716 
#         rsp_port            uvm_analysis_port       -     @731 
#           recording_detail  integral                32    'd1  
#         seq_item_port       uvm_seq_item_pull_port  -     @723 
#           recording_detail  integral                32    'd1  
#         recording_detail    integral                32    'd1  
#       mon                   phy_mon                 -     @701 
#         ap                  uvm_analysis_port       -     @708 
#           recording_detail  integral                32    'd1  
#         recording_detail    integral                32    'd1  
#       sqr                   phy_sqr                 -     @739 
#         rsp_export          uvm_analysis_export     -     @746 
#           recording_detail  integral                32    'd1  
#         seq_item_export     uvm_seq_item_pull_imp   -     @840 
#           recording_detail  integral                32    'd1  
#         recording_detail    integral                32    'd1  
#         arbitration_queue   array                   0     -    
#         lock_queue          array                   0     -    
#         num_last_reqs       integral                32    'd1  
#         num_last_rsps       integral                32    'd1  
#       recording_detail      integral                32    'd1  
#     usb_sbd_i               usb_sbd                 -     @522 
#       recording_detail      integral                32    'd1  
#     recording_detail        integral                32    'd1  
#   recording_detail          integral                32    'd1  
# ---------------------------------------------------------------
# 
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1499) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.end_of_elaboration' (id=69) *** No pred to succ other than myself, so ending phase ***
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'common.end_of_elaboration' (id=69) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'common.end_of_elaboration' (id=69) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.questa_components_finalized' (id=464) Scheduled from phase common.end_of_elaboration
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'common.questa_components_finalized' (id=464) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1499) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.questa_components_finalized' (id=464) *** No pred to succ other than myself, so ending phase ***
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'common.questa_components_finalized' (id=464) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'common.questa_components_finalized' (id=464) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.start_of_simulation' (id=81) Scheduled from phase common.questa_components_finalized
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'common.start_of_simulation' (id=81) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1499) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.start_of_simulation' (id=81) *** No pred to succ other than myself, so ending phase ***
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'common.start_of_simulation' (id=81) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'common.start_of_simulation' (id=81) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm' (id=142) Scheduled from phase common.start_of_simulation
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm' (id=142) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.run' (id=93) Scheduled from phase common.start_of_simulation
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'common.run' (id=93) Starting phase
# UVM_INFO ../test_cases/basetest.sv(34) @ 0: uvm_test_top [DEBUG] link_seq:0 start
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO ../test_cases/basetest.sv(41) @ 0: uvm_test_top [DEBUG] phy_seq:0 start
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.run_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.run_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.run_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.run_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm' (id=142) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched' (id=154) Scheduled from phase uvm
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched' (id=154) Starting phase
# UVM_INFO ../sequences/link_seq.sv(20) @ 0: uvm_test_top.env.link_agent_i.sqr@@link_seq_i [link_seq] link seq count:          1 sended:pid: 9
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 29
# Stopped at D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequence_base.svh line 313
# Stopped at D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequence_base.svh line 314
# UVM_INFO ../sequences/phy_seq.sv(20) @ 0: uvm_test_top.env.phy_agent_i.sqr@@phy_seq_i [phy_seq] phy seq count:1 sended
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched' (id=154) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_reset' (id=172) Scheduled from phase uvm.uvm_sched
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_reset' (id=172) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.pre_reset_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.pre_reset_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.pre_reset_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.pre_reset_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_reset' (id=172) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1236) @ 0: reporter [PH/TRC/TO_WAIT] Phase 'common.run' (id=93) STARTING PHASE TIMEOUT WATCHDOG (timeout ==     9200000000000000)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.pre_reset' (id=172) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.pre_reset' (id=172) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_reset' (id=172) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.reset' (id=184) Scheduled from phase uvm.uvm_sched.pre_reset
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.reset' (id=184) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.reset_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.reset_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.reset_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.reset_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.reset' (id=184) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.reset' (id=184) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.reset' (id=184) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.reset' (id=184) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_reset' (id=196) Scheduled from phase uvm.uvm_sched.reset
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_reset' (id=196) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.post_reset_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.post_reset_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.post_reset_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.post_reset_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_reset' (id=196) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.post_reset' (id=196) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.post_reset' (id=196) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_reset' (id=196) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_configure' (id=208) Scheduled from phase uvm.uvm_sched.post_reset
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_configure' (id=208) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.pre_configure_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.pre_configure_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.pre_configure_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.pre_configure_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_configure' (id=208) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.pre_configure' (id=208) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.pre_configure' (id=208) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_configure' (id=208) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.configure' (id=220) Scheduled from phase uvm.uvm_sched.pre_configure
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.configure' (id=220) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.configure_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.configure_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.configure_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.configure_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.configure' (id=220) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.configure' (id=220) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.configure' (id=220) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.configure' (id=220) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_configure' (id=232) Scheduled from phase uvm.uvm_sched.configure
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_configure' (id=232) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.post_configure_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.post_configure_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.post_configure_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.post_configure_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_configure' (id=232) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.post_configure' (id=232) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.post_configure' (id=232) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_configure' (id=232) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_main' (id=244) Scheduled from phase uvm.uvm_sched.post_configure
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_main' (id=244) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.pre_main_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.pre_main_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.pre_main_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.pre_main_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_main' (id=244) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.pre_main' (id=244) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.pre_main' (id=244) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_main' (id=244) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.main' (id=256) Scheduled from phase uvm.uvm_sched.pre_main
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.main' (id=256) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.main_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.main_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.main_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.main_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.main' (id=256) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.main' (id=256) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.main' (id=256) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.main' (id=256) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_main' (id=268) Scheduled from phase uvm.uvm_sched.main
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_main' (id=268) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.post_main_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.post_main_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.post_main_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.post_main_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_main' (id=268) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.post_main' (id=268) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.post_main' (id=268) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_main' (id=268) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) Scheduled from phase uvm.uvm_sched.post_main
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.pre_shutdown_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.pre_shutdown_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.pre_shutdown_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.pre_shutdown_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.shutdown' (id=292) Scheduled from phase uvm.uvm_sched.pre_shutdown
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.shutdown' (id=292) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.shutdown_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.shutdown_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.shutdown_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.shutdown_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.shutdown' (id=292) No objections raised, skipping phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1218) @ 0: reporter [PH_READY_TO_END_CB] Phase 'uvm.uvm_sched.shutdown' (id=292) CALLING READY_TO_END CB
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1356) @ 0: reporter [PH_END] Phase 'uvm.uvm_sched.shutdown' (id=292) ENDING PHASE
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1381) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.shutdown' (id=292) Completed phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1403) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_shutdown' (id=304) Scheduled from phase uvm.uvm_sched.shutdown
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1124) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_shutdown' (id=304) Starting phase
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.post_shutdown_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.phy_agent_i.sqr.post_shutdown_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.phy_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.phy_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.post_shutdown_phase.default_sequence' (type class uvm_pkg::uvm_sequence_base) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.env.link_agent_i.sqr.post_shutdown_phase.default_sequence' (type class uvm_pkg::uvm_object_wrapper) read by uvm_test_top.env.link_agent_i.sqr = null (failed lookup)
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.link_agent_i.sqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1203) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_shutdown' (id=304) No objections raised, skipping phase
# UVM_INFO ../env/agent/driver/phy_driver.sv(18) @ 195000: uvm_test_top.env.phy_agent_i.driver [phy_driver] run_phase
# UVM_INFO ../env/agent/driver/link_driver.sv(18) @ 195000: uvm_test_top.env.link_agent_i.driver [link_driver] run_phase
# -------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                       
# -------------------------------------------------------------------------------------------------
# IN_item0                       link_base_item  -     @877                                        
#   begin_time                   time            64    195000                                      
#   depth                        int             32    'd2                                         
#   parent sequence (name)       string          10    link_seq_i                                  
#   parent sequence (full name)  string          44    uvm_test_top.env.link_agent_i.sqr.link_seq_i
#   sequencer                    string          33    uvm_test_top.env.link_agent_i.sqr           
# -------------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# UVM_INFO ../sequences/link_seq.sv(20) @ 205000: uvm_test_top.env.link_agent_i.sqr@@link_seq_i [link_seq] link seq count:          2 sended:pid: 3
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# ----------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                     
# ----------------------------------------------------------------------------------------------
# DATA1_item0                    phy_base_item  -     @881                                      
#   begin_time                   time           64    195000                                    
#   depth                        int            32    'd2                                       
#   parent sequence (name)       string         9     phy_seq_i                                 
#   parent sequence (full name)  string         42    uvm_test_top.env.phy_agent_i.sqr.phy_seq_i
#   sequencer                    string         32    uvm_test_top.env.phy_agent_i.sqr          
# ----------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 205000: reporter [ILLEGALNAME] 'DATA0_item          0' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 205000: reporter [ILLEGALNAME] 'DATA0_item__________0'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 205 ns, a transaction tag was created with an invalid name:
# 'DATA0_item          0'.
# The name should be a valid identifier.
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 205000: reporter [ILLEGALNAME] 'DATA1_item          0' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 205000: reporter [ILLEGALNAME] 'DATA1_item__________0'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 205 ns, a transaction tag was created with an invalid name:
# 'DATA1_item          0'.
# The name should be a valid identifier.
# ----------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                     
# ----------------------------------------------------------------------------------------------
# DATA1_item          0          phy_base_item  -     @885                                      
#   begin_time                   time           64    205000                                    
#   depth                        int            32    'd2                                       
#   parent sequence (name)       string         9     phy_seq_i                                 
#   parent sequence (full name)  string         42    uvm_test_top.env.phy_agent_i.sqr.phy_seq_i
#   sequencer                    string         32    uvm_test_top.env.phy_agent_i.sqr          
# ----------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                       
# -------------------------------------------------------------------------------------------------
# DATA0_item          0          link_base_item  -     @962                                        
#   begin_time                   time            64    205000                                      
#   depth                        int             32    'd2                                         
#   parent sequence (name)       string          10    link_seq_i                                  
#   parent sequence (full name)  string          44    uvm_test_top.env.link_agent_i.sqr.link_seq_i
#   sequencer                    string          33    uvm_test_top.env.link_agent_i.sqr           
# -------------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 215000: reporter [ILLEGALNAME] 'DATA0_item          1' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 215000: reporter [ILLEGALNAME] 'DATA0_item__________1'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 215 ns, a transaction tag was created with an invalid name:
# 'DATA0_item          1'.
# The name should be a valid identifier.
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 215000: reporter [ILLEGALNAME] 'DATA1_item          1' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 215000: reporter [ILLEGALNAME] 'DATA1_item__________1'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 215 ns, a transaction tag was created with an invalid name:
# 'DATA1_item          1'.
# The name should be a valid identifier.
# ----------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                     
# ----------------------------------------------------------------------------------------------
# DATA1_item          1          phy_base_item  -     @889                                      
#   begin_time                   time           64    215000                                    
#   depth                        int            32    'd2                                       
#   parent sequence (name)       string         9     phy_seq_i                                 
#   parent sequence (full name)  string         42    uvm_test_top.env.phy_agent_i.sqr.phy_seq_i
#   sequencer                    string         32    uvm_test_top.env.phy_agent_i.sqr          
# ----------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                       
# -------------------------------------------------------------------------------------------------
# DATA0_item          1          link_base_item  -     @966                                        
#   begin_time                   time            64    215000                                      
#   depth                        int             32    'd2                                         
#   parent sequence (name)       string          10    link_seq_i                                  
#   parent sequence (full name)  string          44    uvm_test_top.env.link_agent_i.sqr.link_seq_i
#   sequencer                    string          33    uvm_test_top.env.link_agent_i.sqr           
# -------------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 225000: reporter [ILLEGALNAME] 'DATA0_item          2' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 225000: reporter [ILLEGALNAME] 'DATA0_item__________2'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 225 ns, a transaction tag was created with an invalid name:
# 'DATA0_item          2'.
# The name should be a valid identifier.
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 225000: reporter [ILLEGALNAME] 'DATA1_item          2' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 225000: reporter [ILLEGALNAME] 'DATA1_item__________2'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 225 ns, a transaction tag was created with an invalid name:
# 'DATA1_item          2'.
# The name should be a valid identifier.
# ----------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                     
# ----------------------------------------------------------------------------------------------
# DATA1_item          2          phy_base_item  -     @893                                      
#   begin_time                   time           64    225000                                    
#   depth                        int            32    'd2                                       
#   parent sequence (name)       string         9     phy_seq_i                                 
#   parent sequence (full name)  string         42    uvm_test_top.env.phy_agent_i.sqr.phy_seq_i
#   sequencer                    string         32    uvm_test_top.env.phy_agent_i.sqr          
# ----------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                       
# -------------------------------------------------------------------------------------------------
# DATA0_item          2          link_base_item  -     @970                                        
#   begin_time                   time            64    225000                                      
#   depth                        int             32    'd2                                         
#   parent sequence (name)       string          10    link_seq_i                                  
#   parent sequence (full name)  string          44    uvm_test_top.env.link_agent_i.sqr.link_seq_i
#   sequencer                    string          33    uvm_test_top.env.link_agent_i.sqr           
# -------------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 235000: reporter [ILLEGALNAME] 'DATA0_item          3' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 235000: reporter [ILLEGALNAME] 'DATA0_item__________3'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 235 ns, a transaction tag was created with an invalid name:
# 'DATA0_item          3'.
# The name should be a valid identifier.
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 235000: reporter [ILLEGALNAME] 'DATA1_item          3' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 235000: reporter [ILLEGALNAME] 'DATA1_item__________3'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 235 ns, a transaction tag was created with an invalid name:
# 'DATA1_item          3'.
# The name should be a valid identifier.
# ----------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                     
# ----------------------------------------------------------------------------------------------
# DATA1_item          3          phy_base_item  -     @897                                      
#   begin_time                   time           64    235000                                    
#   depth                        int            32    'd2                                       
#   parent sequence (name)       string         9     phy_seq_i                                 
#   parent sequence (full name)  string         42    uvm_test_top.env.phy_agent_i.sqr.phy_seq_i
#   sequencer                    string         32    uvm_test_top.env.phy_agent_i.sqr          
# ----------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                       
# -------------------------------------------------------------------------------------------------
# DATA0_item          3          link_base_item  -     @974                                        
#   begin_time                   time            64    235000                                      
#   depth                        int             32    'd2                                         
#   parent sequence (name)       string          10    link_seq_i                                  
#   parent sequence (full name)  string          44    uvm_test_top.env.link_agent_i.sqr.link_seq_i
#   sequencer                    string          33    uvm_test_top.env.link_agent_i.sqr           
# -------------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 245000: reporter [ILLEGALNAME] 'DATA0_item          4' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 245000: reporter [ILLEGALNAME] 'DATA0_item__________4'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 245 ns, a transaction tag was created with an invalid name:
# 'DATA0_item          4'.
# The name should be a valid identifier.
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 245000: reporter [ILLEGALNAME] 'DATA1_item          4' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 245000: reporter [ILLEGALNAME] 'DATA1_item__________4'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 245 ns, a transaction tag was created with an invalid name:
# 'DATA1_item          4'.
# The name should be a valid identifier.
# ----------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                     
# ----------------------------------------------------------------------------------------------
# DATA1_item          4          phy_base_item  -     @901                                      
#   begin_time                   time           64    245000                                    
#   depth                        int            32    'd2                                       
#   parent sequence (name)       string         9     phy_seq_i                                 
#   parent sequence (full name)  string         42    uvm_test_top.env.phy_agent_i.sqr.phy_seq_i
#   sequencer                    string         32    uvm_test_top.env.phy_agent_i.sqr          
# ----------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                       
# -------------------------------------------------------------------------------------------------
# DATA0_item          4          link_base_item  -     @978                                        
#   begin_time                   time            64    245000                                      
#   depth                        int             32    'd2                                         
#   parent sequence (name)       string          10    link_seq_i                                  
#   parent sequence (full name)  string          44    uvm_test_top.env.link_agent_i.sqr.link_seq_i
#   sequencer                    string          33    uvm_test_top.env.link_agent_i.sqr           
# -------------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 255000: reporter [ILLEGALNAME] 'DATA0_item          5' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 255000: reporter [ILLEGALNAME] 'DATA0_item__________5'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 255 ns, a transaction tag was created with an invalid name:
# 'DATA0_item          5'.
# The name should be a valid identifier.
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 255000: reporter [ILLEGALNAME] 'DATA1_item          5' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 255000: reporter [ILLEGALNAME] 'DATA1_item__________5'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 255 ns, a transaction tag was created with an invalid name:
# 'DATA1_item          5'.
# The name should be a valid identifier.
# ----------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                     
# ----------------------------------------------------------------------------------------------
# DATA1_item          5          phy_base_item  -     @905                                      
#   begin_time                   time           64    255000                                    
#   depth                        int            32    'd2                                       
#   parent sequence (name)       string         9     phy_seq_i                                 
#   parent sequence (full name)  string         42    uvm_test_top.env.phy_agent_i.sqr.phy_seq_i
#   sequencer                    string         32    uvm_test_top.env.phy_agent_i.sqr          
# ----------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                       
# -------------------------------------------------------------------------------------------------
# DATA0_item          5          link_base_item  -     @982                                        
#   begin_time                   time            64    255000                                      
#   depth                        int             32    'd2                                         
#   parent sequence (name)       string          10    link_seq_i                                  
#   parent sequence (full name)  string          44    uvm_test_top.env.link_agent_i.sqr.link_seq_i
#   sequencer                    string          33    uvm_test_top.env.link_agent_i.sqr           
# -------------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 265000: reporter [ILLEGALNAME] 'DATA0_item          5' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 265000: reporter [ILLEGALNAME] 'DATA0_item__________5'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 265 ns, a transaction tag was created with an invalid name:
# 'DATA0_item          5'.
# The name should be a valid identifier.
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 265000: reporter [ILLEGALNAME] 'DATA1_item          5' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 265000: reporter [ILLEGALNAME] 'DATA1_item__________5'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 265 ns, a transaction tag was created with an invalid name:
# 'DATA1_item          5'.
# The name should be a valid identifier.
# ----------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                     
# ----------------------------------------------------------------------------------------------
# DATA1_item          5          phy_base_item  -     @905                                      
#   begin_time                   time           64    265000                                    
#   end_time                     time           64    265000                                    
#   depth                        int            32    'd2                                       
#   parent sequence (name)       string         9     phy_seq_i                                 
#   parent sequence (full name)  string         42    uvm_test_top.env.phy_agent_i.sqr.phy_seq_i
#   sequencer                    string         32    uvm_test_top.env.phy_agent_i.sqr          
# ----------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                       
# -------------------------------------------------------------------------------------------------
# DATA0_item          5          link_base_item  -     @982                                        
#   begin_time                   time            64    265000                                      
#   end_time                     time            64    265000                                      
#   depth                        int             32    'd2                                         
#   parent sequence (name)       string          10    link_seq_i                                  
#   parent sequence (full name)  string          44    uvm_test_top.env.link_agent_i.sqr.link_seq_i
#   sequencer                    string          33    uvm_test_top.env.link_agent_i.sqr           
# -------------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 275000: reporter [ILLEGALNAME] 'DATA0_item          5' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 275000: reporter [ILLEGALNAME] 'DATA0_item__________5'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 275 ns, a transaction tag was created with an invalid name:
# 'DATA0_item          5'.
# The name should be a valid identifier.
# UVM_INFO D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(319) @ 275000: reporter [ILLEGALNAME] 'DATA1_item          5' is not a legal c identifier name, changed to
# UVM_WARNING D:/Questasim/QuestaSim_10.7c/verilog_src/questa_uvm_pkg-1.2/src/questa-recorder.svh(321) @ 275000: reporter [ILLEGALNAME] 'DATA1_item__________5'. Streams must be named as a legal c identifier.
# ** Warning: (vsim-8256) At 275 ns, a transaction tag was created with an invalid name:
# 'DATA1_item          5'.
# The name should be a valid identifier.
# ----------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                     
# ----------------------------------------------------------------------------------------------
# DATA1_item          5          phy_base_item  -     @905                                      
#   begin_time                   time           64    275000                                    
#   end_time                     time           64    275000                                    
#   depth                        int            32    'd2                                       
#   parent sequence (name)       string         9     phy_seq_i                                 
#   parent sequence (full name)  string         42    uvm_test_top.env.phy_agent_i.sqr.phy_seq_i
#   sequencer                    string         32    uvm_test_top.env.phy_agent_i.sqr          
# ----------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                       
# -------------------------------------------------------------------------------------------------
# DATA0_item          5          link_base_item  -     @982                                        
#   begin_time                   time            64    275000                                      
#   end_time                     time            64    275000                                      
#   depth                        int             32    'd2                                         
#   parent sequence (name)       string          10    link_seq_i                                  
#   parent sequence (full name)  string          44    uvm_test_top.env.link_agent_i.sqr.link_seq_i
#   sequencer                    string          33    uvm_test_top.env.link_agent_i.sqr           
# -------------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# UVM_INFO ../sequences/phy_seq.sv(20) @ 285000: uvm_test_top.env.phy_agent_i.sqr@@phy_seq_i [phy_seq] phy seq count:2 sended
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 26
# Stopped at ../sequences/phy_seq.sv line 26
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# UVM_INFO ../sequences/link_seq.sv(20) @ 285000: uvm_test_top.env.link_agent_i.sqr@@link_seq_i [link_seq] link seq count:          3 sended:pid: 9
# Break in Task dvt_chs_sv_unit/link_seq::body at ../sequences/link_seq.sv line 28
# Stopped at ../sequences/link_seq.sv line 28
# ----------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                     
# ----------------------------------------------------------------------------------------------
# STALL_item0                    phy_base_item  -     @987                                      
#   begin_time                   time           64    285000                                    
#   depth                        int            32    'd2                                       
#   parent sequence (name)       string         9     phy_seq_i                                 
#   parent sequence (full name)  string         42    uvm_test_top.env.phy_agent_i.sqr.phy_seq_i
#   sequencer                    string         32    uvm_test_top.env.phy_agent_i.sqr          
# ----------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                       
# -------------------------------------------------------------------------------------------------
# IN_item0                       link_base_item  -     @991                                        
#   begin_time                   time            64    285000                                      
#   depth                        int             32    'd2                                         
#   parent sequence (name)       string          10    link_seq_i                                  
#   parent sequence (full name)  string          44    uvm_test_top.env.link_agent_i.sqr.link_seq_i
#   sequencer                    string          33    uvm_test_top.env.link_agent_i.sqr           
# -------------------------------------------------------------------------------------------------
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 28
# Stopped at ../sequences/phy_seq.sv line 28
# UVM_INFO ../sequences/phy_seq.sv(20) @ 295000: uvm_test_top.env.phy_agent_i.sqr@@phy_seq_i [phy_seq] phy seq count:3 sended
# Break in Task dvt_chs_sv_unit/phy_seq::body at ../sequences/phy_seq.sv line 26
# Stopped at ../sequences/phy_seq.sv line 26
