module demux(i,s1,s0,y0,y1,y2,y3);
input i,s1,s0;
output y0,y1,y2,y3;
wire w1,w2;
not(w1,s1);
not(w2,s0);
and (y0,w1,w2,i); 
and (y1,wl,s0,i);
and (y2,s1,w2,i); 
and (y3,s1,s0,i);
endmodule

module demuxtb;
reg i,s1,s0; 
wire y0,y1,y2, y3;
demux dut(i,s1,s0,y0,y1,y2,y3);
initial
begin
i=1;
s1=0;s0=0;
#10 s1=0;s0=1;
#10 s1=1;s0=0;
#10 s1=1;s0=1;
#10 $stop;
end
endmodule
