Generating HDL for page 13.12.13.1 OP MODIFIER DECODE at 7/20/2020 4:34:19 PM
Removed 5 outputs from Gate at 3B to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 2C to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 3D to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 3E to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 2F to ignored block(s) or identical signal names
Generating Statement for block at 4B with output pin(s) of OUT_4B_NoPin
	and inputs of PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD,PS_OP_MOD_REG_NOT_C_BIT,PS_B_DOT_NOT_A_DOT_8_OP_MOD
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_R, OUT_3B_R
	and inputs of OUT_4B_NoPin
	and logic function of NOT
Generating Statement for block at 2C with output pin(s) of OUT_2C_B
	and inputs of OUT_3B_R
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_NoPin
	and inputs of PS_OP_MOD_REG_NOT_C_BIT,PS_4_DOT_NOT_2_DOT_1_OP_MOD,PS_B_NOT_A_DOT_NOT_8_OP_MOD
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_D, OUT_3D_D
	and inputs of OUT_4D_NoPin
	and logic function of NOT
Generating Statement for block at 2D with output pin(s) of OUT_2D_D
	and inputs of OUT_3D_D
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_NoPin
	and inputs of PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,PS_OP_MOD_REG_C_BIT,PS_B_NOT_A_DOT_NOT_8_OP_MOD
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_R, OUT_3E_R
	and inputs of OUT_4E_NoPin
	and logic function of NOT
Generating Statement for block at 2F with output pin(s) of OUT_2F_D
	and inputs of OUT_3E_R
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_H, OUT_4G_H
	and inputs of PS_OP_MOD_REG_C_BIT,PS_NOT_4_DOT_2_DOT_1_OP_MOD,PS_B_DOT_NOT_A_DOT_8_OP_MOD
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_A
	and inputs of OUT_4G_H
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal PS_R_SYMBOL_OP_MODIFIER
	from gate output OUT_3B_R
Generating output sheet edge signal assignment to 
	signal MS_R_SYMBOL_OP_MODIFIER
	from gate output OUT_2C_B
Generating output sheet edge signal assignment to 
	signal PS_N_SYMBOL_OP_MODIFIER
	from gate output OUT_3D_D
Generating output sheet edge signal assignment to 
	signal MS_N_SYMBOL_OP_MODIFIER
	from gate output OUT_2D_D
Generating output sheet edge signal assignment to 
	signal PS_M_SYMBOL_OP_MODIFIER
	from gate output OUT_3E_R
Generating output sheet edge signal assignment to 
	signal MS_M_SYMBOL_OP_MODIFIER
	from gate output OUT_2F_D
Generating output sheet edge signal assignment to 
	signal MS_DOLLAR_SIGN_SYM_OP_MODIFIER
	from gate output OUT_4G_H
Generating output sheet edge signal assignment to 
	signal PS_DOLLAR_SIGN_SYM_OP_MODIFIER
	from gate output OUT_3G_A
