Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:42:19 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : mkSMAdapter4B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgReqAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.157     0.561    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  mesgReqAddr_reg[5]/Q
                         net (fo=4, unplaced)         0.000     0.613    mesgReqAddr_reg__0[5]
                                                                      r  mesgReqAddr_reg[8]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.000     0.613 r  mesgReqAddr_reg[8]_i_1/O[5]
                         net (fo=1, unplaced)         0.000     0.613    MUX_mesgReqAddr__write_1__VAL_2[6]
                         FDRE                                         r  mesgReqAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.166     0.799    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[6]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    mesgReqAddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgReqAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.157     0.561    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  mesgReqAddr_reg[5]/Q
                         net (fo=4, unplaced)         0.000     0.613    mesgReqAddr_reg__0[5]
                                                                      r  mesgReqAddr_reg[8]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[6])
                                                      0.000     0.613 r  mesgReqAddr_reg[8]_i_1/O[6]
                         net (fo=1, unplaced)         0.000     0.613    MUX_mesgReqAddr__write_1__VAL_2[7]
                         FDRE                                         r  mesgReqAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.166     0.799    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[7]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    mesgReqAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgReqAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.157     0.561    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  mesgReqAddr_reg[5]/Q
                         net (fo=4, unplaced)         0.000     0.613    mesgReqAddr_reg__0[5]
                                                                      r  mesgReqAddr_reg[8]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.000     0.613 r  mesgReqAddr_reg[8]_i_1/O[7]
                         net (fo=1, unplaced)         0.000     0.613    MUX_mesgReqAddr__write_1__VAL_2[8]
                         FDRE                                         r  mesgReqAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.166     0.799    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[8]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    mesgReqAddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgReqAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.086ns (91.896%)  route 0.008ns (8.104%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.157     0.561    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  mesgReqAddr_reg[5]/Q
                         net (fo=4, unplaced)         0.000     0.613    mesgReqAddr_reg__0[5]
                                                                      r  mesgReqAddr_reg[8]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.000     0.613 r  mesgReqAddr_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.008     0.621    n_0_mesgReqAddr_reg[8]_i_1
                                                                      r  mesgReqAddr_reg[13]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.034     0.655 r  mesgReqAddr_reg[13]_i_2/O[0]
                         net (fo=1, unplaced)         0.000     0.655    MUX_mesgReqAddr__write_1__VAL_2[9]
                         FDRE                                         r  mesgReqAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.166     0.799    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[9]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    mesgReqAddr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mesgCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.067ns (70.093%)  route 0.029ns (29.907%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.157     0.561    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  mesgCount_reg[0]/Q
                         net (fo=4, unplaced)         0.000     0.613    n_0_mesgCount_reg[0]
                                                                      r  mesgCount_reg[8]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.000     0.613 r  mesgCount_reg[8]_i_2/O[4]
                         net (fo=1, unplaced)         0.029     0.642    size_fifoA/fifo_1/ram1/MUX_mesgCount__write_1__VAL_1[2]
                                                                      r  size_fifoA/fifo_1/ram1/mesgCount[5]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.657 r  size_fifoA/fifo_1/ram1/mesgCount[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.657    mesgCount__D_IN[5]
                         FDRE                                         r  mesgCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.166     0.799    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgCount_reg[5]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    mesgCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgReqAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.090ns (92.228%)  route 0.008ns (7.772%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.157     0.561    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  mesgReqAddr_reg[5]/Q
                         net (fo=4, unplaced)         0.000     0.613    mesgReqAddr_reg__0[5]
                                                                      r  mesgReqAddr_reg[8]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.000     0.613 r  mesgReqAddr_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.008     0.621    n_0_mesgReqAddr_reg[8]_i_1
                                                                      r  mesgReqAddr_reg[13]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.038     0.659 r  mesgReqAddr_reg[13]_i_2/O[2]
                         net (fo=1, unplaced)         0.000     0.659    MUX_mesgReqAddr__write_1__VAL_2[11]
                         FDRE                                         r  mesgReqAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.166     0.799    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[11]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    mesgReqAddr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgReqAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.096ns (92.678%)  route 0.008ns (7.322%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.157     0.561    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  mesgReqAddr_reg[5]/Q
                         net (fo=4, unplaced)         0.000     0.613    mesgReqAddr_reg__0[5]
                                                                      r  mesgReqAddr_reg[8]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.000     0.613 r  mesgReqAddr_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.008     0.621    n_0_mesgReqAddr_reg[8]_i_1
                                                                      r  mesgReqAddr_reg[13]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.044     0.665 r  mesgReqAddr_reg[13]_i_2/O[4]
                         net (fo=1, unplaced)         0.000     0.665    MUX_mesgReqAddr__write_1__VAL_2[13]
                         FDRE                                         r  mesgReqAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.166     0.799    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[13]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    mesgReqAddr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgReqAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.107ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.157     0.561    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  mesgReqAddr_reg[9]/Q
                         net (fo=4, unplaced)         0.000     0.613    mesgReqAddr_reg__0[9]
                                                                      r  mesgReqAddr_reg[13]_i_2/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_O[1])
                                                      0.055     0.668 r  mesgReqAddr_reg[13]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     0.668    MUX_mesgReqAddr__write_1__VAL_2[10]
                         FDRE                                         r  mesgReqAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.166     0.799    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[10]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    mesgReqAddr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgReqAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.109ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.157     0.561    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.051     0.612 r  mesgReqAddr_reg[11]/Q
                         net (fo=4, unplaced)         0.000     0.612    mesgReqAddr_reg__0[11]
                                                                      r  mesgReqAddr_reg[13]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.058     0.670 r  mesgReqAddr_reg[13]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     0.670    MUX_mesgReqAddr__write_1__VAL_2[12]
                         FDRE                                         r  mesgReqAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.166     0.799    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[12]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    mesgReqAddr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgReqAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.109ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.157     0.561    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.051     0.612 r  mesgReqAddr_reg[3]/Q
                         net (fo=4, unplaced)         0.000     0.612    mesgReqAddr_reg__0[3]
                                                                      r  mesgReqAddr_reg[8]_i_1/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.058     0.670 r  mesgReqAddr_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.670    MUX_mesgReqAddr__write_1__VAL_2[4]
                         FDRE                                         r  mesgReqAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.166     0.799    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[4]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    mesgReqAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.045    




