
TP_PDM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008398  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005fc  08008548  08008548  00018548  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b44  08008b44  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008b44  08008b44  00018b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b4c  08008b4c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b4c  08008b4c  00018b4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b50  08008b50  00018b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008b54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          000000e0  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002c4  200002c4  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010eba  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b51  00000000  00000000  000310ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000988  00000000  00000000  00033c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000868  00000000  00000000  000345a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002921e  00000000  00000000  00034e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000122ab  00000000  00000000  0005e02e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ef2bb  00000000  00000000  000702d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0015f594  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b30  00000000  00000000  0015f5e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008530 	.word	0x08008530

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	08008530 	.word	0x08008530

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <DELAY_init>:

#include "delay.h"


void DELAY_init(delay_t *delay, uint32_t duration)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
   if (delay == NULL)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d006      	beq.n	800102a <DELAY_init+0x1e>
   {
      return;
   }

   delay->running = false;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2200      	movs	r2, #0
 8001020:	721a      	strb	r2, [r3, #8]
   delay->duration = duration;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	e000      	b.n	800102c <DELAY_init+0x20>
      return;
 800102a:	bf00      	nop
}
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <DELAY_read>:

bool DELAY_read(delay_t *delay)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	b084      	sub	sp, #16
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
   bool retval = false;
 800103e:	2300      	movs	r3, #0
 8001040:	73fb      	strb	r3, [r7, #15]

   if (delay->running)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	7a1b      	ldrb	r3, [r3, #8]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d011      	beq.n	800106e <DELAY_read+0x38>
   {
      if ((BSP_get_timer() - delay->start) > delay->duration)
 800104a:	f000 fa39 	bl	80014c0 <BSP_get_timer>
 800104e:	4602      	mov	r2, r0
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	1ad2      	subs	r2, r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	429a      	cmp	r2, r3
 800105c:	d90f      	bls.n	800107e <DELAY_read+0x48>
      {
         delay->start = BSP_get_timer();
 800105e:	f000 fa2f 	bl	80014c0 <BSP_get_timer>
 8001062:	4602      	mov	r2, r0
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	605a      	str	r2, [r3, #4]
         retval = true;
 8001068:	2301      	movs	r3, #1
 800106a:	73fb      	strb	r3, [r7, #15]
 800106c:	e007      	b.n	800107e <DELAY_read+0x48>
      }
   }
   else
   {
      delay->running = true;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2201      	movs	r2, #1
 8001072:	721a      	strb	r2, [r3, #8]
      delay->start = BSP_get_timer();
 8001074:	f000 fa24 	bl	80014c0 <BSP_get_timer>
 8001078:	4602      	mov	r2, r0
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	605a      	str	r2, [r3, #4]
   }

   return retval;
 800107e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <FSM_init>:
static float cooler_on;
static float cooler_off;


void FSM_init(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
   state = STATE_IDLE;
 800108c:	4b03      	ldr	r3, [pc, #12]	; (800109c <FSM_init+0x14>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
}
 8001092:	bf00      	nop
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	20000200 	.word	0x20000200

080010a0 <FSM_update>:

void FSM_update(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b0a6      	sub	sp, #152	; 0x98
 80010a4:	af02      	add	r7, sp, #8
   float temp;
   bsp_status_t status = SENSOR_get_measure(&temp);
 80010a6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 fb10 	bl	80016d0 <SENSOR_get_measure>
 80010b0:	4603      	mov	r3, r0
 80010b2:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b

   if (status != BSP_OK)
 80010b6:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f040 8090 	bne.w	80011e0 <FSM_update+0x140>
   {
      return;
   }

   uint8_t *msg = NULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

   switch (state) {
 80010c6:	4b48      	ldr	r3, [pc, #288]	; (80011e8 <FSM_update+0x148>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d045      	beq.n	800115a <FSM_update+0xba>
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	dc59      	bgt.n	8001186 <FSM_update+0xe6>
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d002      	beq.n	80010dc <FSM_update+0x3c>
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d029      	beq.n	800112e <FSM_update+0x8e>
 80010da:	e054      	b.n	8001186 <FSM_update+0xe6>
   case STATE_IDLE:
      if (temp > cooler_on)
 80010dc:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 80010e0:	4b42      	ldr	r3, [pc, #264]	; (80011ec <FSM_update+0x14c>)
 80010e2:	edd3 7a00 	vldr	s15, [r3]
 80010e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ee:	dd08      	ble.n	8001102 <FSM_update+0x62>
      {
         msg = "status> cooler on, temp: %+06.2fC\n";
 80010f0:	4b3f      	ldr	r3, [pc, #252]	; (80011f0 <FSM_update+0x150>)
 80010f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
         ACT_turn_on_cooler();
 80010f6:	f000 f989 	bl	800140c <ACT_turn_on_cooler>
         state = STATE_COOLING;
 80010fa:	4b3b      	ldr	r3, [pc, #236]	; (80011e8 <FSM_update+0x148>)
 80010fc:	2202      	movs	r2, #2
 80010fe:	701a      	strb	r2, [r3, #0]
      {
         ACT_turn_off_heater();
         ACT_turn_off_cooler();
      }

      break;
 8001100:	e047      	b.n	8001192 <FSM_update+0xf2>
      else if (temp < heater_on)
 8001102:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8001106:	4b3b      	ldr	r3, [pc, #236]	; (80011f4 <FSM_update+0x154>)
 8001108:	edd3 7a00 	vldr	s15, [r3]
 800110c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001114:	d506      	bpl.n	8001124 <FSM_update+0x84>
         msg = "status> heater on, temp: %+06.2fC\n";
 8001116:	4b38      	ldr	r3, [pc, #224]	; (80011f8 <FSM_update+0x158>)
 8001118:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
         state = STATE_HEATING;
 800111c:	4b32      	ldr	r3, [pc, #200]	; (80011e8 <FSM_update+0x148>)
 800111e:	2201      	movs	r2, #1
 8001120:	701a      	strb	r2, [r3, #0]
      break;
 8001122:	e036      	b.n	8001192 <FSM_update+0xf2>
         ACT_turn_off_heater();
 8001124:	f000 f966 	bl	80013f4 <ACT_turn_off_heater>
         ACT_turn_off_cooler();
 8001128:	f000 f97c 	bl	8001424 <ACT_turn_off_cooler>
      break;
 800112c:	e031      	b.n	8001192 <FSM_update+0xf2>
   case STATE_HEATING:
      if (temp > heater_off)
 800112e:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8001132:	4b32      	ldr	r3, [pc, #200]	; (80011fc <FSM_update+0x15c>)
 8001134:	edd3 7a00 	vldr	s15, [r3]
 8001138:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800113c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001140:	dd08      	ble.n	8001154 <FSM_update+0xb4>
      {
         msg = "status> heater off, temp: %+06.2fC\n";
 8001142:	4b2f      	ldr	r3, [pc, #188]	; (8001200 <FSM_update+0x160>)
 8001144:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
         ACT_turn_off_heater();
 8001148:	f000 f954 	bl	80013f4 <ACT_turn_off_heater>
         state = STATE_IDLE;
 800114c:	4b26      	ldr	r3, [pc, #152]	; (80011e8 <FSM_update+0x148>)
 800114e:	2200      	movs	r2, #0
 8001150:	701a      	strb	r2, [r3, #0]
      else
      {
         ACT_turn_on_heater();
      }

      break;
 8001152:	e01e      	b.n	8001192 <FSM_update+0xf2>
         ACT_turn_on_heater();
 8001154:	f000 f942 	bl	80013dc <ACT_turn_on_heater>
      break;
 8001158:	e01b      	b.n	8001192 <FSM_update+0xf2>
   case STATE_COOLING:
      if (temp < cooler_off)
 800115a:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 800115e:	4b29      	ldr	r3, [pc, #164]	; (8001204 <FSM_update+0x164>)
 8001160:	edd3 7a00 	vldr	s15, [r3]
 8001164:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116c:	d508      	bpl.n	8001180 <FSM_update+0xe0>
      {
         msg = "status> cooler off, temp: %+06.2fC\n";
 800116e:	4b26      	ldr	r3, [pc, #152]	; (8001208 <FSM_update+0x168>)
 8001170:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
         ACT_turn_off_heater();
 8001174:	f000 f93e 	bl	80013f4 <ACT_turn_off_heater>
         state = STATE_IDLE;
 8001178:	4b1b      	ldr	r3, [pc, #108]	; (80011e8 <FSM_update+0x148>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
      else
      {
         ACT_turn_on_cooler();
      }

      break;
 800117e:	e008      	b.n	8001192 <FSM_update+0xf2>
         ACT_turn_on_cooler();
 8001180:	f000 f944 	bl	800140c <ACT_turn_on_cooler>
      break;
 8001184:	e005      	b.n	8001192 <FSM_update+0xf2>
   default:
      msg = "error> fsm failed, temp: %+06.2fC\n";
 8001186:	4b21      	ldr	r3, [pc, #132]	; (800120c <FSM_update+0x16c>)
 8001188:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      FSM_init();
 800118c:	f7ff ff7c 	bl	8001088 <FSM_init>
      break;
 8001190:	bf00      	nop
   }

   if (msg != NULL)
 8001192:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001196:	2b00      	cmp	r3, #0
 8001198:	d023      	beq.n	80011e2 <FSM_update+0x142>
   {
      uint8_t buffer[128];
      snprintf(buffer, sizeof(buffer), msg, temp);
 800119a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff f9e2 	bl	8000568 <__aeabi_f2d>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	1d38      	adds	r0, r7, #4
 80011aa:	e9cd 2300 	strd	r2, r3, [sp]
 80011ae:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80011b2:	2180      	movs	r1, #128	; 0x80
 80011b4:	f002 ffa6 	bl	8004104 <sniprintf>
      status = LOG_send_msg(buffer, strlen(buffer));
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff f818 	bl	80001f0 <strlen>
 80011c0:	4602      	mov	r2, r0
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	4611      	mov	r1, r2
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 f9d4 	bl	8001574 <LOG_send_msg>
 80011cc:	4603      	mov	r3, r0
 80011ce:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b

      if (status != BSP_OK)
 80011d2:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d003      	beq.n	80011e2 <FSM_update+0x142>
      {
         BSP_error_handler();
 80011da:	f000 f978 	bl	80014ce <BSP_error_handler>
 80011de:	e000      	b.n	80011e2 <FSM_update+0x142>
      return;
 80011e0:	bf00      	nop
      }
   }
}
 80011e2:	3790      	adds	r7, #144	; 0x90
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000200 	.word	0x20000200
 80011ec:	2000020c 	.word	0x2000020c
 80011f0:	08008548 	.word	0x08008548
 80011f4:	20000204 	.word	0x20000204
 80011f8:	0800856c 	.word	0x0800856c
 80011fc:	20000208 	.word	0x20000208
 8001200:	08008590 	.word	0x08008590
 8001204:	20000210 	.word	0x20000210
 8001208:	080085b4 	.word	0x080085b4
 800120c:	080085d8 	.word	0x080085d8

08001210 <FSM_set_limits>:
   return state;
}


void FSM_set_limits(float h_on, float h_off, float c_on, float c_off)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	ed87 0a03 	vstr	s0, [r7, #12]
 800121a:	edc7 0a02 	vstr	s1, [r7, #8]
 800121e:	ed87 1a01 	vstr	s2, [r7, #4]
 8001222:	edc7 1a00 	vstr	s3, [r7]
   heater_on = h_on;
 8001226:	4a09      	ldr	r2, [pc, #36]	; (800124c <FSM_set_limits+0x3c>)
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	6013      	str	r3, [r2, #0]
   heater_off = h_off;
 800122c:	4a08      	ldr	r2, [pc, #32]	; (8001250 <FSM_set_limits+0x40>)
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	6013      	str	r3, [r2, #0]
   cooler_on = c_on;
 8001232:	4a08      	ldr	r2, [pc, #32]	; (8001254 <FSM_set_limits+0x44>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6013      	str	r3, [r2, #0]
   cooler_off = c_off;
 8001238:	4a07      	ldr	r2, [pc, #28]	; (8001258 <FSM_set_limits+0x48>)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	6013      	str	r3, [r2, #0]
}
 800123e:	bf00      	nop
 8001240:	3714      	adds	r7, #20
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	20000204 	.word	0x20000204
 8001250:	20000208 	.word	0x20000208
 8001254:	2000020c 	.word	0x2000020c
 8001258:	20000210 	.word	0x20000210

0800125c <parse_input>:

#include "params.h"


void parse_input(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b0ac      	sub	sp, #176	; 0xb0
 8001260:	af02      	add	r7, sp, #8
   char input_buffer[128];
   memset(input_buffer, 0, sizeof(input_buffer));
 8001262:	f107 0318 	add.w	r3, r7, #24
 8001266:	2280      	movs	r2, #128	; 0x80
 8001268:	2100      	movs	r1, #0
 800126a:	4618      	mov	r0, r3
 800126c:	f002 f8c2 	bl	80033f4 <memset>

   float heater_on = 0;
 8001270:	f04f 0300 	mov.w	r3, #0
 8001274:	617b      	str	r3, [r7, #20]
   float heater_off = 0;
 8001276:	f04f 0300 	mov.w	r3, #0
 800127a:	613b      	str	r3, [r7, #16]
   float cooler_on = 0;
 800127c:	f04f 0300 	mov.w	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
   float cooler_off = 0;
 8001282:	f04f 0300 	mov.w	r3, #0
 8001286:	60bb      	str	r3, [r7, #8]

   while (true) {
      uint16_t bytes_received;
      bsp_status_t status = SERIAL_get_input(input_buffer, 31, &bytes_received);
 8001288:	1dba      	adds	r2, r7, #6
 800128a:	f107 0318 	add.w	r3, r7, #24
 800128e:	211f      	movs	r1, #31
 8001290:	4618      	mov	r0, r3
 8001292:	f000 fad1 	bl	8001838 <SERIAL_get_input>
 8001296:	4603      	mov	r3, r0
 8001298:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

      if (status != BSP_OK)
 800129c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <parse_input+0x4c>
      {
         BSP_error_handler();
 80012a4:	f000 f913 	bl	80014ce <BSP_error_handler>
      }

      if (bytes_received != 31)
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	2b1f      	cmp	r3, #31
 80012ac:	d143      	bne.n	8001336 <parse_input+0xda>
      {
         continue;
      }

      uint8_t *fmt = "%f, %f, %f, %f";
 80012ae:	4b24      	ldr	r3, [pc, #144]	; (8001340 <parse_input+0xe4>)
 80012b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      int32_t retval = sscanf(input_buffer, fmt, &heater_on, &heater_off, &cooler_on, &cooler_off);
 80012b4:	f107 0110 	add.w	r1, r7, #16
 80012b8:	f107 0214 	add.w	r2, r7, #20
 80012bc:	f107 0018 	add.w	r0, r7, #24
 80012c0:	f107 0308 	add.w	r3, r7, #8
 80012c4:	9301      	str	r3, [sp, #4]
 80012c6:	f107 030c 	add.w	r3, r7, #12
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	460b      	mov	r3, r1
 80012ce:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80012d2:	f002 ff6b 	bl	80041ac <siscanf>
 80012d6:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c

      if (retval == 4)
 80012da:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80012de:	2b04      	cmp	r3, #4
 80012e0:	d112      	bne.n	8001308 <parse_input+0xac>
      {
         BSP_error_handler();
      }
   }

   FSM_set_limits(heater_on, heater_off, cooler_on, cooler_off);
 80012e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80012e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80012ea:	edd7 6a03 	vldr	s13, [r7, #12]
 80012ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80012f2:	eef0 1a46 	vmov.f32	s3, s12
 80012f6:	eeb0 1a66 	vmov.f32	s2, s13
 80012fa:	eef0 0a47 	vmov.f32	s1, s14
 80012fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001302:	f7ff ff85 	bl	8001210 <FSM_set_limits>
}
 8001306:	e018      	b.n	800133a <parse_input+0xde>
      uint8_t *msg = "error> wrong input format!\n";
 8001308:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <parse_input+0xe8>)
 800130a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
      status = LOG_send_msg(msg, strlen(msg));
 800130e:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001312:	f7fe ff6d 	bl	80001f0 <strlen>
 8001316:	4603      	mov	r3, r0
 8001318:	4619      	mov	r1, r3
 800131a:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800131e:	f000 f929 	bl	8001574 <LOG_send_msg>
 8001322:	4603      	mov	r3, r0
 8001324:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
      if (status != BSP_OK)
 8001328:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800132c:	2b00      	cmp	r3, #0
 800132e:	d0ab      	beq.n	8001288 <parse_input+0x2c>
         BSP_error_handler();
 8001330:	f000 f8cd 	bl	80014ce <BSP_error_handler>
 8001334:	e7a8      	b.n	8001288 <parse_input+0x2c>
         continue;
 8001336:	bf00      	nop
   while (true) {
 8001338:	e7a6      	b.n	8001288 <parse_input+0x2c>
}
 800133a:	37a8      	adds	r7, #168	; 0xa8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	080085fc 	.word	0x080085fc
 8001344:	0800860c 	.word	0x0800860c

08001348 <ACT_init>:
#define GPIO_HEATER GPIOB
#define GPIO_COOLER GPIOB


bsp_status_t ACT_init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08c      	sub	sp, #48	; 0x30
 800134c:	af00      	add	r7, sp, #0
   __GPIOB_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	4b20      	ldr	r3, [pc, #128]	; (80013d4 <ACT_init+0x8c>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001356:	4a1f      	ldr	r2, [pc, #124]	; (80013d4 <ACT_init+0x8c>)
 8001358:	f043 0302 	orr.w	r3, r3, #2
 800135c:	6313      	str	r3, [r2, #48]	; 0x30
 800135e:	4b1d      	ldr	r3, [pc, #116]	; (80013d4 <ACT_init+0x8c>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]

   GPIO_InitTypeDef GPIO_cooler = {
 800136a:	f107 031c 	add.w	r3, r7, #28
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	611a      	str	r2, [r3, #16]
 800137a:	2380      	movs	r3, #128	; 0x80
 800137c:	61fb      	str	r3, [r7, #28]
 800137e:	2301      	movs	r3, #1
 8001380:	623b      	str	r3, [r7, #32]
         .Mode = GPIO_MODE_OUTPUT_PP,
         .Pull = GPIO_NOPULL,
         .Speed = GPIO_SPEED_LOW,
   };

   HAL_GPIO_Init(GPIO_COOLER, &GPIO_cooler);
 8001382:	f107 031c 	add.w	r3, r7, #28
 8001386:	4619      	mov	r1, r3
 8001388:	4813      	ldr	r0, [pc, #76]	; (80013d8 <ACT_init+0x90>)
 800138a:	f001 f909 	bl	80025a0 <HAL_GPIO_Init>
   HAL_GPIO_WritePin(GPIO_COOLER, PIN_COOLER, GPIO_PIN_RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	2180      	movs	r1, #128	; 0x80
 8001392:	4811      	ldr	r0, [pc, #68]	; (80013d8 <ACT_init+0x90>)
 8001394:	f001 fab0 	bl	80028f8 <HAL_GPIO_WritePin>

   GPIO_InitTypeDef GPIO_heater = {
 8001398:	f107 0308 	add.w	r3, r7, #8
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	605a      	str	r2, [r3, #4]
 80013a2:	609a      	str	r2, [r3, #8]
 80013a4:	60da      	str	r2, [r3, #12]
 80013a6:	611a      	str	r2, [r3, #16]
 80013a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013ac:	60bb      	str	r3, [r7, #8]
 80013ae:	2301      	movs	r3, #1
 80013b0:	60fb      	str	r3, [r7, #12]
         .Mode = GPIO_MODE_OUTPUT_PP,
         .Pull = GPIO_NOPULL,
         .Speed = GPIO_SPEED_LOW,
   };

   HAL_GPIO_Init(GPIO_HEATER, &GPIO_heater);
 80013b2:	f107 0308 	add.w	r3, r7, #8
 80013b6:	4619      	mov	r1, r3
 80013b8:	4807      	ldr	r0, [pc, #28]	; (80013d8 <ACT_init+0x90>)
 80013ba:	f001 f8f1 	bl	80025a0 <HAL_GPIO_Init>
   HAL_GPIO_WritePin(GPIO_HEATER, PIN_HEATER, GPIO_PIN_RESET);
 80013be:	2200      	movs	r2, #0
 80013c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013c4:	4804      	ldr	r0, [pc, #16]	; (80013d8 <ACT_init+0x90>)
 80013c6:	f001 fa97 	bl	80028f8 <HAL_GPIO_WritePin>

   return BSP_OK;
 80013ca:	2300      	movs	r3, #0
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3730      	adds	r7, #48	; 0x30
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40023800 	.word	0x40023800
 80013d8:	40020400 	.word	0x40020400

080013dc <ACT_turn_on_heater>:

void ACT_turn_on_heater(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIO_HEATER, PIN_HEATER, GPIO_PIN_SET);
 80013e0:	2201      	movs	r2, #1
 80013e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013e6:	4802      	ldr	r0, [pc, #8]	; (80013f0 <ACT_turn_on_heater+0x14>)
 80013e8:	f001 fa86 	bl	80028f8 <HAL_GPIO_WritePin>
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40020400 	.word	0x40020400

080013f4 <ACT_turn_off_heater>:

void ACT_turn_off_heater(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIO_HEATER, PIN_HEATER, GPIO_PIN_RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013fe:	4802      	ldr	r0, [pc, #8]	; (8001408 <ACT_turn_off_heater+0x14>)
 8001400:	f001 fa7a 	bl	80028f8 <HAL_GPIO_WritePin>
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40020400 	.word	0x40020400

0800140c <ACT_turn_on_cooler>:

void ACT_turn_on_cooler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIO_COOLER, PIN_COOLER, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	2180      	movs	r1, #128	; 0x80
 8001414:	4802      	ldr	r0, [pc, #8]	; (8001420 <ACT_turn_on_cooler+0x14>)
 8001416:	f001 fa6f 	bl	80028f8 <HAL_GPIO_WritePin>
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40020400 	.word	0x40020400

08001424 <ACT_turn_off_cooler>:

void ACT_turn_off_cooler(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIO_COOLER, PIN_COOLER, GPIO_PIN_RESET);
 8001428:	2200      	movs	r2, #0
 800142a:	2180      	movs	r1, #128	; 0x80
 800142c:	4802      	ldr	r0, [pc, #8]	; (8001438 <ACT_turn_off_cooler+0x14>)
 800142e:	f001 fa63 	bl	80028f8 <HAL_GPIO_WritePin>
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40020400 	.word	0x40020400

0800143c <BSP_init>:

#include "bsp.h"


bsp_status_t BSP_init()
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
   HAL_StatusTypeDef hal_status = HAL_Init();
 8001442:	f000 fb4b 	bl	8001adc <HAL_Init>
 8001446:	4603      	mov	r3, r0
 8001448:	71fb      	strb	r3, [r7, #7]

   if (hal_status != HAL_OK)
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <BSP_init+0x18>
   {
      return BSP_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e031      	b.n	80014b8 <BSP_init+0x7c>
   }

   bsp_status_t status =  SENSOR_init();
 8001454:	f000 f8ee 	bl	8001634 <SENSOR_init>
 8001458:	4603      	mov	r3, r0
 800145a:	71bb      	strb	r3, [r7, #6]

   if (status != BSP_OK)
 800145c:	79bb      	ldrb	r3, [r7, #6]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <BSP_init+0x2a>
   {
      return status;
 8001462:	79bb      	ldrb	r3, [r7, #6]
 8001464:	e028      	b.n	80014b8 <BSP_init+0x7c>
   }

   status = IND_init();
 8001466:	f000 f835 	bl	80014d4 <IND_init>
 800146a:	4603      	mov	r3, r0
 800146c:	71bb      	strb	r3, [r7, #6]

   if (status != BSP_OK)
 800146e:	79bb      	ldrb	r3, [r7, #6]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <BSP_init+0x3c>
   {
      return status;
 8001474:	79bb      	ldrb	r3, [r7, #6]
 8001476:	e01f      	b.n	80014b8 <BSP_init+0x7c>
   }

   status = ACT_init();
 8001478:	f7ff ff66 	bl	8001348 <ACT_init>
 800147c:	4603      	mov	r3, r0
 800147e:	71bb      	strb	r3, [r7, #6]

   if (status != BSP_OK)
 8001480:	79bb      	ldrb	r3, [r7, #6]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <BSP_init+0x4e>
   {
      return status;
 8001486:	79bb      	ldrb	r3, [r7, #6]
 8001488:	e016      	b.n	80014b8 <BSP_init+0x7c>
   }

   status = SERIAL_init();
 800148a:	f000 f991 	bl	80017b0 <SERIAL_init>
 800148e:	4603      	mov	r3, r0
 8001490:	71bb      	strb	r3, [r7, #6]

   if (status != BSP_OK)
 8001492:	79bb      	ldrb	r3, [r7, #6]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <BSP_init+0x60>
   {
      return status;
 8001498:	79bb      	ldrb	r3, [r7, #6]
 800149a:	e00d      	b.n	80014b8 <BSP_init+0x7c>
   }

   status = LOG_set_port(SERIAL_get_port());
 800149c:	f000 f9ea 	bl	8001874 <SERIAL_get_port>
 80014a0:	4603      	mov	r3, r0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f000 f850 	bl	8001548 <LOG_set_port>
 80014a8:	4603      	mov	r3, r0
 80014aa:	71bb      	strb	r3, [r7, #6]

   if (status != BSP_OK)
 80014ac:	79bb      	ldrb	r3, [r7, #6]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <BSP_init+0x7a>
   {
      return status;
 80014b2:	79bb      	ldrb	r3, [r7, #6]
 80014b4:	e000      	b.n	80014b8 <BSP_init+0x7c>
   }

   return BSP_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <BSP_get_timer>:

uint32_t BSP_get_timer(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
   return HAL_GetTick();
 80014c4:	f000 fb6a 	bl	8001b9c <HAL_GetTick>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	bd80      	pop	{r7, pc}

080014ce <BSP_error_handler>:

void BSP_error_handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0
   while (true)
 80014d2:	e7fe      	b.n	80014d2 <BSP_error_handler+0x4>

080014d4 <IND_init>:
#define PIN_INDICATOR GPIO_PIN_0
#define GPIO_INDICATOR GPIOB


bsp_status_t IND_init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
   __GPIOB_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	603b      	str	r3, [r7, #0]
 80014de:	4b13      	ldr	r3, [pc, #76]	; (800152c <IND_init+0x58>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a12      	ldr	r2, [pc, #72]	; (800152c <IND_init+0x58>)
 80014e4:	f043 0302 	orr.w	r3, r3, #2
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b10      	ldr	r3, [pc, #64]	; (800152c <IND_init+0x58>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	603b      	str	r3, [r7, #0]
 80014f4:	683b      	ldr	r3, [r7, #0]

   GPIO_InitTypeDef GPIO_ind = {
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]
 8001504:	2301      	movs	r3, #1
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	2301      	movs	r3, #1
 800150a:	60bb      	str	r3, [r7, #8]
         .Mode = GPIO_MODE_OUTPUT_PP,
         .Pull = GPIO_NOPULL,
         .Speed = GPIO_SPEED_LOW,
   };

   HAL_GPIO_Init(GPIO_INDICATOR, &GPIO_ind);
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	4619      	mov	r1, r3
 8001510:	4807      	ldr	r0, [pc, #28]	; (8001530 <IND_init+0x5c>)
 8001512:	f001 f845 	bl	80025a0 <HAL_GPIO_Init>
   HAL_GPIO_WritePin(GPIO_INDICATOR, PIN_INDICATOR, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	2101      	movs	r1, #1
 800151a:	4805      	ldr	r0, [pc, #20]	; (8001530 <IND_init+0x5c>)
 800151c:	f001 f9ec 	bl	80028f8 <HAL_GPIO_WritePin>

   return BSP_OK;
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3718      	adds	r7, #24
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40023800 	.word	0x40023800
 8001530:	40020400 	.word	0x40020400

08001534 <IND_toggle_led>:

void IND_toggle_led(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
   HAL_GPIO_TogglePin(GPIO_INDICATOR, PIN_INDICATOR);
 8001538:	2101      	movs	r1, #1
 800153a:	4802      	ldr	r0, [pc, #8]	; (8001544 <IND_toggle_led+0x10>)
 800153c:	f001 f9f5 	bl	800292a <HAL_GPIO_TogglePin>
}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40020400 	.word	0x40020400

08001548 <LOG_set_port>:

static serial_port_t *serial_port = NULL;


bsp_status_t LOG_set_port(serial_port_t *port)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
   if (port == NULL)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d101      	bne.n	800155a <LOG_set_port+0x12>
   {
      return BSP_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e003      	b.n	8001562 <LOG_set_port+0x1a>
   }

   serial_port = port;
 800155a:	4a05      	ldr	r2, [pc, #20]	; (8001570 <LOG_set_port+0x28>)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6013      	str	r3, [r2, #0]

   return BSP_OK;
 8001560:	2300      	movs	r3, #0
}
 8001562:	4618      	mov	r0, r3
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	20000214 	.word	0x20000214

08001574 <LOG_send_msg>:


bsp_status_t LOG_send_msg(uint8_t *msg, size_t size)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
   if (serial_port->handle == NULL)
 800157e:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <LOG_send_msg+0x44>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d101      	bne.n	800158c <LOG_send_msg+0x18>
   {
      return BSP_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e010      	b.n	80015ae <LOG_send_msg+0x3a>
   }

   HAL_StatusTypeDef status = HAL_UART_Transmit(serial_port->handle, msg, size, 100);
 800158c:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <LOG_send_msg+0x44>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	6818      	ldr	r0, [r3, #0]
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	b29a      	uxth	r2, r3
 8001596:	2364      	movs	r3, #100	; 0x64
 8001598:	6879      	ldr	r1, [r7, #4]
 800159a:	f001 faec 	bl	8002b76 <HAL_UART_Transmit>
 800159e:	4603      	mov	r3, r0
 80015a0:	73fb      	strb	r3, [r7, #15]

   if (status != HAL_OK)
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <LOG_send_msg+0x38>
   {
      return BSP_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e000      	b.n	80015ae <LOG_send_msg+0x3a>
   }

   return BSP_OK;
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000214 	.word	0x20000214

080015bc <LOG_send_temp>:

bsp_status_t LOG_send_temp(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b09e      	sub	sp, #120	; 0x78
 80015c0:	af02      	add	r7, sp, #8
   float temp = 0;
 80015c2:	f04f 0300 	mov.w	r3, #0
 80015c6:	66bb      	str	r3, [r7, #104]	; 0x68
   bsp_status_t status = SENSOR_get_measure(&temp);
 80015c8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80015cc:	4618      	mov	r0, r3
 80015ce:	f000 f87f 	bl	80016d0 <SENSOR_get_measure>
 80015d2:	4603      	mov	r3, r0
 80015d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

   if (status != BSP_OK)
 80015d8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <LOG_send_temp+0x28>
   {
      return BSP_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e020      	b.n	8001626 <LOG_send_temp+0x6a>
   }

   char msg[100];
   snprintf(msg, sizeof(msg), "status> temp: %+06.2fC\n", temp);
 80015e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7fe ffbe 	bl	8000568 <__aeabi_f2d>
 80015ec:	4602      	mov	r2, r0
 80015ee:	460b      	mov	r3, r1
 80015f0:	1d38      	adds	r0, r7, #4
 80015f2:	e9cd 2300 	strd	r2, r3, [sp]
 80015f6:	4a0e      	ldr	r2, [pc, #56]	; (8001630 <LOG_send_temp+0x74>)
 80015f8:	2164      	movs	r1, #100	; 0x64
 80015fa:	f002 fd83 	bl	8004104 <sniprintf>

   status = LOG_send_msg(msg, strlen(msg));
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe fdf5 	bl	80001f0 <strlen>
 8001606:	4602      	mov	r2, r0
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	4611      	mov	r1, r2
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff ffb1 	bl	8001574 <LOG_send_msg>
 8001612:	4603      	mov	r3, r0
 8001614:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

   if (status != BSP_OK)
 8001618:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <LOG_send_temp+0x68>
   {
      return BSP_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e000      	b.n	8001626 <LOG_send_temp+0x6a>
   }

   return BSP_OK;
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3770      	adds	r7, #112	; 0x70
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	08008628 	.word	0x08008628

08001634 <SENSOR_init>:

static ADC_HandleTypeDef ADC_handle;


bsp_status_t SENSOR_init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
   ADC_handle.Instance = ADC1;
 800163a:	4b23      	ldr	r3, [pc, #140]	; (80016c8 <SENSOR_init+0x94>)
 800163c:	4a23      	ldr	r2, [pc, #140]	; (80016cc <SENSOR_init+0x98>)
 800163e:	601a      	str	r2, [r3, #0]
   ADC_handle.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001640:	4b21      	ldr	r3, [pc, #132]	; (80016c8 <SENSOR_init+0x94>)
 8001642:	2200      	movs	r2, #0
 8001644:	605a      	str	r2, [r3, #4]
   ADC_handle.Init.Resolution = ADC_RESOLUTION_12B;
 8001646:	4b20      	ldr	r3, [pc, #128]	; (80016c8 <SENSOR_init+0x94>)
 8001648:	2200      	movs	r2, #0
 800164a:	609a      	str	r2, [r3, #8]
   ADC_handle.Init.ScanConvMode = DISABLE;
 800164c:	4b1e      	ldr	r3, [pc, #120]	; (80016c8 <SENSOR_init+0x94>)
 800164e:	2200      	movs	r2, #0
 8001650:	611a      	str	r2, [r3, #16]
   ADC_handle.Init.ContinuousConvMode = ENABLE;
 8001652:	4b1d      	ldr	r3, [pc, #116]	; (80016c8 <SENSOR_init+0x94>)
 8001654:	2201      	movs	r2, #1
 8001656:	761a      	strb	r2, [r3, #24]
   ADC_handle.Init.DiscontinuousConvMode = DISABLE;
 8001658:	4b1b      	ldr	r3, [pc, #108]	; (80016c8 <SENSOR_init+0x94>)
 800165a:	2200      	movs	r2, #0
 800165c:	f883 2020 	strb.w	r2, [r3, #32]
   ADC_handle.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001660:	4b19      	ldr	r3, [pc, #100]	; (80016c8 <SENSOR_init+0x94>)
 8001662:	2200      	movs	r2, #0
 8001664:	60da      	str	r2, [r3, #12]
   ADC_handle.Init.NbrOfConversion = 1;
 8001666:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <SENSOR_init+0x94>)
 8001668:	2201      	movs	r2, #1
 800166a:	61da      	str	r2, [r3, #28]
   ADC_handle.Init.DMAContinuousRequests = DISABLE;
 800166c:	4b16      	ldr	r3, [pc, #88]	; (80016c8 <SENSOR_init+0x94>)
 800166e:	2200      	movs	r2, #0
 8001670:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
   ADC_handle.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001674:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <SENSOR_init+0x94>)
 8001676:	2200      	movs	r2, #0
 8001678:	615a      	str	r2, [r3, #20]

   HAL_StatusTypeDef status = HAL_ADC_Init(&ADC_handle);
 800167a:	4813      	ldr	r0, [pc, #76]	; (80016c8 <SENSOR_init+0x94>)
 800167c:	f000 fa9a 	bl	8001bb4 <HAL_ADC_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	75fb      	strb	r3, [r7, #23]

   if (status != HAL_OK) {
 8001684:	7dfb      	ldrb	r3, [r7, #23]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <SENSOR_init+0x5a>
       return BSP_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e018      	b.n	80016c0 <SENSOR_init+0x8c>
    }

   ADC_ChannelConfTypeDef ADC_channel_confing = {
 800168e:	1d3b      	adds	r3, r7, #4
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	2303      	movs	r3, #3
 800169c:	607b      	str	r3, [r7, #4]
 800169e:	2301      	movs	r3, #1
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	2307      	movs	r3, #7
 80016a4:	60fb      	str	r3, [r7, #12]
         .Channel = ADC_CHANNEL_3,
         .Rank = 1,
         .SamplingTime = ADC_SAMPLETIME_480CYCLES,
   };

   status = HAL_ADC_ConfigChannel(&ADC_handle, &ADC_channel_confing);
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	4619      	mov	r1, r3
 80016aa:	4807      	ldr	r0, [pc, #28]	; (80016c8 <SENSOR_init+0x94>)
 80016ac:	f000 fc64 	bl	8001f78 <HAL_ADC_ConfigChannel>
 80016b0:	4603      	mov	r3, r0
 80016b2:	75fb      	strb	r3, [r7, #23]

   if (status != HAL_OK) {
 80016b4:	7dfb      	ldrb	r3, [r7, #23]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <SENSOR_init+0x8a>
      return BSP_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e000      	b.n	80016c0 <SENSOR_init+0x8c>
   }

   return BSP_OK;
 80016be:	2300      	movs	r3, #0
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3718      	adds	r7, #24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20000218 	.word	0x20000218
 80016cc:	40012000 	.word	0x40012000

080016d0 <SENSOR_get_measure>:

bsp_status_t SENSOR_get_measure(float *temp)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b088      	sub	sp, #32
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
   if (temp == NULL)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d101      	bne.n	80016e2 <SENSOR_get_measure+0x12>
   {
      return BSP_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e059      	b.n	8001796 <SENSOR_get_measure+0xc6>
   }

   HAL_StatusTypeDef status = HAL_ADC_Start(&ADC_handle);
 80016e2:	482f      	ldr	r0, [pc, #188]	; (80017a0 <SENSOR_get_measure+0xd0>)
 80016e4:	f000 faaa 	bl	8001c3c <HAL_ADC_Start>
 80016e8:	4603      	mov	r3, r0
 80016ea:	75fb      	strb	r3, [r7, #23]

   if (status != HAL_OK)
 80016ec:	7dfb      	ldrb	r3, [r7, #23]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <SENSOR_get_measure+0x26>
   {
      return BSP_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e04f      	b.n	8001796 <SENSOR_get_measure+0xc6>
   }

/********************************/
   float average_temperature = 0.0f;
 80016f6:	f04f 0300 	mov.w	r3, #0
 80016fa:	61fb      	str	r3, [r7, #28]

   for (size_t i = 0; i < FILTER_LENGTH; i++)
 80016fc:	2300      	movs	r3, #0
 80016fe:	61bb      	str	r3, [r7, #24]
 8001700:	e038      	b.n	8001774 <SENSOR_get_measure+0xa4>
   {
      status = HAL_ADC_PollForConversion(&ADC_handle, 200);
 8001702:	21c8      	movs	r1, #200	; 0xc8
 8001704:	4826      	ldr	r0, [pc, #152]	; (80017a0 <SENSOR_get_measure+0xd0>)
 8001706:	f000 fb9e 	bl	8001e46 <HAL_ADC_PollForConversion>
 800170a:	4603      	mov	r3, r0
 800170c:	75fb      	strb	r3, [r7, #23]

      if (status != HAL_OK)
 800170e:	7dfb      	ldrb	r3, [r7, #23]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <SENSOR_get_measure+0x48>
      {
         return BSP_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e03e      	b.n	8001796 <SENSOR_get_measure+0xc6>
      }

      uint32_t adc_value = HAL_ADC_GetValue(&ADC_handle);
 8001718:	4821      	ldr	r0, [pc, #132]	; (80017a0 <SENSOR_get_measure+0xd0>)
 800171a:	f000 fc1f 	bl	8001f5c <HAL_ADC_GetValue>
 800171e:	6138      	str	r0, [r7, #16]
      float voltage = (adc_value / ADC_MAX_VALUE) * ADC_VOLTAGE_MAX;
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	ee07 3a90 	vmov	s15, r3
 8001726:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800172a:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80017a4 <SENSOR_get_measure+0xd4>
 800172e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001732:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80017a8 <SENSOR_get_measure+0xd8>
 8001736:	ee67 7a87 	vmul.f32	s15, s15, s14
 800173a:	edc7 7a03 	vstr	s15, [r7, #12]
      float temperature = (voltage * TEMP_SENSOR_CONST) - TEMP_SENSOR_OFFSET;
 800173e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001742:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80017ac <SENSOR_get_measure+0xdc>
 8001746:	ee67 7a87 	vmul.f32	s15, s15, s14
 800174a:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800174e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001752:	edc7 7a02 	vstr	s15, [r7, #8]

      average_temperature += temperature / FILTER_LENGTH;
 8001756:	ed97 7a02 	vldr	s14, [r7, #8]
 800175a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800175e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001762:	ed97 7a07 	vldr	s14, [r7, #28]
 8001766:	ee77 7a27 	vadd.f32	s15, s14, s15
 800176a:	edc7 7a07 	vstr	s15, [r7, #28]
   for (size_t i = 0; i < FILTER_LENGTH; i++)
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	3301      	adds	r3, #1
 8001772:	61bb      	str	r3, [r7, #24]
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	2b09      	cmp	r3, #9
 8001778:	d9c3      	bls.n	8001702 <SENSOR_get_measure+0x32>
   }

   *temp = average_temperature;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	69fa      	ldr	r2, [r7, #28]
 800177e:	601a      	str	r2, [r3, #0]

   status = HAL_ADC_Stop(&ADC_handle);
 8001780:	4807      	ldr	r0, [pc, #28]	; (80017a0 <SENSOR_get_measure+0xd0>)
 8001782:	f000 fb2d 	bl	8001de0 <HAL_ADC_Stop>
 8001786:	4603      	mov	r3, r0
 8001788:	75fb      	strb	r3, [r7, #23]

   if (status != HAL_OK)
 800178a:	7dfb      	ldrb	r3, [r7, #23]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <SENSOR_get_measure+0xc4>
   {
      return BSP_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <SENSOR_get_measure+0xc6>
   }

   return BSP_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3720      	adds	r7, #32
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000218 	.word	0x20000218
 80017a4:	457ff000 	.word	0x457ff000
 80017a8:	40533333 	.word	0x40533333
 80017ac:	421d9365 	.word	0x421d9365

080017b0 <SERIAL_init>:
   .handle = &UART_handle
};


bsp_status_t SERIAL_init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
   UART_handle.Instance = USART3;
 80017b6:	4b1d      	ldr	r3, [pc, #116]	; (800182c <SERIAL_init+0x7c>)
 80017b8:	4a1d      	ldr	r2, [pc, #116]	; (8001830 <SERIAL_init+0x80>)
 80017ba:	601a      	str	r2, [r3, #0]
   UART_handle.Init.BaudRate = 9600;
 80017bc:	4b1b      	ldr	r3, [pc, #108]	; (800182c <SERIAL_init+0x7c>)
 80017be:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017c2:	605a      	str	r2, [r3, #4]
   UART_handle.Init.WordLength = UART_WORDLENGTH_8B;
 80017c4:	4b19      	ldr	r3, [pc, #100]	; (800182c <SERIAL_init+0x7c>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	609a      	str	r2, [r3, #8]
   UART_handle.Init.StopBits = UART_STOPBITS_1;
 80017ca:	4b18      	ldr	r3, [pc, #96]	; (800182c <SERIAL_init+0x7c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	60da      	str	r2, [r3, #12]
   UART_handle.Init.Parity = UART_PARITY_NONE;
 80017d0:	4b16      	ldr	r3, [pc, #88]	; (800182c <SERIAL_init+0x7c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	611a      	str	r2, [r3, #16]
   UART_handle.Init.Mode = UART_MODE_TX_RX;
 80017d6:	4b15      	ldr	r3, [pc, #84]	; (800182c <SERIAL_init+0x7c>)
 80017d8:	220c      	movs	r2, #12
 80017da:	615a      	str	r2, [r3, #20]
   UART_handle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017dc:	4b13      	ldr	r3, [pc, #76]	; (800182c <SERIAL_init+0x7c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	619a      	str	r2, [r3, #24]
   UART_handle.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e2:	4b12      	ldr	r3, [pc, #72]	; (800182c <SERIAL_init+0x7c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	61da      	str	r2, [r3, #28]

   HAL_StatusTypeDef status = HAL_UART_Init(&UART_handle);
 80017e8:	4810      	ldr	r0, [pc, #64]	; (800182c <SERIAL_init+0x7c>)
 80017ea:	f001 f977 	bl	8002adc <HAL_UART_Init>
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]

   if (status != HAL_OK)
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <SERIAL_init+0x4c>
   {
      return BSP_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e013      	b.n	8001824 <SERIAL_init+0x74>
   }

   uint8_t *msg = "status> UART OK\n";
 80017fc:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <SERIAL_init+0x84>)
 80017fe:	603b      	str	r3, [r7, #0]
   status = HAL_UART_Transmit(&UART_handle, msg, strlen(msg), 100);
 8001800:	6838      	ldr	r0, [r7, #0]
 8001802:	f7fe fcf5 	bl	80001f0 <strlen>
 8001806:	4603      	mov	r3, r0
 8001808:	b29a      	uxth	r2, r3
 800180a:	2364      	movs	r3, #100	; 0x64
 800180c:	6839      	ldr	r1, [r7, #0]
 800180e:	4807      	ldr	r0, [pc, #28]	; (800182c <SERIAL_init+0x7c>)
 8001810:	f001 f9b1 	bl	8002b76 <HAL_UART_Transmit>
 8001814:	4603      	mov	r3, r0
 8001816:	71fb      	strb	r3, [r7, #7]

   if (status != HAL_OK)
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <SERIAL_init+0x72>
   {
      return BSP_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e000      	b.n	8001824 <SERIAL_init+0x74>
   }

   return BSP_OK;
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000260 	.word	0x20000260
 8001830:	40004800 	.word	0x40004800
 8001834:	08008640 	.word	0x08008640

08001838 <SERIAL_get_input>:

bsp_status_t SERIAL_get_input(uint8_t *buffer, size_t size, uint16_t *received)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b088      	sub	sp, #32
 800183c:	af02      	add	r7, sp, #8
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
   HAL_StatusTypeDef status = HAL_UARTEx_ReceiveToIdle(&UART_handle, buffer, size, received, HAL_MAX_DELAY);
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	b29a      	uxth	r2, r3
 8001848:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68f9      	ldr	r1, [r7, #12]
 8001852:	4807      	ldr	r0, [pc, #28]	; (8001870 <SERIAL_get_input+0x38>)
 8001854:	f001 fa21 	bl	8002c9a <HAL_UARTEx_ReceiveToIdle>
 8001858:	4603      	mov	r3, r0
 800185a:	75fb      	strb	r3, [r7, #23]

   if (status != HAL_OK)
 800185c:	7dfb      	ldrb	r3, [r7, #23]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <SERIAL_get_input+0x2e>
   {
      return BSP_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e000      	b.n	8001868 <SERIAL_get_input+0x30>
   }

   return BSP_OK;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3718      	adds	r7, #24
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000260 	.word	0x20000260

08001874 <SERIAL_get_port>:

serial_port_t *SERIAL_get_port(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
   return &serial_port;
 8001878:	4b02      	ldr	r3, [pc, #8]	; (8001884 <SERIAL_get_port+0x10>)
}
 800187a:	4618      	mov	r0, r3
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	20000000 	.word	0x20000000

08001888 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800188c:	4b16      	ldr	r3, [pc, #88]	; (80018e8 <SystemInit+0x60>)
 800188e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001892:	4a15      	ldr	r2, [pc, #84]	; (80018e8 <SystemInit+0x60>)
 8001894:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001898:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800189c:	4b13      	ldr	r3, [pc, #76]	; (80018ec <SystemInit+0x64>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a12      	ldr	r2, [pc, #72]	; (80018ec <SystemInit+0x64>)
 80018a2:	f043 0301 	orr.w	r3, r3, #1
 80018a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80018a8:	4b10      	ldr	r3, [pc, #64]	; (80018ec <SystemInit+0x64>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80018ae:	4b0f      	ldr	r3, [pc, #60]	; (80018ec <SystemInit+0x64>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a0e      	ldr	r2, [pc, #56]	; (80018ec <SystemInit+0x64>)
 80018b4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80018b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018bc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80018be:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <SystemInit+0x64>)
 80018c0:	4a0b      	ldr	r2, [pc, #44]	; (80018f0 <SystemInit+0x68>)
 80018c2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80018c4:	4b09      	ldr	r3, [pc, #36]	; (80018ec <SystemInit+0x64>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a08      	ldr	r2, [pc, #32]	; (80018ec <SystemInit+0x64>)
 80018ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80018d0:	4b06      	ldr	r3, [pc, #24]	; (80018ec <SystemInit+0x64>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018d6:	4b04      	ldr	r3, [pc, #16]	; (80018e8 <SystemInit+0x60>)
 80018d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018dc:	609a      	str	r2, [r3, #8]
#endif
}
 80018de:	bf00      	nop
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	e000ed00 	.word	0xe000ed00
 80018ec:	40023800 	.word	0x40023800
 80018f0:	24003010 	.word	0x24003010

080018f4 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001906:	e7fe      	b.n	8001906 <HardFault_Handler+0x4>

08001908 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800190c:	e7fe      	b.n	800190c <MemManage_Handler+0x4>

0800190e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001912:	e7fe      	b.n	8001912 <BusFault_Handler+0x4>

08001914 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001918:	e7fe      	b.n	8001918 <UsageFault_Handler+0x4>

0800191a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800191a:	b480      	push	{r7}
 800191c:	af00      	add	r7, sp, #0
}
 800191e:	bf00      	nop
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001936:	b480      	push	{r7}
 8001938:	af00      	add	r7, sp, #0
}
 800193a:	bf00      	nop
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8001948:	f000 f914 	bl	8001b74 <HAL_IncTick>
}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}

08001950 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
	return 1;
 8001954:	2301      	movs	r3, #1
}
 8001956:	4618      	mov	r0, r3
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <_kill>:

int _kill(int pid, int sig)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800196a:	f001 fd19 	bl	80033a0 <__errno>
 800196e:	4603      	mov	r3, r0
 8001970:	2216      	movs	r2, #22
 8001972:	601a      	str	r2, [r3, #0]
	return -1;
 8001974:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001978:	4618      	mov	r0, r3
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <_exit>:

void _exit (int status)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001988:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7ff ffe7 	bl	8001960 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001992:	e7fe      	b.n	8001992 <_exit+0x12>

08001994 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]
 80019a4:	e00a      	b.n	80019bc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019a6:	f3af 8000 	nop.w
 80019aa:	4601      	mov	r1, r0
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	1c5a      	adds	r2, r3, #1
 80019b0:	60ba      	str	r2, [r7, #8]
 80019b2:	b2ca      	uxtb	r2, r1
 80019b4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	3301      	adds	r3, #1
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	697a      	ldr	r2, [r7, #20]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	dbf0      	blt.n	80019a6 <_read+0x12>
	}

return len;
 80019c4:	687b      	ldr	r3, [r7, #4]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b086      	sub	sp, #24
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	e009      	b.n	80019f4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	1c5a      	adds	r2, r3, #1
 80019e4:	60ba      	str	r2, [r7, #8]
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	3301      	adds	r3, #1
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	697a      	ldr	r2, [r7, #20]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	dbf1      	blt.n	80019e0 <_write+0x12>
	}
	return len;
 80019fc:	687b      	ldr	r3, [r7, #4]
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3718      	adds	r7, #24
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <_close>:

int _close(int file)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b083      	sub	sp, #12
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
	return -1;
 8001a0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b083      	sub	sp, #12
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
 8001a26:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a2e:	605a      	str	r2, [r3, #4]
	return 0;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <_isatty>:

int _isatty(int file)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	b083      	sub	sp, #12
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
	return 1;
 8001a46:	2301      	movs	r3, #1
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
	return 0;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3714      	adds	r7, #20
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
	...

08001a70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a78:	4a14      	ldr	r2, [pc, #80]	; (8001acc <_sbrk+0x5c>)
 8001a7a:	4b15      	ldr	r3, [pc, #84]	; (8001ad0 <_sbrk+0x60>)
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a84:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <_sbrk+0x64>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d102      	bne.n	8001a92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <_sbrk+0x64>)
 8001a8e:	4a12      	ldr	r2, [pc, #72]	; (8001ad8 <_sbrk+0x68>)
 8001a90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a92:	4b10      	ldr	r3, [pc, #64]	; (8001ad4 <_sbrk+0x64>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4413      	add	r3, r2
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d207      	bcs.n	8001ab0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001aa0:	f001 fc7e 	bl	80033a0 <__errno>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	220c      	movs	r2, #12
 8001aa8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aaa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001aae:	e009      	b.n	8001ac4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ab0:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <_sbrk+0x64>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ab6:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <_sbrk+0x64>)
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4413      	add	r3, r2
 8001abe:	4a05      	ldr	r2, [pc, #20]	; (8001ad4 <_sbrk+0x64>)
 8001ac0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20030000 	.word	0x20030000
 8001ad0:	00000400 	.word	0x00000400
 8001ad4:	200002a4 	.word	0x200002a4
 8001ad8:	200002c8 	.word	0x200002c8

08001adc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <HAL_Init+0x34>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a0a      	ldr	r2, [pc, #40]	; (8001b10 <HAL_Init+0x34>)
 8001ae6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aea:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aec:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <HAL_Init+0x34>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a07      	ldr	r2, [pc, #28]	; (8001b10 <HAL_Init+0x34>)
 8001af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001af6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001af8:	2003      	movs	r0, #3
 8001afa:	f000 fd1d 	bl	8002538 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001afe:	200f      	movs	r0, #15
 8001b00:	f000 f808 	bl	8001b14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b04:	f000 ffae 	bl	8002a64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40023c00 	.word	0x40023c00

08001b14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b1c:	4b12      	ldr	r3, [pc, #72]	; (8001b68 <HAL_InitTick+0x54>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <HAL_InitTick+0x58>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	4619      	mov	r1, r3
 8001b26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b32:	4618      	mov	r0, r3
 8001b34:	f000 fd27 	bl	8002586 <HAL_SYSTICK_Config>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e00e      	b.n	8001b60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b0f      	cmp	r3, #15
 8001b46:	d80a      	bhi.n	8001b5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b48:	2200      	movs	r2, #0
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b50:	f000 fcfd 	bl	800254e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b54:	4a06      	ldr	r2, [pc, #24]	; (8001b70 <HAL_InitTick+0x5c>)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	e000      	b.n	8001b60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000004 	.word	0x20000004
 8001b6c:	2000000c 	.word	0x2000000c
 8001b70:	20000008 	.word	0x20000008

08001b74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b78:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <HAL_IncTick+0x20>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <HAL_IncTick+0x24>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4413      	add	r3, r2
 8001b84:	4a04      	ldr	r2, [pc, #16]	; (8001b98 <HAL_IncTick+0x24>)
 8001b86:	6013      	str	r3, [r2, #0]
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	2000000c 	.word	0x2000000c
 8001b98:	200002b0 	.word	0x200002b0

08001b9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001ba0:	4b03      	ldr	r3, [pc, #12]	; (8001bb0 <HAL_GetTick+0x14>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	200002b0 	.word	0x200002b0

08001bb4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d101      	bne.n	8001bca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e033      	b.n	8001c32 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d109      	bne.n	8001be6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f000 fec4 	bl	8002960 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bea:	f003 0310 	and.w	r3, r3, #16
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d118      	bne.n	8001c24 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bfa:	f023 0302 	bic.w	r3, r3, #2
 8001bfe:	f043 0202 	orr.w	r2, r3, #2
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 fae8 	bl	80021dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	f023 0303 	bic.w	r3, r3, #3
 8001c1a:	f043 0201 	orr.w	r2, r3, #1
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	641a      	str	r2, [r3, #64]	; 0x40
 8001c22:	e001      	b.n	8001c28 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
	...

08001c3c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b085      	sub	sp, #20
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d101      	bne.n	8001c56 <HAL_ADC_Start+0x1a>
 8001c52:	2302      	movs	r3, #2
 8001c54:	e0b2      	b.n	8001dbc <HAL_ADC_Start+0x180>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2201      	movs	r2, #1
 8001c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f003 0301 	and.w	r3, r3, #1
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d018      	beq.n	8001c9e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f042 0201 	orr.w	r2, r2, #1
 8001c7a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c7c:	4b52      	ldr	r3, [pc, #328]	; (8001dc8 <HAL_ADC_Start+0x18c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a52      	ldr	r2, [pc, #328]	; (8001dcc <HAL_ADC_Start+0x190>)
 8001c82:	fba2 2303 	umull	r2, r3, r2, r3
 8001c86:	0c9a      	lsrs	r2, r3, #18
 8001c88:	4613      	mov	r3, r2
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	4413      	add	r3, r2
 8001c8e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001c90:	e002      	b.n	8001c98 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	3b01      	subs	r3, #1
 8001c96:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1f9      	bne.n	8001c92 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f003 0301 	and.w	r3, r3, #1
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d17a      	bne.n	8001da2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001cb4:	f023 0301 	bic.w	r3, r3, #1
 8001cb8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d007      	beq.n	8001cde <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001cd6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ce6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cea:	d106      	bne.n	8001cfa <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cf0:	f023 0206 	bic.w	r2, r3, #6
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	645a      	str	r2, [r3, #68]	; 0x44
 8001cf8:	e002      	b.n	8001d00 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d08:	4b31      	ldr	r3, [pc, #196]	; (8001dd0 <HAL_ADC_Start+0x194>)
 8001d0a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001d14:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f003 031f 	and.w	r3, r3, #31
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d12a      	bne.n	8001d78 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a2b      	ldr	r2, [pc, #172]	; (8001dd4 <HAL_ADC_Start+0x198>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d015      	beq.n	8001d58 <HAL_ADC_Start+0x11c>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a29      	ldr	r2, [pc, #164]	; (8001dd8 <HAL_ADC_Start+0x19c>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d105      	bne.n	8001d42 <HAL_ADC_Start+0x106>
 8001d36:	4b26      	ldr	r3, [pc, #152]	; (8001dd0 <HAL_ADC_Start+0x194>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f003 031f 	and.w	r3, r3, #31
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00a      	beq.n	8001d58 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a25      	ldr	r2, [pc, #148]	; (8001ddc <HAL_ADC_Start+0x1a0>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d136      	bne.n	8001dba <HAL_ADC_Start+0x17e>
 8001d4c:	4b20      	ldr	r3, [pc, #128]	; (8001dd0 <HAL_ADC_Start+0x194>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f003 0310 	and.w	r3, r3, #16
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d130      	bne.n	8001dba <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d129      	bne.n	8001dba <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d74:	609a      	str	r2, [r3, #8]
 8001d76:	e020      	b.n	8001dba <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a15      	ldr	r2, [pc, #84]	; (8001dd4 <HAL_ADC_Start+0x198>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d11b      	bne.n	8001dba <HAL_ADC_Start+0x17e>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d114      	bne.n	8001dba <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689a      	ldr	r2, [r3, #8]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	e00b      	b.n	8001dba <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	f043 0210 	orr.w	r2, r3, #16
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db2:	f043 0201 	orr.w	r2, r3, #1
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	20000004 	.word	0x20000004
 8001dcc:	431bde83 	.word	0x431bde83
 8001dd0:	40012300 	.word	0x40012300
 8001dd4:	40012000 	.word	0x40012000
 8001dd8:	40012100 	.word	0x40012100
 8001ddc:	40012200 	.word	0x40012200

08001de0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d101      	bne.n	8001df6 <HAL_ADC_Stop+0x16>
 8001df2:	2302      	movs	r3, #2
 8001df4:	e021      	b.n	8001e3a <HAL_ADC_Stop+0x5a>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2201      	movs	r2, #1
 8001dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f022 0201 	bic.w	r2, r2, #1
 8001e0c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d109      	bne.n	8001e30 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e24:	f023 0301 	bic.w	r3, r3, #1
 8001e28:	f043 0201 	orr.w	r2, r3, #1
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b084      	sub	sp, #16
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
 8001e4e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e62:	d113      	bne.n	8001e8c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e72:	d10b      	bne.n	8001e8c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e78:	f043 0220 	orr.w	r2, r3, #32
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e063      	b.n	8001f54 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001e8c:	f7ff fe86 	bl	8001b9c <HAL_GetTick>
 8001e90:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e92:	e021      	b.n	8001ed8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e9a:	d01d      	beq.n	8001ed8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d007      	beq.n	8001eb2 <HAL_ADC_PollForConversion+0x6c>
 8001ea2:	f7ff fe7b 	bl	8001b9c <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d212      	bcs.n	8001ed8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d00b      	beq.n	8001ed8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec4:	f043 0204 	orr.w	r2, r3, #4
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e03d      	b.n	8001f54 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d1d6      	bne.n	8001e94 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f06f 0212 	mvn.w	r2, #18
 8001eee:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d123      	bne.n	8001f52 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d11f      	bne.n	8001f52 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f18:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d006      	beq.n	8001f2e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d111      	bne.n	8001f52 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d105      	bne.n	8001f52 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	f043 0201 	orr.w	r2, r3, #1
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3710      	adds	r7, #16
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
	...

08001f78 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d101      	bne.n	8001f94 <HAL_ADC_ConfigChannel+0x1c>
 8001f90:	2302      	movs	r3, #2
 8001f92:	e113      	b.n	80021bc <HAL_ADC_ConfigChannel+0x244>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b09      	cmp	r3, #9
 8001fa2:	d925      	bls.n	8001ff0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68d9      	ldr	r1, [r3, #12]
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	4413      	add	r3, r2
 8001fb8:	3b1e      	subs	r3, #30
 8001fba:	2207      	movs	r2, #7
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43da      	mvns	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	400a      	ands	r2, r1
 8001fc8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68d9      	ldr	r1, [r3, #12]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	4618      	mov	r0, r3
 8001fdc:	4603      	mov	r3, r0
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	4403      	add	r3, r0
 8001fe2:	3b1e      	subs	r3, #30
 8001fe4:	409a      	lsls	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	430a      	orrs	r2, r1
 8001fec:	60da      	str	r2, [r3, #12]
 8001fee:	e022      	b.n	8002036 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	6919      	ldr	r1, [r3, #16]
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	4613      	mov	r3, r2
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	4413      	add	r3, r2
 8002004:	2207      	movs	r2, #7
 8002006:	fa02 f303 	lsl.w	r3, r2, r3
 800200a:	43da      	mvns	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	400a      	ands	r2, r1
 8002012:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6919      	ldr	r1, [r3, #16]
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	689a      	ldr	r2, [r3, #8]
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	b29b      	uxth	r3, r3
 8002024:	4618      	mov	r0, r3
 8002026:	4603      	mov	r3, r0
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4403      	add	r3, r0
 800202c:	409a      	lsls	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	430a      	orrs	r2, r1
 8002034:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	2b06      	cmp	r3, #6
 800203c:	d824      	bhi.n	8002088 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	4613      	mov	r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	3b05      	subs	r3, #5
 8002050:	221f      	movs	r2, #31
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43da      	mvns	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	400a      	ands	r2, r1
 800205e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	b29b      	uxth	r3, r3
 800206c:	4618      	mov	r0, r3
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	4613      	mov	r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	4413      	add	r3, r2
 8002078:	3b05      	subs	r3, #5
 800207a:	fa00 f203 	lsl.w	r2, r0, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	430a      	orrs	r2, r1
 8002084:	635a      	str	r2, [r3, #52]	; 0x34
 8002086:	e04c      	b.n	8002122 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2b0c      	cmp	r3, #12
 800208e:	d824      	bhi.n	80020da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	4413      	add	r3, r2
 80020a0:	3b23      	subs	r3, #35	; 0x23
 80020a2:	221f      	movs	r2, #31
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	43da      	mvns	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	400a      	ands	r2, r1
 80020b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	b29b      	uxth	r3, r3
 80020be:	4618      	mov	r0, r3
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685a      	ldr	r2, [r3, #4]
 80020c4:	4613      	mov	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	3b23      	subs	r3, #35	; 0x23
 80020cc:	fa00 f203 	lsl.w	r2, r0, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	430a      	orrs	r2, r1
 80020d6:	631a      	str	r2, [r3, #48]	; 0x30
 80020d8:	e023      	b.n	8002122 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	4613      	mov	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	3b41      	subs	r3, #65	; 0x41
 80020ec:	221f      	movs	r2, #31
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43da      	mvns	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	400a      	ands	r2, r1
 80020fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	b29b      	uxth	r3, r3
 8002108:	4618      	mov	r0, r3
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	4613      	mov	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	4413      	add	r3, r2
 8002114:	3b41      	subs	r3, #65	; 0x41
 8002116:	fa00 f203 	lsl.w	r2, r0, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002122:	4b29      	ldr	r3, [pc, #164]	; (80021c8 <HAL_ADC_ConfigChannel+0x250>)
 8002124:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a28      	ldr	r2, [pc, #160]	; (80021cc <HAL_ADC_ConfigChannel+0x254>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d10f      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x1d8>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2b12      	cmp	r3, #18
 8002136:	d10b      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a1d      	ldr	r2, [pc, #116]	; (80021cc <HAL_ADC_ConfigChannel+0x254>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d12b      	bne.n	80021b2 <HAL_ADC_ConfigChannel+0x23a>
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a1c      	ldr	r2, [pc, #112]	; (80021d0 <HAL_ADC_ConfigChannel+0x258>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d003      	beq.n	800216c <HAL_ADC_ConfigChannel+0x1f4>
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2b11      	cmp	r3, #17
 800216a:	d122      	bne.n	80021b2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a11      	ldr	r2, [pc, #68]	; (80021d0 <HAL_ADC_ConfigChannel+0x258>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d111      	bne.n	80021b2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800218e:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <HAL_ADC_ConfigChannel+0x25c>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a11      	ldr	r2, [pc, #68]	; (80021d8 <HAL_ADC_ConfigChannel+0x260>)
 8002194:	fba2 2303 	umull	r2, r3, r2, r3
 8002198:	0c9a      	lsrs	r2, r3, #18
 800219a:	4613      	mov	r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4413      	add	r3, r2
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80021a4:	e002      	b.n	80021ac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	3b01      	subs	r3, #1
 80021aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1f9      	bne.n	80021a6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr
 80021c8:	40012300 	.word	0x40012300
 80021cc:	40012000 	.word	0x40012000
 80021d0:	10000012 	.word	0x10000012
 80021d4:	20000004 	.word	0x20000004
 80021d8:	431bde83 	.word	0x431bde83

080021dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021dc:	b480      	push	{r7}
 80021de:	b085      	sub	sp, #20
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021e4:	4b79      	ldr	r3, [pc, #484]	; (80023cc <ADC_Init+0x1f0>)
 80021e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	685a      	ldr	r2, [r3, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	431a      	orrs	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002210:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	6859      	ldr	r1, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	021a      	lsls	r2, r3, #8
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	430a      	orrs	r2, r1
 8002224:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002234:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	6859      	ldr	r1, [r3, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689a      	ldr	r2, [r3, #8]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	430a      	orrs	r2, r1
 8002246:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002256:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6899      	ldr	r1, [r3, #8]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68da      	ldr	r2, [r3, #12]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	430a      	orrs	r2, r1
 8002268:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226e:	4a58      	ldr	r2, [pc, #352]	; (80023d0 <ADC_Init+0x1f4>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d022      	beq.n	80022ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002282:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6899      	ldr	r1, [r3, #8]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	6899      	ldr	r1, [r3, #8]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	e00f      	b.n	80022da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 0202 	bic.w	r2, r2, #2
 80022e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6899      	ldr	r1, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	7e1b      	ldrb	r3, [r3, #24]
 80022f4:	005a      	lsls	r2, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	430a      	orrs	r2, r1
 80022fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d01b      	beq.n	8002340 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002316:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002326:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6859      	ldr	r1, [r3, #4]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002332:	3b01      	subs	r3, #1
 8002334:	035a      	lsls	r2, r3, #13
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	e007      	b.n	8002350 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800234e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800235e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	69db      	ldr	r3, [r3, #28]
 800236a:	3b01      	subs	r3, #1
 800236c:	051a      	lsls	r2, r3, #20
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002384:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	6899      	ldr	r1, [r3, #8]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002392:	025a      	lsls	r2, r3, #9
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	430a      	orrs	r2, r1
 800239a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	689a      	ldr	r2, [r3, #8]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6899      	ldr	r1, [r3, #8]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	029a      	lsls	r2, r3, #10
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	430a      	orrs	r2, r1
 80023be:	609a      	str	r2, [r3, #8]
}
 80023c0:	bf00      	nop
 80023c2:	3714      	adds	r7, #20
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	40012300 	.word	0x40012300
 80023d0:	0f000001 	.word	0x0f000001

080023d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023e4:	4b0c      	ldr	r3, [pc, #48]	; (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023f0:	4013      	ands	r3, r2
 80023f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002406:	4a04      	ldr	r2, [pc, #16]	; (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	60d3      	str	r3, [r2, #12]
}
 800240c:	bf00      	nop
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002420:	4b04      	ldr	r3, [pc, #16]	; (8002434 <__NVIC_GetPriorityGrouping+0x18>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	0a1b      	lsrs	r3, r3, #8
 8002426:	f003 0307 	and.w	r3, r3, #7
}
 800242a:	4618      	mov	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	6039      	str	r1, [r7, #0]
 8002442:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002448:	2b00      	cmp	r3, #0
 800244a:	db0a      	blt.n	8002462 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	b2da      	uxtb	r2, r3
 8002450:	490c      	ldr	r1, [pc, #48]	; (8002484 <__NVIC_SetPriority+0x4c>)
 8002452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002456:	0112      	lsls	r2, r2, #4
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	440b      	add	r3, r1
 800245c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002460:	e00a      	b.n	8002478 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	b2da      	uxtb	r2, r3
 8002466:	4908      	ldr	r1, [pc, #32]	; (8002488 <__NVIC_SetPriority+0x50>)
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	f003 030f 	and.w	r3, r3, #15
 800246e:	3b04      	subs	r3, #4
 8002470:	0112      	lsls	r2, r2, #4
 8002472:	b2d2      	uxtb	r2, r2
 8002474:	440b      	add	r3, r1
 8002476:	761a      	strb	r2, [r3, #24]
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr
 8002484:	e000e100 	.word	0xe000e100
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800248c:	b480      	push	{r7}
 800248e:	b089      	sub	sp, #36	; 0x24
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	f1c3 0307 	rsb	r3, r3, #7
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	bf28      	it	cs
 80024aa:	2304      	movcs	r3, #4
 80024ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	3304      	adds	r3, #4
 80024b2:	2b06      	cmp	r3, #6
 80024b4:	d902      	bls.n	80024bc <NVIC_EncodePriority+0x30>
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	3b03      	subs	r3, #3
 80024ba:	e000      	b.n	80024be <NVIC_EncodePriority+0x32>
 80024bc:	2300      	movs	r3, #0
 80024be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	43da      	mvns	r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	401a      	ands	r2, r3
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	fa01 f303 	lsl.w	r3, r1, r3
 80024de:	43d9      	mvns	r1, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e4:	4313      	orrs	r3, r2
         );
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3724      	adds	r7, #36	; 0x24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
	...

080024f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	3b01      	subs	r3, #1
 8002500:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002504:	d301      	bcc.n	800250a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002506:	2301      	movs	r3, #1
 8002508:	e00f      	b.n	800252a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800250a:	4a0a      	ldr	r2, [pc, #40]	; (8002534 <SysTick_Config+0x40>)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3b01      	subs	r3, #1
 8002510:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002512:	210f      	movs	r1, #15
 8002514:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002518:	f7ff ff8e 	bl	8002438 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800251c:	4b05      	ldr	r3, [pc, #20]	; (8002534 <SysTick_Config+0x40>)
 800251e:	2200      	movs	r2, #0
 8002520:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002522:	4b04      	ldr	r3, [pc, #16]	; (8002534 <SysTick_Config+0x40>)
 8002524:	2207      	movs	r2, #7
 8002526:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	e000e010 	.word	0xe000e010

08002538 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f7ff ff47 	bl	80023d4 <__NVIC_SetPriorityGrouping>
}
 8002546:	bf00      	nop
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800254e:	b580      	push	{r7, lr}
 8002550:	b086      	sub	sp, #24
 8002552:	af00      	add	r7, sp, #0
 8002554:	4603      	mov	r3, r0
 8002556:	60b9      	str	r1, [r7, #8]
 8002558:	607a      	str	r2, [r7, #4]
 800255a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002560:	f7ff ff5c 	bl	800241c <__NVIC_GetPriorityGrouping>
 8002564:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	68b9      	ldr	r1, [r7, #8]
 800256a:	6978      	ldr	r0, [r7, #20]
 800256c:	f7ff ff8e 	bl	800248c <NVIC_EncodePriority>
 8002570:	4602      	mov	r2, r0
 8002572:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002576:	4611      	mov	r1, r2
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff ff5d 	bl	8002438 <__NVIC_SetPriority>
}
 800257e:	bf00      	nop
 8002580:	3718      	adds	r7, #24
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7ff ffb0 	bl	80024f4 <SysTick_Config>
 8002594:	4603      	mov	r3, r0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b089      	sub	sp, #36	; 0x24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025aa:	2300      	movs	r3, #0
 80025ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025b6:	2300      	movs	r3, #0
 80025b8:	61fb      	str	r3, [r7, #28]
 80025ba:	e177      	b.n	80028ac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025bc:	2201      	movs	r2, #1
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	697a      	ldr	r2, [r7, #20]
 80025cc:	4013      	ands	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	f040 8166 	bne.w	80028a6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f003 0303 	and.w	r3, r3, #3
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d005      	beq.n	80025f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d130      	bne.n	8002654 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	2203      	movs	r2, #3
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	43db      	mvns	r3, r3
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	4013      	ands	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	68da      	ldr	r2, [r3, #12]
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	4313      	orrs	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002628:	2201      	movs	r2, #1
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	43db      	mvns	r3, r3
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4013      	ands	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	091b      	lsrs	r3, r3, #4
 800263e:	f003 0201 	and.w	r2, r3, #1
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	4313      	orrs	r3, r2
 800264c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	69ba      	ldr	r2, [r7, #24]
 8002652:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f003 0303 	and.w	r3, r3, #3
 800265c:	2b03      	cmp	r3, #3
 800265e:	d017      	beq.n	8002690 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	2203      	movs	r2, #3
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	43db      	mvns	r3, r3
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	4013      	ands	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4313      	orrs	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 0303 	and.w	r3, r3, #3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d123      	bne.n	80026e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	08da      	lsrs	r2, r3, #3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	3208      	adds	r2, #8
 80026a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	220f      	movs	r2, #15
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	43db      	mvns	r3, r3
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	4013      	ands	r3, r2
 80026be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	691a      	ldr	r2, [r3, #16]
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	f003 0307 	and.w	r3, r3, #7
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	08da      	lsrs	r2, r3, #3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	3208      	adds	r2, #8
 80026de:	69b9      	ldr	r1, [r7, #24]
 80026e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	2203      	movs	r2, #3
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	43db      	mvns	r3, r3
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	4013      	ands	r3, r2
 80026fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 0203 	and.w	r2, r3, #3
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	4313      	orrs	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 80c0 	beq.w	80028a6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	4b66      	ldr	r3, [pc, #408]	; (80028c4 <HAL_GPIO_Init+0x324>)
 800272c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272e:	4a65      	ldr	r2, [pc, #404]	; (80028c4 <HAL_GPIO_Init+0x324>)
 8002730:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002734:	6453      	str	r3, [r2, #68]	; 0x44
 8002736:	4b63      	ldr	r3, [pc, #396]	; (80028c4 <HAL_GPIO_Init+0x324>)
 8002738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002742:	4a61      	ldr	r2, [pc, #388]	; (80028c8 <HAL_GPIO_Init+0x328>)
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	089b      	lsrs	r3, r3, #2
 8002748:	3302      	adds	r3, #2
 800274a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800274e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	220f      	movs	r2, #15
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	43db      	mvns	r3, r3
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	4013      	ands	r3, r2
 8002764:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a58      	ldr	r2, [pc, #352]	; (80028cc <HAL_GPIO_Init+0x32c>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d037      	beq.n	80027de <HAL_GPIO_Init+0x23e>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a57      	ldr	r2, [pc, #348]	; (80028d0 <HAL_GPIO_Init+0x330>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d031      	beq.n	80027da <HAL_GPIO_Init+0x23a>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a56      	ldr	r2, [pc, #344]	; (80028d4 <HAL_GPIO_Init+0x334>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d02b      	beq.n	80027d6 <HAL_GPIO_Init+0x236>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a55      	ldr	r2, [pc, #340]	; (80028d8 <HAL_GPIO_Init+0x338>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d025      	beq.n	80027d2 <HAL_GPIO_Init+0x232>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a54      	ldr	r2, [pc, #336]	; (80028dc <HAL_GPIO_Init+0x33c>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d01f      	beq.n	80027ce <HAL_GPIO_Init+0x22e>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a53      	ldr	r2, [pc, #332]	; (80028e0 <HAL_GPIO_Init+0x340>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d019      	beq.n	80027ca <HAL_GPIO_Init+0x22a>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a52      	ldr	r2, [pc, #328]	; (80028e4 <HAL_GPIO_Init+0x344>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d013      	beq.n	80027c6 <HAL_GPIO_Init+0x226>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a51      	ldr	r2, [pc, #324]	; (80028e8 <HAL_GPIO_Init+0x348>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d00d      	beq.n	80027c2 <HAL_GPIO_Init+0x222>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a50      	ldr	r2, [pc, #320]	; (80028ec <HAL_GPIO_Init+0x34c>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d007      	beq.n	80027be <HAL_GPIO_Init+0x21e>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a4f      	ldr	r2, [pc, #316]	; (80028f0 <HAL_GPIO_Init+0x350>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d101      	bne.n	80027ba <HAL_GPIO_Init+0x21a>
 80027b6:	2309      	movs	r3, #9
 80027b8:	e012      	b.n	80027e0 <HAL_GPIO_Init+0x240>
 80027ba:	230a      	movs	r3, #10
 80027bc:	e010      	b.n	80027e0 <HAL_GPIO_Init+0x240>
 80027be:	2308      	movs	r3, #8
 80027c0:	e00e      	b.n	80027e0 <HAL_GPIO_Init+0x240>
 80027c2:	2307      	movs	r3, #7
 80027c4:	e00c      	b.n	80027e0 <HAL_GPIO_Init+0x240>
 80027c6:	2306      	movs	r3, #6
 80027c8:	e00a      	b.n	80027e0 <HAL_GPIO_Init+0x240>
 80027ca:	2305      	movs	r3, #5
 80027cc:	e008      	b.n	80027e0 <HAL_GPIO_Init+0x240>
 80027ce:	2304      	movs	r3, #4
 80027d0:	e006      	b.n	80027e0 <HAL_GPIO_Init+0x240>
 80027d2:	2303      	movs	r3, #3
 80027d4:	e004      	b.n	80027e0 <HAL_GPIO_Init+0x240>
 80027d6:	2302      	movs	r3, #2
 80027d8:	e002      	b.n	80027e0 <HAL_GPIO_Init+0x240>
 80027da:	2301      	movs	r3, #1
 80027dc:	e000      	b.n	80027e0 <HAL_GPIO_Init+0x240>
 80027de:	2300      	movs	r3, #0
 80027e0:	69fa      	ldr	r2, [r7, #28]
 80027e2:	f002 0203 	and.w	r2, r2, #3
 80027e6:	0092      	lsls	r2, r2, #2
 80027e8:	4093      	lsls	r3, r2
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027f0:	4935      	ldr	r1, [pc, #212]	; (80028c8 <HAL_GPIO_Init+0x328>)
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	089b      	lsrs	r3, r3, #2
 80027f6:	3302      	adds	r3, #2
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027fe:	4b3d      	ldr	r3, [pc, #244]	; (80028f4 <HAL_GPIO_Init+0x354>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	43db      	mvns	r3, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4013      	ands	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d003      	beq.n	8002822 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	4313      	orrs	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002822:	4a34      	ldr	r2, [pc, #208]	; (80028f4 <HAL_GPIO_Init+0x354>)
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002828:	4b32      	ldr	r3, [pc, #200]	; (80028f4 <HAL_GPIO_Init+0x354>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	43db      	mvns	r3, r3
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	4013      	ands	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d003      	beq.n	800284c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	4313      	orrs	r3, r2
 800284a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800284c:	4a29      	ldr	r2, [pc, #164]	; (80028f4 <HAL_GPIO_Init+0x354>)
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002852:	4b28      	ldr	r3, [pc, #160]	; (80028f4 <HAL_GPIO_Init+0x354>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	43db      	mvns	r3, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4013      	ands	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d003      	beq.n	8002876 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	4313      	orrs	r3, r2
 8002874:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002876:	4a1f      	ldr	r2, [pc, #124]	; (80028f4 <HAL_GPIO_Init+0x354>)
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800287c:	4b1d      	ldr	r3, [pc, #116]	; (80028f4 <HAL_GPIO_Init+0x354>)
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	43db      	mvns	r3, r3
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	4013      	ands	r3, r2
 800288a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d003      	beq.n	80028a0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	4313      	orrs	r3, r2
 800289e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028a0:	4a14      	ldr	r2, [pc, #80]	; (80028f4 <HAL_GPIO_Init+0x354>)
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	3301      	adds	r3, #1
 80028aa:	61fb      	str	r3, [r7, #28]
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	2b0f      	cmp	r3, #15
 80028b0:	f67f ae84 	bls.w	80025bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028b4:	bf00      	nop
 80028b6:	bf00      	nop
 80028b8:	3724      	adds	r7, #36	; 0x24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40013800 	.word	0x40013800
 80028cc:	40020000 	.word	0x40020000
 80028d0:	40020400 	.word	0x40020400
 80028d4:	40020800 	.word	0x40020800
 80028d8:	40020c00 	.word	0x40020c00
 80028dc:	40021000 	.word	0x40021000
 80028e0:	40021400 	.word	0x40021400
 80028e4:	40021800 	.word	0x40021800
 80028e8:	40021c00 	.word	0x40021c00
 80028ec:	40022000 	.word	0x40022000
 80028f0:	40022400 	.word	0x40022400
 80028f4:	40013c00 	.word	0x40013c00

080028f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	460b      	mov	r3, r1
 8002902:	807b      	strh	r3, [r7, #2]
 8002904:	4613      	mov	r3, r2
 8002906:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002908:	787b      	ldrb	r3, [r7, #1]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d003      	beq.n	8002916 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800290e:	887a      	ldrh	r2, [r7, #2]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002914:	e003      	b.n	800291e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002916:	887b      	ldrh	r3, [r7, #2]
 8002918:	041a      	lsls	r2, r3, #16
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	619a      	str	r2, [r3, #24]
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr

0800292a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800292a:	b480      	push	{r7}
 800292c:	b085      	sub	sp, #20
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
 8002932:	460b      	mov	r3, r1
 8002934:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800293c:	887a      	ldrh	r2, [r7, #2]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4013      	ands	r3, r2
 8002942:	041a      	lsls	r2, r3, #16
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	43d9      	mvns	r1, r3
 8002948:	887b      	ldrh	r3, [r7, #2]
 800294a:	400b      	ands	r3, r1
 800294c:	431a      	orrs	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	619a      	str	r2, [r3, #24]
}
 8002952:	bf00      	nop
 8002954:	3714      	adds	r7, #20
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
	...

08002960 <HAL_ADC_MspInit>:
  * @note   This functiona is called from HAL_ADC_DeInit() function to perform
  *         ADC system level initialization (GPIOs, clock, DMA, interrupt)
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	; 0x28
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
   if (hadc->Instance == ADC1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a1a      	ldr	r2, [pc, #104]	; (80029d8 <HAL_ADC_MspInit+0x78>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d12d      	bne.n	80029ce <HAL_ADC_MspInit+0x6e>
   {
      __ADC1_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	613b      	str	r3, [r7, #16]
 8002976:	4b19      	ldr	r3, [pc, #100]	; (80029dc <HAL_ADC_MspInit+0x7c>)
 8002978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297a:	4a18      	ldr	r2, [pc, #96]	; (80029dc <HAL_ADC_MspInit+0x7c>)
 800297c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002980:	6453      	str	r3, [r2, #68]	; 0x44
 8002982:	4b16      	ldr	r3, [pc, #88]	; (80029dc <HAL_ADC_MspInit+0x7c>)
 8002984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800298a:	613b      	str	r3, [r7, #16]
 800298c:	693b      	ldr	r3, [r7, #16]
      __GPIOA_CLK_ENABLE();
 800298e:	2300      	movs	r3, #0
 8002990:	60fb      	str	r3, [r7, #12]
 8002992:	4b12      	ldr	r3, [pc, #72]	; (80029dc <HAL_ADC_MspInit+0x7c>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002996:	4a11      	ldr	r2, [pc, #68]	; (80029dc <HAL_ADC_MspInit+0x7c>)
 8002998:	f043 0301 	orr.w	r3, r3, #1
 800299c:	6313      	str	r3, [r2, #48]	; 0x30
 800299e:	4b0f      	ldr	r3, [pc, #60]	; (80029dc <HAL_ADC_MspInit+0x7c>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]

      GPIO_InitTypeDef adc_input = {
 80029aa:	f107 0314 	add.w	r3, r7, #20
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	605a      	str	r2, [r3, #4]
 80029b4:	609a      	str	r2, [r3, #8]
 80029b6:	60da      	str	r2, [r3, #12]
 80029b8:	611a      	str	r2, [r3, #16]
 80029ba:	2308      	movs	r3, #8
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	2303      	movs	r3, #3
 80029c0:	61bb      	str	r3, [r7, #24]
            .Pin = GPIO_PIN_3,
            .Mode = GPIO_MODE_ANALOG,
            .Pull = GPIO_NOPULL,
      };

      HAL_GPIO_Init(GPIOA, &adc_input);
 80029c2:	f107 0314 	add.w	r3, r7, #20
 80029c6:	4619      	mov	r1, r3
 80029c8:	4805      	ldr	r0, [pc, #20]	; (80029e0 <HAL_ADC_MspInit+0x80>)
 80029ca:	f7ff fde9 	bl	80025a0 <HAL_GPIO_Init>
   }
}
 80029ce:	bf00      	nop
 80029d0:	3728      	adds	r7, #40	; 0x28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40012000 	.word	0x40012000
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40020000 	.word	0x40020000

080029e4 <HAL_UART_MspInit>:
  * @note   This functiona is called from HAL_UART_DeInit() function to perform
  *         UART system level initialization (GPIOs, clock, DMA, interrupt)
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80029e4:	b5b0      	push	{r4, r5, r7, lr}
 80029e6:	b08a      	sub	sp, #40	; 0x28
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
   if (huart->Instance == USART3)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a18      	ldr	r2, [pc, #96]	; (8002a54 <HAL_UART_MspInit+0x70>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d129      	bne.n	8002a4a <HAL_UART_MspInit+0x66>
   {
     __USART3_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	613b      	str	r3, [r7, #16]
 80029fa:	4b17      	ldr	r3, [pc, #92]	; (8002a58 <HAL_UART_MspInit+0x74>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	4a16      	ldr	r2, [pc, #88]	; (8002a58 <HAL_UART_MspInit+0x74>)
 8002a00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a04:	6413      	str	r3, [r2, #64]	; 0x40
 8002a06:	4b14      	ldr	r3, [pc, #80]	; (8002a58 <HAL_UART_MspInit+0x74>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a0e:	613b      	str	r3, [r7, #16]
 8002a10:	693b      	ldr	r3, [r7, #16]
     __GPIOD_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	60fb      	str	r3, [r7, #12]
 8002a16:	4b10      	ldr	r3, [pc, #64]	; (8002a58 <HAL_UART_MspInit+0x74>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1a:	4a0f      	ldr	r2, [pc, #60]	; (8002a58 <HAL_UART_MspInit+0x74>)
 8002a1c:	f043 0308 	orr.w	r3, r3, #8
 8002a20:	6313      	str	r3, [r2, #48]	; 0x30
 8002a22:	4b0d      	ldr	r3, [pc, #52]	; (8002a58 <HAL_UART_MspInit+0x74>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a26:	f003 0308 	and.w	r3, r3, #8
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]

      GPIO_InitTypeDef uart_pins = {
 8002a2e:	4b0b      	ldr	r3, [pc, #44]	; (8002a5c <HAL_UART_MspInit+0x78>)
 8002a30:	f107 0414 	add.w	r4, r7, #20
 8002a34:	461d      	mov	r5, r3
 8002a36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a3a:	682b      	ldr	r3, [r5, #0]
 8002a3c:	6023      	str	r3, [r4, #0]
            .Pull = GPIO_NOPULL,
            .Speed = GPIO_SPEED_FREQ_LOW,
            .Alternate = GPIO_AF7_USART3
      };

      HAL_GPIO_Init(GPIOD, &uart_pins);
 8002a3e:	f107 0314 	add.w	r3, r7, #20
 8002a42:	4619      	mov	r1, r3
 8002a44:	4806      	ldr	r0, [pc, #24]	; (8002a60 <HAL_UART_MspInit+0x7c>)
 8002a46:	f7ff fdab 	bl	80025a0 <HAL_GPIO_Init>
   }
}
 8002a4a:	bf00      	nop
 8002a4c:	3728      	adds	r7, #40	; 0x28
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bdb0      	pop	{r4, r5, r7, pc}
 8002a52:	bf00      	nop
 8002a54:	40004800 	.word	0x40004800
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	08008654 	.word	0x08008654
 8002a60:	40020c00 	.word	0x40020c00

08002a64 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0

}
 8002a68:	bf00      	nop
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
	...

08002a74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a78:	4b03      	ldr	r3, [pc, #12]	; (8002a88 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	20000004 	.word	0x20000004

08002a8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a90:	f7ff fff0 	bl	8002a74 <HAL_RCC_GetHCLKFreq>
 8002a94:	4602      	mov	r2, r0
 8002a96:	4b05      	ldr	r3, [pc, #20]	; (8002aac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	0a9b      	lsrs	r3, r3, #10
 8002a9c:	f003 0307 	and.w	r3, r3, #7
 8002aa0:	4903      	ldr	r1, [pc, #12]	; (8002ab0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aa2:	5ccb      	ldrb	r3, [r1, r3]
 8002aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	08008674 	.word	0x08008674

08002ab4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ab8:	f7ff ffdc 	bl	8002a74 <HAL_RCC_GetHCLKFreq>
 8002abc:	4602      	mov	r2, r0
 8002abe:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	0b5b      	lsrs	r3, r3, #13
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	4903      	ldr	r1, [pc, #12]	; (8002ad8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aca:	5ccb      	ldrb	r3, [r1, r3]
 8002acc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	40023800 	.word	0x40023800
 8002ad8:	08008674 	.word	0x08008674

08002adc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e03f      	b.n	8002b6e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d106      	bne.n	8002b08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7ff ff6e 	bl	80029e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2224      	movs	r2, #36	; 0x24
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 fa05 	bl	8002f30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	691a      	ldr	r2, [r3, #16]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	695a      	ldr	r2, [r3, #20]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68da      	ldr	r2, [r3, #12]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b08a      	sub	sp, #40	; 0x28
 8002b7a:	af02      	add	r7, sp, #8
 8002b7c:	60f8      	str	r0, [r7, #12]
 8002b7e:	60b9      	str	r1, [r7, #8]
 8002b80:	603b      	str	r3, [r7, #0]
 8002b82:	4613      	mov	r3, r2
 8002b84:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b20      	cmp	r3, #32
 8002b94:	d17c      	bne.n	8002c90 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d002      	beq.n	8002ba2 <HAL_UART_Transmit+0x2c>
 8002b9c:	88fb      	ldrh	r3, [r7, #6]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e075      	b.n	8002c92 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d101      	bne.n	8002bb4 <HAL_UART_Transmit+0x3e>
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	e06e      	b.n	8002c92 <HAL_UART_Transmit+0x11c>
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2221      	movs	r2, #33	; 0x21
 8002bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bca:	f7fe ffe7 	bl	8001b9c <HAL_GetTick>
 8002bce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	88fa      	ldrh	r2, [r7, #6]
 8002bd4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	88fa      	ldrh	r2, [r7, #6]
 8002bda:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002be4:	d108      	bne.n	8002bf8 <HAL_UART_Transmit+0x82>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d104      	bne.n	8002bf8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	61bb      	str	r3, [r7, #24]
 8002bf6:	e003      	b.n	8002c00 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002c08:	e02a      	b.n	8002c60 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	2200      	movs	r2, #0
 8002c12:	2180      	movs	r1, #128	; 0x80
 8002c14:	68f8      	ldr	r0, [r7, #12]
 8002c16:	f000 f91d 	bl	8002e54 <UART_WaitOnFlagUntilTimeout>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e036      	b.n	8002c92 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d10b      	bne.n	8002c42 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	881b      	ldrh	r3, [r3, #0]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	3302      	adds	r3, #2
 8002c3e:	61bb      	str	r3, [r7, #24]
 8002c40:	e007      	b.n	8002c52 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	781a      	ldrb	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1cf      	bne.n	8002c0a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	9300      	str	r3, [sp, #0]
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	2200      	movs	r2, #0
 8002c72:	2140      	movs	r1, #64	; 0x40
 8002c74:	68f8      	ldr	r0, [r7, #12]
 8002c76:	f000 f8ed 	bl	8002e54 <UART_WaitOnFlagUntilTimeout>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e006      	b.n	8002c92 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2220      	movs	r2, #32
 8002c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	e000      	b.n	8002c92 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002c90:	2302      	movs	r3, #2
  }
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3720      	adds	r7, #32
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b088      	sub	sp, #32
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	60f8      	str	r0, [r7, #12]
 8002ca2:	60b9      	str	r1, [r7, #8]
 8002ca4:	603b      	str	r3, [r7, #0]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b20      	cmp	r3, #32
 8002cb4:	f040 80c9 	bne.w	8002e4a <HAL_UARTEx_ReceiveToIdle+0x1b0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d002      	beq.n	8002cc4 <HAL_UARTEx_ReceiveToIdle+0x2a>
 8002cbe:	88fb      	ldrh	r3, [r7, #6]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0c1      	b.n	8002e4c <HAL_UARTEx_ReceiveToIdle+0x1b2>
    }

    __HAL_LOCK(huart);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_UARTEx_ReceiveToIdle+0x3c>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e0ba      	b.n	8002e4c <HAL_UARTEx_ReceiveToIdle+0x1b2>
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2222      	movs	r2, #34	; 0x22
 8002ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cf2:	f7fe ff53 	bl	8001b9c <HAL_GetTick>
 8002cf6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	88fa      	ldrh	r2, [r7, #6]
 8002cfc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	88fa      	ldrh	r2, [r7, #6]
 8002d02:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d0c:	d108      	bne.n	8002d20 <HAL_UARTEx_ReceiveToIdle+0x86>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d104      	bne.n	8002d20 <HAL_UARTEx_ReceiveToIdle+0x86>
    {
      pdata8bits  = NULL;
 8002d16:	2300      	movs	r3, #0
 8002d18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	61bb      	str	r3, [r7, #24]
 8002d1e:	e003      	b.n	8002d28 <HAL_UARTEx_ReceiveToIdle+0x8e>
    }
    else
    {
      pdata8bits  = pData;
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d24:	2300      	movs	r3, #0
 8002d26:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	2200      	movs	r2, #0
 8002d34:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002d36:	e074      	b.n	8002e22 <HAL_UARTEx_ReceiveToIdle+0x188>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0310 	and.w	r3, r3, #16
 8002d42:	2b10      	cmp	r3, #16
 8002d44:	d114      	bne.n	8002d70 <HAL_UARTEx_ReceiveToIdle+0xd6>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002d46:	2300      	movs	r3, #0
 8002d48:	613b      	str	r3, [r7, #16]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	613b      	str	r3, [r7, #16]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	613b      	str	r3, [r7, #16]
 8002d5a:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d005      	beq.n	8002d70 <HAL_UARTEx_ReceiveToIdle+0xd6>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2220      	movs	r2, #32
 8002d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	e06d      	b.n	8002e4c <HAL_UARTEx_ReceiveToIdle+0x1b2>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b20      	cmp	r3, #32
 8002d7c:	d13c      	bne.n	8002df8 <HAL_UARTEx_ReceiveToIdle+0x15e>
      {
        if (pdata8bits == NULL)
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10c      	bne.n	8002d9e <HAL_UARTEx_ReceiveToIdle+0x104>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	3302      	adds	r3, #2
 8002d9a:	61bb      	str	r3, [r7, #24]
 8002d9c:	e01f      	b.n	8002dde <HAL_UARTEx_ReceiveToIdle+0x144>
        }
        else
        {
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002da6:	d007      	beq.n	8002db8 <HAL_UARTEx_ReceiveToIdle+0x11e>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d10a      	bne.n	8002dc6 <HAL_UARTEx_ReceiveToIdle+0x12c>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d106      	bne.n	8002dc6 <HAL_UARTEx_ReceiveToIdle+0x12c>
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	701a      	strb	r2, [r3, #0]
 8002dc4:	e008      	b.n	8002dd8 <HAL_UARTEx_ReceiveToIdle+0x13e>
          }
          else
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002dd2:	b2da      	uxtb	r2, r3
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	701a      	strb	r2, [r3, #0]
          }

          pdata8bits++;
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	3301      	adds	r3, #1
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	85da      	strh	r2, [r3, #46]	; 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dfa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dfe:	d010      	beq.n	8002e22 <HAL_UARTEx_ReceiveToIdle+0x188>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e00:	f7fe fecc 	bl	8001b9c <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d302      	bcc.n	8002e16 <HAL_UARTEx_ReceiveToIdle+0x17c>
 8002e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d105      	bne.n	8002e22 <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2220      	movs	r2, #32
 8002e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e014      	b.n	8002e4c <HAL_UARTEx_ReceiveToIdle+0x1b2>
    while (huart->RxXferCount > 0U)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d185      	bne.n	8002d38 <HAL_UARTEx_ReceiveToIdle+0x9e>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2220      	movs	r2, #32
 8002e42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002e46:	2300      	movs	r3, #0
 8002e48:	e000      	b.n	8002e4c <HAL_UARTEx_ReceiveToIdle+0x1b2>
  }
  else
  {
    return HAL_BUSY;
 8002e4a:	2302      	movs	r3, #2
  }
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3720      	adds	r7, #32
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b090      	sub	sp, #64	; 0x40
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	603b      	str	r3, [r7, #0]
 8002e60:	4613      	mov	r3, r2
 8002e62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e64:	e050      	b.n	8002f08 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e6c:	d04c      	beq.n	8002f08 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d007      	beq.n	8002e84 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e74:	f7fe fe92 	bl	8001b9c <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d241      	bcs.n	8002f08 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	330c      	adds	r3, #12
 8002e8a:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e8e:	e853 3f00 	ldrex	r3, [r3]
 8002e92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e96:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	330c      	adds	r3, #12
 8002ea2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ea4:	637a      	str	r2, [r7, #52]	; 0x34
 8002ea6:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002eaa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002eac:	e841 2300 	strex	r3, r2, [r1]
 8002eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1e5      	bne.n	8002e84 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	3314      	adds	r3, #20
 8002ebe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	e853 3f00 	ldrex	r3, [r3]
 8002ec6:	613b      	str	r3, [r7, #16]
   return(result);
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	f023 0301 	bic.w	r3, r3, #1
 8002ece:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	3314      	adds	r3, #20
 8002ed6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ed8:	623a      	str	r2, [r7, #32]
 8002eda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002edc:	69f9      	ldr	r1, [r7, #28]
 8002ede:	6a3a      	ldr	r2, [r7, #32]
 8002ee0:	e841 2300 	strex	r3, r2, [r1]
 8002ee4:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1e5      	bne.n	8002eb8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e00f      	b.n	8002f28 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	4013      	ands	r3, r2
 8002f12:	68ba      	ldr	r2, [r7, #8]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	bf0c      	ite	eq
 8002f18:	2301      	moveq	r3, #1
 8002f1a:	2300      	movne	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	461a      	mov	r2, r3
 8002f20:	79fb      	ldrb	r3, [r7, #7]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d09f      	beq.n	8002e66 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3740      	adds	r7, #64	; 0x40
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f34:	b09f      	sub	sp, #124	; 0x7c
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002f44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f46:	68d9      	ldr	r1, [r3, #12]
 8002f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	ea40 0301 	orr.w	r3, r0, r1
 8002f50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f5e:	695b      	ldr	r3, [r3, #20]
 8002f60:	431a      	orrs	r2, r3
 8002f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002f74:	f021 010c 	bic.w	r1, r1, #12
 8002f78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f7e:	430b      	orrs	r3, r1
 8002f80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002f8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f8e:	6999      	ldr	r1, [r3, #24]
 8002f90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	ea40 0301 	orr.w	r3, r0, r1
 8002f98:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	4bc5      	ldr	r3, [pc, #788]	; (80032b4 <UART_SetConfig+0x384>)
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d004      	beq.n	8002fae <UART_SetConfig+0x7e>
 8002fa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	4bc3      	ldr	r3, [pc, #780]	; (80032b8 <UART_SetConfig+0x388>)
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d103      	bne.n	8002fb6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fae:	f7ff fd81 	bl	8002ab4 <HAL_RCC_GetPCLK2Freq>
 8002fb2:	6778      	str	r0, [r7, #116]	; 0x74
 8002fb4:	e002      	b.n	8002fbc <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fb6:	f7ff fd69 	bl	8002a8c <HAL_RCC_GetPCLK1Freq>
 8002fba:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fc4:	f040 80b6 	bne.w	8003134 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002fc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fca:	461c      	mov	r4, r3
 8002fcc:	f04f 0500 	mov.w	r5, #0
 8002fd0:	4622      	mov	r2, r4
 8002fd2:	462b      	mov	r3, r5
 8002fd4:	1891      	adds	r1, r2, r2
 8002fd6:	6439      	str	r1, [r7, #64]	; 0x40
 8002fd8:	415b      	adcs	r3, r3
 8002fda:	647b      	str	r3, [r7, #68]	; 0x44
 8002fdc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002fe0:	1912      	adds	r2, r2, r4
 8002fe2:	eb45 0303 	adc.w	r3, r5, r3
 8002fe6:	f04f 0000 	mov.w	r0, #0
 8002fea:	f04f 0100 	mov.w	r1, #0
 8002fee:	00d9      	lsls	r1, r3, #3
 8002ff0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ff4:	00d0      	lsls	r0, r2, #3
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	1911      	adds	r1, r2, r4
 8002ffc:	6639      	str	r1, [r7, #96]	; 0x60
 8002ffe:	416b      	adcs	r3, r5
 8003000:	667b      	str	r3, [r7, #100]	; 0x64
 8003002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	461a      	mov	r2, r3
 8003008:	f04f 0300 	mov.w	r3, #0
 800300c:	1891      	adds	r1, r2, r2
 800300e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003010:	415b      	adcs	r3, r3
 8003012:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003014:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003018:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800301c:	f7fd fe44 	bl	8000ca8 <__aeabi_uldivmod>
 8003020:	4602      	mov	r2, r0
 8003022:	460b      	mov	r3, r1
 8003024:	4ba5      	ldr	r3, [pc, #660]	; (80032bc <UART_SetConfig+0x38c>)
 8003026:	fba3 2302 	umull	r2, r3, r3, r2
 800302a:	095b      	lsrs	r3, r3, #5
 800302c:	011e      	lsls	r6, r3, #4
 800302e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003030:	461c      	mov	r4, r3
 8003032:	f04f 0500 	mov.w	r5, #0
 8003036:	4622      	mov	r2, r4
 8003038:	462b      	mov	r3, r5
 800303a:	1891      	adds	r1, r2, r2
 800303c:	6339      	str	r1, [r7, #48]	; 0x30
 800303e:	415b      	adcs	r3, r3
 8003040:	637b      	str	r3, [r7, #52]	; 0x34
 8003042:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003046:	1912      	adds	r2, r2, r4
 8003048:	eb45 0303 	adc.w	r3, r5, r3
 800304c:	f04f 0000 	mov.w	r0, #0
 8003050:	f04f 0100 	mov.w	r1, #0
 8003054:	00d9      	lsls	r1, r3, #3
 8003056:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800305a:	00d0      	lsls	r0, r2, #3
 800305c:	4602      	mov	r2, r0
 800305e:	460b      	mov	r3, r1
 8003060:	1911      	adds	r1, r2, r4
 8003062:	65b9      	str	r1, [r7, #88]	; 0x58
 8003064:	416b      	adcs	r3, r5
 8003066:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003068:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	461a      	mov	r2, r3
 800306e:	f04f 0300 	mov.w	r3, #0
 8003072:	1891      	adds	r1, r2, r2
 8003074:	62b9      	str	r1, [r7, #40]	; 0x28
 8003076:	415b      	adcs	r3, r3
 8003078:	62fb      	str	r3, [r7, #44]	; 0x2c
 800307a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800307e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003082:	f7fd fe11 	bl	8000ca8 <__aeabi_uldivmod>
 8003086:	4602      	mov	r2, r0
 8003088:	460b      	mov	r3, r1
 800308a:	4b8c      	ldr	r3, [pc, #560]	; (80032bc <UART_SetConfig+0x38c>)
 800308c:	fba3 1302 	umull	r1, r3, r3, r2
 8003090:	095b      	lsrs	r3, r3, #5
 8003092:	2164      	movs	r1, #100	; 0x64
 8003094:	fb01 f303 	mul.w	r3, r1, r3
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	00db      	lsls	r3, r3, #3
 800309c:	3332      	adds	r3, #50	; 0x32
 800309e:	4a87      	ldr	r2, [pc, #540]	; (80032bc <UART_SetConfig+0x38c>)
 80030a0:	fba2 2303 	umull	r2, r3, r2, r3
 80030a4:	095b      	lsrs	r3, r3, #5
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80030ac:	441e      	add	r6, r3
 80030ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030b0:	4618      	mov	r0, r3
 80030b2:	f04f 0100 	mov.w	r1, #0
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	1894      	adds	r4, r2, r2
 80030bc:	623c      	str	r4, [r7, #32]
 80030be:	415b      	adcs	r3, r3
 80030c0:	627b      	str	r3, [r7, #36]	; 0x24
 80030c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030c6:	1812      	adds	r2, r2, r0
 80030c8:	eb41 0303 	adc.w	r3, r1, r3
 80030cc:	f04f 0400 	mov.w	r4, #0
 80030d0:	f04f 0500 	mov.w	r5, #0
 80030d4:	00dd      	lsls	r5, r3, #3
 80030d6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80030da:	00d4      	lsls	r4, r2, #3
 80030dc:	4622      	mov	r2, r4
 80030de:	462b      	mov	r3, r5
 80030e0:	1814      	adds	r4, r2, r0
 80030e2:	653c      	str	r4, [r7, #80]	; 0x50
 80030e4:	414b      	adcs	r3, r1
 80030e6:	657b      	str	r3, [r7, #84]	; 0x54
 80030e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	461a      	mov	r2, r3
 80030ee:	f04f 0300 	mov.w	r3, #0
 80030f2:	1891      	adds	r1, r2, r2
 80030f4:	61b9      	str	r1, [r7, #24]
 80030f6:	415b      	adcs	r3, r3
 80030f8:	61fb      	str	r3, [r7, #28]
 80030fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030fe:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003102:	f7fd fdd1 	bl	8000ca8 <__aeabi_uldivmod>
 8003106:	4602      	mov	r2, r0
 8003108:	460b      	mov	r3, r1
 800310a:	4b6c      	ldr	r3, [pc, #432]	; (80032bc <UART_SetConfig+0x38c>)
 800310c:	fba3 1302 	umull	r1, r3, r3, r2
 8003110:	095b      	lsrs	r3, r3, #5
 8003112:	2164      	movs	r1, #100	; 0x64
 8003114:	fb01 f303 	mul.w	r3, r1, r3
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	3332      	adds	r3, #50	; 0x32
 800311e:	4a67      	ldr	r2, [pc, #412]	; (80032bc <UART_SetConfig+0x38c>)
 8003120:	fba2 2303 	umull	r2, r3, r2, r3
 8003124:	095b      	lsrs	r3, r3, #5
 8003126:	f003 0207 	and.w	r2, r3, #7
 800312a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4432      	add	r2, r6
 8003130:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003132:	e0b9      	b.n	80032a8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003134:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003136:	461c      	mov	r4, r3
 8003138:	f04f 0500 	mov.w	r5, #0
 800313c:	4622      	mov	r2, r4
 800313e:	462b      	mov	r3, r5
 8003140:	1891      	adds	r1, r2, r2
 8003142:	6139      	str	r1, [r7, #16]
 8003144:	415b      	adcs	r3, r3
 8003146:	617b      	str	r3, [r7, #20]
 8003148:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800314c:	1912      	adds	r2, r2, r4
 800314e:	eb45 0303 	adc.w	r3, r5, r3
 8003152:	f04f 0000 	mov.w	r0, #0
 8003156:	f04f 0100 	mov.w	r1, #0
 800315a:	00d9      	lsls	r1, r3, #3
 800315c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003160:	00d0      	lsls	r0, r2, #3
 8003162:	4602      	mov	r2, r0
 8003164:	460b      	mov	r3, r1
 8003166:	eb12 0804 	adds.w	r8, r2, r4
 800316a:	eb43 0905 	adc.w	r9, r3, r5
 800316e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	4618      	mov	r0, r3
 8003174:	f04f 0100 	mov.w	r1, #0
 8003178:	f04f 0200 	mov.w	r2, #0
 800317c:	f04f 0300 	mov.w	r3, #0
 8003180:	008b      	lsls	r3, r1, #2
 8003182:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003186:	0082      	lsls	r2, r0, #2
 8003188:	4640      	mov	r0, r8
 800318a:	4649      	mov	r1, r9
 800318c:	f7fd fd8c 	bl	8000ca8 <__aeabi_uldivmod>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4b49      	ldr	r3, [pc, #292]	; (80032bc <UART_SetConfig+0x38c>)
 8003196:	fba3 2302 	umull	r2, r3, r3, r2
 800319a:	095b      	lsrs	r3, r3, #5
 800319c:	011e      	lsls	r6, r3, #4
 800319e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031a0:	4618      	mov	r0, r3
 80031a2:	f04f 0100 	mov.w	r1, #0
 80031a6:	4602      	mov	r2, r0
 80031a8:	460b      	mov	r3, r1
 80031aa:	1894      	adds	r4, r2, r2
 80031ac:	60bc      	str	r4, [r7, #8]
 80031ae:	415b      	adcs	r3, r3
 80031b0:	60fb      	str	r3, [r7, #12]
 80031b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031b6:	1812      	adds	r2, r2, r0
 80031b8:	eb41 0303 	adc.w	r3, r1, r3
 80031bc:	f04f 0400 	mov.w	r4, #0
 80031c0:	f04f 0500 	mov.w	r5, #0
 80031c4:	00dd      	lsls	r5, r3, #3
 80031c6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80031ca:	00d4      	lsls	r4, r2, #3
 80031cc:	4622      	mov	r2, r4
 80031ce:	462b      	mov	r3, r5
 80031d0:	1814      	adds	r4, r2, r0
 80031d2:	64bc      	str	r4, [r7, #72]	; 0x48
 80031d4:	414b      	adcs	r3, r1
 80031d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	4618      	mov	r0, r3
 80031de:	f04f 0100 	mov.w	r1, #0
 80031e2:	f04f 0200 	mov.w	r2, #0
 80031e6:	f04f 0300 	mov.w	r3, #0
 80031ea:	008b      	lsls	r3, r1, #2
 80031ec:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80031f0:	0082      	lsls	r2, r0, #2
 80031f2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80031f6:	f7fd fd57 	bl	8000ca8 <__aeabi_uldivmod>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	4b2f      	ldr	r3, [pc, #188]	; (80032bc <UART_SetConfig+0x38c>)
 8003200:	fba3 1302 	umull	r1, r3, r3, r2
 8003204:	095b      	lsrs	r3, r3, #5
 8003206:	2164      	movs	r1, #100	; 0x64
 8003208:	fb01 f303 	mul.w	r3, r1, r3
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	3332      	adds	r3, #50	; 0x32
 8003212:	4a2a      	ldr	r2, [pc, #168]	; (80032bc <UART_SetConfig+0x38c>)
 8003214:	fba2 2303 	umull	r2, r3, r2, r3
 8003218:	095b      	lsrs	r3, r3, #5
 800321a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800321e:	441e      	add	r6, r3
 8003220:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003222:	4618      	mov	r0, r3
 8003224:	f04f 0100 	mov.w	r1, #0
 8003228:	4602      	mov	r2, r0
 800322a:	460b      	mov	r3, r1
 800322c:	1894      	adds	r4, r2, r2
 800322e:	603c      	str	r4, [r7, #0]
 8003230:	415b      	adcs	r3, r3
 8003232:	607b      	str	r3, [r7, #4]
 8003234:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003238:	1812      	adds	r2, r2, r0
 800323a:	eb41 0303 	adc.w	r3, r1, r3
 800323e:	f04f 0400 	mov.w	r4, #0
 8003242:	f04f 0500 	mov.w	r5, #0
 8003246:	00dd      	lsls	r5, r3, #3
 8003248:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800324c:	00d4      	lsls	r4, r2, #3
 800324e:	4622      	mov	r2, r4
 8003250:	462b      	mov	r3, r5
 8003252:	eb12 0a00 	adds.w	sl, r2, r0
 8003256:	eb43 0b01 	adc.w	fp, r3, r1
 800325a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	4618      	mov	r0, r3
 8003260:	f04f 0100 	mov.w	r1, #0
 8003264:	f04f 0200 	mov.w	r2, #0
 8003268:	f04f 0300 	mov.w	r3, #0
 800326c:	008b      	lsls	r3, r1, #2
 800326e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003272:	0082      	lsls	r2, r0, #2
 8003274:	4650      	mov	r0, sl
 8003276:	4659      	mov	r1, fp
 8003278:	f7fd fd16 	bl	8000ca8 <__aeabi_uldivmod>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4b0e      	ldr	r3, [pc, #56]	; (80032bc <UART_SetConfig+0x38c>)
 8003282:	fba3 1302 	umull	r1, r3, r3, r2
 8003286:	095b      	lsrs	r3, r3, #5
 8003288:	2164      	movs	r1, #100	; 0x64
 800328a:	fb01 f303 	mul.w	r3, r1, r3
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	011b      	lsls	r3, r3, #4
 8003292:	3332      	adds	r3, #50	; 0x32
 8003294:	4a09      	ldr	r2, [pc, #36]	; (80032bc <UART_SetConfig+0x38c>)
 8003296:	fba2 2303 	umull	r2, r3, r2, r3
 800329a:	095b      	lsrs	r3, r3, #5
 800329c:	f003 020f 	and.w	r2, r3, #15
 80032a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4432      	add	r2, r6
 80032a6:	609a      	str	r2, [r3, #8]
}
 80032a8:	bf00      	nop
 80032aa:	377c      	adds	r7, #124	; 0x7c
 80032ac:	46bd      	mov	sp, r7
 80032ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032b2:	bf00      	nop
 80032b4:	40011000 	.word	0x40011000
 80032b8:	40011400 	.word	0x40011400
 80032bc:	51eb851f 	.word	0x51eb851f

080032c0 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08a      	sub	sp, #40	; 0x28
 80032c4:	af00      	add	r7, sp, #0
   bsp_status_t status = BSP_init();
 80032c6:	f7fe f8b9 	bl	800143c <BSP_init>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

   if (status != BSP_OK)
 80032d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <main+0x1c>
   {
      error_handler();
 80032d8:	f000 f835 	bl	8003346 <error_handler>
   }

   parse_input();
 80032dc:	f7fd ffbe 	bl	800125c <parse_input>

   delay_t delay_led;
   DELAY_init(&delay_led, 500);
 80032e0:	f107 0318 	add.w	r3, r7, #24
 80032e4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7fd fe8f 	bl	800100c <DELAY_init>

   delay_t delay_fsm;
   DELAY_init(&delay_fsm, 50);
 80032ee:	f107 030c 	add.w	r3, r7, #12
 80032f2:	2132      	movs	r1, #50	; 0x32
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7fd fe89 	bl	800100c <DELAY_init>

   delay_t delay_log_temp;
   DELAY_init(&delay_log_temp, 1000);
 80032fa:	463b      	mov	r3, r7
 80032fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003300:	4618      	mov	r0, r3
 8003302:	f7fd fe83 	bl	800100c <DELAY_init>

   FSM_init();
 8003306:	f7fd febf 	bl	8001088 <FSM_init>

   while (true)
   {
      if (DELAY_read(&delay_fsm))
 800330a:	f107 030c 	add.w	r3, r7, #12
 800330e:	4618      	mov	r0, r3
 8003310:	f7fd fe91 	bl	8001036 <DELAY_read>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <main+0x5e>
      {
         FSM_update();
 800331a:	f7fd fec1 	bl	80010a0 <FSM_update>
      }

      if (DELAY_read(&delay_log_temp))
 800331e:	463b      	mov	r3, r7
 8003320:	4618      	mov	r0, r3
 8003322:	f7fd fe88 	bl	8001036 <DELAY_read>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <main+0x70>
      {
         LOG_send_temp();
 800332c:	f7fe f946 	bl	80015bc <LOG_send_temp>
      }

      if (DELAY_read(&delay_led))
 8003330:	f107 0318 	add.w	r3, r7, #24
 8003334:	4618      	mov	r0, r3
 8003336:	f7fd fe7e 	bl	8001036 <DELAY_read>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0e4      	beq.n	800330a <main+0x4a>
      {
         IND_toggle_led();
 8003340:	f7fe f8f8 	bl	8001534 <IND_toggle_led>
      if (DELAY_read(&delay_fsm))
 8003344:	e7e1      	b.n	800330a <main+0x4a>

08003346 <error_handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void error_handler(void)
{
 8003346:	b480      	push	{r7}
 8003348:	af00      	add	r7, sp, #0
  while (1)
 800334a:	e7fe      	b.n	800334a <error_handler+0x4>

0800334c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800334c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003384 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003350:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003352:	e003      	b.n	800335c <LoopCopyDataInit>

08003354 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003354:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003356:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003358:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800335a:	3104      	adds	r1, #4

0800335c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800335c:	480b      	ldr	r0, [pc, #44]	; (800338c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800335e:	4b0c      	ldr	r3, [pc, #48]	; (8003390 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003360:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003362:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003364:	d3f6      	bcc.n	8003354 <CopyDataInit>
  ldr  r2, =_sbss
 8003366:	4a0b      	ldr	r2, [pc, #44]	; (8003394 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003368:	e002      	b.n	8003370 <LoopFillZerobss>

0800336a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800336a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800336c:	f842 3b04 	str.w	r3, [r2], #4

08003370 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003370:	4b09      	ldr	r3, [pc, #36]	; (8003398 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003372:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003374:	d3f9      	bcc.n	800336a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003376:	f7fe fa87 	bl	8001888 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800337a:	f000 f817 	bl	80033ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800337e:	f7ff ff9f 	bl	80032c0 <main>
  bx  lr    
 8003382:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003384:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003388:	08008b54 	.word	0x08008b54
  ldr  r0, =_sdata
 800338c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003390:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8003394:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8003398:	200002c4 	.word	0x200002c4

0800339c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800339c:	e7fe      	b.n	800339c <ADC_IRQHandler>
	...

080033a0 <__errno>:
 80033a0:	4b01      	ldr	r3, [pc, #4]	; (80033a8 <__errno+0x8>)
 80033a2:	6818      	ldr	r0, [r3, #0]
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	20000010 	.word	0x20000010

080033ac <__libc_init_array>:
 80033ac:	b570      	push	{r4, r5, r6, lr}
 80033ae:	4d0d      	ldr	r5, [pc, #52]	; (80033e4 <__libc_init_array+0x38>)
 80033b0:	4c0d      	ldr	r4, [pc, #52]	; (80033e8 <__libc_init_array+0x3c>)
 80033b2:	1b64      	subs	r4, r4, r5
 80033b4:	10a4      	asrs	r4, r4, #2
 80033b6:	2600      	movs	r6, #0
 80033b8:	42a6      	cmp	r6, r4
 80033ba:	d109      	bne.n	80033d0 <__libc_init_array+0x24>
 80033bc:	4d0b      	ldr	r5, [pc, #44]	; (80033ec <__libc_init_array+0x40>)
 80033be:	4c0c      	ldr	r4, [pc, #48]	; (80033f0 <__libc_init_array+0x44>)
 80033c0:	f005 f8b6 	bl	8008530 <_init>
 80033c4:	1b64      	subs	r4, r4, r5
 80033c6:	10a4      	asrs	r4, r4, #2
 80033c8:	2600      	movs	r6, #0
 80033ca:	42a6      	cmp	r6, r4
 80033cc:	d105      	bne.n	80033da <__libc_init_array+0x2e>
 80033ce:	bd70      	pop	{r4, r5, r6, pc}
 80033d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80033d4:	4798      	blx	r3
 80033d6:	3601      	adds	r6, #1
 80033d8:	e7ee      	b.n	80033b8 <__libc_init_array+0xc>
 80033da:	f855 3b04 	ldr.w	r3, [r5], #4
 80033de:	4798      	blx	r3
 80033e0:	3601      	adds	r6, #1
 80033e2:	e7f2      	b.n	80033ca <__libc_init_array+0x1e>
 80033e4:	08008b4c 	.word	0x08008b4c
 80033e8:	08008b4c 	.word	0x08008b4c
 80033ec:	08008b4c 	.word	0x08008b4c
 80033f0:	08008b50 	.word	0x08008b50

080033f4 <memset>:
 80033f4:	4402      	add	r2, r0
 80033f6:	4603      	mov	r3, r0
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d100      	bne.n	80033fe <memset+0xa>
 80033fc:	4770      	bx	lr
 80033fe:	f803 1b01 	strb.w	r1, [r3], #1
 8003402:	e7f9      	b.n	80033f8 <memset+0x4>

08003404 <__cvt>:
 8003404:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003408:	ec55 4b10 	vmov	r4, r5, d0
 800340c:	2d00      	cmp	r5, #0
 800340e:	460e      	mov	r6, r1
 8003410:	4619      	mov	r1, r3
 8003412:	462b      	mov	r3, r5
 8003414:	bfbb      	ittet	lt
 8003416:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800341a:	461d      	movlt	r5, r3
 800341c:	2300      	movge	r3, #0
 800341e:	232d      	movlt	r3, #45	; 0x2d
 8003420:	700b      	strb	r3, [r1, #0]
 8003422:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003424:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003428:	4691      	mov	r9, r2
 800342a:	f023 0820 	bic.w	r8, r3, #32
 800342e:	bfbc      	itt	lt
 8003430:	4622      	movlt	r2, r4
 8003432:	4614      	movlt	r4, r2
 8003434:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003438:	d005      	beq.n	8003446 <__cvt+0x42>
 800343a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800343e:	d100      	bne.n	8003442 <__cvt+0x3e>
 8003440:	3601      	adds	r6, #1
 8003442:	2102      	movs	r1, #2
 8003444:	e000      	b.n	8003448 <__cvt+0x44>
 8003446:	2103      	movs	r1, #3
 8003448:	ab03      	add	r3, sp, #12
 800344a:	9301      	str	r3, [sp, #4]
 800344c:	ab02      	add	r3, sp, #8
 800344e:	9300      	str	r3, [sp, #0]
 8003450:	ec45 4b10 	vmov	d0, r4, r5
 8003454:	4653      	mov	r3, sl
 8003456:	4632      	mov	r2, r6
 8003458:	f001 fe7a 	bl	8005150 <_dtoa_r>
 800345c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003460:	4607      	mov	r7, r0
 8003462:	d102      	bne.n	800346a <__cvt+0x66>
 8003464:	f019 0f01 	tst.w	r9, #1
 8003468:	d022      	beq.n	80034b0 <__cvt+0xac>
 800346a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800346e:	eb07 0906 	add.w	r9, r7, r6
 8003472:	d110      	bne.n	8003496 <__cvt+0x92>
 8003474:	783b      	ldrb	r3, [r7, #0]
 8003476:	2b30      	cmp	r3, #48	; 0x30
 8003478:	d10a      	bne.n	8003490 <__cvt+0x8c>
 800347a:	2200      	movs	r2, #0
 800347c:	2300      	movs	r3, #0
 800347e:	4620      	mov	r0, r4
 8003480:	4629      	mov	r1, r5
 8003482:	f7fd fb31 	bl	8000ae8 <__aeabi_dcmpeq>
 8003486:	b918      	cbnz	r0, 8003490 <__cvt+0x8c>
 8003488:	f1c6 0601 	rsb	r6, r6, #1
 800348c:	f8ca 6000 	str.w	r6, [sl]
 8003490:	f8da 3000 	ldr.w	r3, [sl]
 8003494:	4499      	add	r9, r3
 8003496:	2200      	movs	r2, #0
 8003498:	2300      	movs	r3, #0
 800349a:	4620      	mov	r0, r4
 800349c:	4629      	mov	r1, r5
 800349e:	f7fd fb23 	bl	8000ae8 <__aeabi_dcmpeq>
 80034a2:	b108      	cbz	r0, 80034a8 <__cvt+0xa4>
 80034a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80034a8:	2230      	movs	r2, #48	; 0x30
 80034aa:	9b03      	ldr	r3, [sp, #12]
 80034ac:	454b      	cmp	r3, r9
 80034ae:	d307      	bcc.n	80034c0 <__cvt+0xbc>
 80034b0:	9b03      	ldr	r3, [sp, #12]
 80034b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80034b4:	1bdb      	subs	r3, r3, r7
 80034b6:	4638      	mov	r0, r7
 80034b8:	6013      	str	r3, [r2, #0]
 80034ba:	b004      	add	sp, #16
 80034bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034c0:	1c59      	adds	r1, r3, #1
 80034c2:	9103      	str	r1, [sp, #12]
 80034c4:	701a      	strb	r2, [r3, #0]
 80034c6:	e7f0      	b.n	80034aa <__cvt+0xa6>

080034c8 <__exponent>:
 80034c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80034ca:	4603      	mov	r3, r0
 80034cc:	2900      	cmp	r1, #0
 80034ce:	bfb8      	it	lt
 80034d0:	4249      	neglt	r1, r1
 80034d2:	f803 2b02 	strb.w	r2, [r3], #2
 80034d6:	bfb4      	ite	lt
 80034d8:	222d      	movlt	r2, #45	; 0x2d
 80034da:	222b      	movge	r2, #43	; 0x2b
 80034dc:	2909      	cmp	r1, #9
 80034de:	7042      	strb	r2, [r0, #1]
 80034e0:	dd2a      	ble.n	8003538 <__exponent+0x70>
 80034e2:	f10d 0407 	add.w	r4, sp, #7
 80034e6:	46a4      	mov	ip, r4
 80034e8:	270a      	movs	r7, #10
 80034ea:	46a6      	mov	lr, r4
 80034ec:	460a      	mov	r2, r1
 80034ee:	fb91 f6f7 	sdiv	r6, r1, r7
 80034f2:	fb07 1516 	mls	r5, r7, r6, r1
 80034f6:	3530      	adds	r5, #48	; 0x30
 80034f8:	2a63      	cmp	r2, #99	; 0x63
 80034fa:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80034fe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003502:	4631      	mov	r1, r6
 8003504:	dcf1      	bgt.n	80034ea <__exponent+0x22>
 8003506:	3130      	adds	r1, #48	; 0x30
 8003508:	f1ae 0502 	sub.w	r5, lr, #2
 800350c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003510:	1c44      	adds	r4, r0, #1
 8003512:	4629      	mov	r1, r5
 8003514:	4561      	cmp	r1, ip
 8003516:	d30a      	bcc.n	800352e <__exponent+0x66>
 8003518:	f10d 0209 	add.w	r2, sp, #9
 800351c:	eba2 020e 	sub.w	r2, r2, lr
 8003520:	4565      	cmp	r5, ip
 8003522:	bf88      	it	hi
 8003524:	2200      	movhi	r2, #0
 8003526:	4413      	add	r3, r2
 8003528:	1a18      	subs	r0, r3, r0
 800352a:	b003      	add	sp, #12
 800352c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800352e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003532:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003536:	e7ed      	b.n	8003514 <__exponent+0x4c>
 8003538:	2330      	movs	r3, #48	; 0x30
 800353a:	3130      	adds	r1, #48	; 0x30
 800353c:	7083      	strb	r3, [r0, #2]
 800353e:	70c1      	strb	r1, [r0, #3]
 8003540:	1d03      	adds	r3, r0, #4
 8003542:	e7f1      	b.n	8003528 <__exponent+0x60>

08003544 <_printf_float>:
 8003544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003548:	ed2d 8b02 	vpush	{d8}
 800354c:	b08d      	sub	sp, #52	; 0x34
 800354e:	460c      	mov	r4, r1
 8003550:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003554:	4616      	mov	r6, r2
 8003556:	461f      	mov	r7, r3
 8003558:	4605      	mov	r5, r0
 800355a:	f002 ff55 	bl	8006408 <_localeconv_r>
 800355e:	f8d0 a000 	ldr.w	sl, [r0]
 8003562:	4650      	mov	r0, sl
 8003564:	f7fc fe44 	bl	80001f0 <strlen>
 8003568:	2300      	movs	r3, #0
 800356a:	930a      	str	r3, [sp, #40]	; 0x28
 800356c:	6823      	ldr	r3, [r4, #0]
 800356e:	9305      	str	r3, [sp, #20]
 8003570:	f8d8 3000 	ldr.w	r3, [r8]
 8003574:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003578:	3307      	adds	r3, #7
 800357a:	f023 0307 	bic.w	r3, r3, #7
 800357e:	f103 0208 	add.w	r2, r3, #8
 8003582:	f8c8 2000 	str.w	r2, [r8]
 8003586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800358e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003592:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003596:	9307      	str	r3, [sp, #28]
 8003598:	f8cd 8018 	str.w	r8, [sp, #24]
 800359c:	ee08 0a10 	vmov	s16, r0
 80035a0:	4b9f      	ldr	r3, [pc, #636]	; (8003820 <_printf_float+0x2dc>)
 80035a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035aa:	f7fd facf 	bl	8000b4c <__aeabi_dcmpun>
 80035ae:	bb88      	cbnz	r0, 8003614 <_printf_float+0xd0>
 80035b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035b4:	4b9a      	ldr	r3, [pc, #616]	; (8003820 <_printf_float+0x2dc>)
 80035b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035ba:	f7fd faa9 	bl	8000b10 <__aeabi_dcmple>
 80035be:	bb48      	cbnz	r0, 8003614 <_printf_float+0xd0>
 80035c0:	2200      	movs	r2, #0
 80035c2:	2300      	movs	r3, #0
 80035c4:	4640      	mov	r0, r8
 80035c6:	4649      	mov	r1, r9
 80035c8:	f7fd fa98 	bl	8000afc <__aeabi_dcmplt>
 80035cc:	b110      	cbz	r0, 80035d4 <_printf_float+0x90>
 80035ce:	232d      	movs	r3, #45	; 0x2d
 80035d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035d4:	4b93      	ldr	r3, [pc, #588]	; (8003824 <_printf_float+0x2e0>)
 80035d6:	4894      	ldr	r0, [pc, #592]	; (8003828 <_printf_float+0x2e4>)
 80035d8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80035dc:	bf94      	ite	ls
 80035de:	4698      	movls	r8, r3
 80035e0:	4680      	movhi	r8, r0
 80035e2:	2303      	movs	r3, #3
 80035e4:	6123      	str	r3, [r4, #16]
 80035e6:	9b05      	ldr	r3, [sp, #20]
 80035e8:	f023 0204 	bic.w	r2, r3, #4
 80035ec:	6022      	str	r2, [r4, #0]
 80035ee:	f04f 0900 	mov.w	r9, #0
 80035f2:	9700      	str	r7, [sp, #0]
 80035f4:	4633      	mov	r3, r6
 80035f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80035f8:	4621      	mov	r1, r4
 80035fa:	4628      	mov	r0, r5
 80035fc:	f000 f9d8 	bl	80039b0 <_printf_common>
 8003600:	3001      	adds	r0, #1
 8003602:	f040 8090 	bne.w	8003726 <_printf_float+0x1e2>
 8003606:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800360a:	b00d      	add	sp, #52	; 0x34
 800360c:	ecbd 8b02 	vpop	{d8}
 8003610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003614:	4642      	mov	r2, r8
 8003616:	464b      	mov	r3, r9
 8003618:	4640      	mov	r0, r8
 800361a:	4649      	mov	r1, r9
 800361c:	f7fd fa96 	bl	8000b4c <__aeabi_dcmpun>
 8003620:	b140      	cbz	r0, 8003634 <_printf_float+0xf0>
 8003622:	464b      	mov	r3, r9
 8003624:	2b00      	cmp	r3, #0
 8003626:	bfbc      	itt	lt
 8003628:	232d      	movlt	r3, #45	; 0x2d
 800362a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800362e:	487f      	ldr	r0, [pc, #508]	; (800382c <_printf_float+0x2e8>)
 8003630:	4b7f      	ldr	r3, [pc, #508]	; (8003830 <_printf_float+0x2ec>)
 8003632:	e7d1      	b.n	80035d8 <_printf_float+0x94>
 8003634:	6863      	ldr	r3, [r4, #4]
 8003636:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800363a:	9206      	str	r2, [sp, #24]
 800363c:	1c5a      	adds	r2, r3, #1
 800363e:	d13f      	bne.n	80036c0 <_printf_float+0x17c>
 8003640:	2306      	movs	r3, #6
 8003642:	6063      	str	r3, [r4, #4]
 8003644:	9b05      	ldr	r3, [sp, #20]
 8003646:	6861      	ldr	r1, [r4, #4]
 8003648:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800364c:	2300      	movs	r3, #0
 800364e:	9303      	str	r3, [sp, #12]
 8003650:	ab0a      	add	r3, sp, #40	; 0x28
 8003652:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003656:	ab09      	add	r3, sp, #36	; 0x24
 8003658:	ec49 8b10 	vmov	d0, r8, r9
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	6022      	str	r2, [r4, #0]
 8003660:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003664:	4628      	mov	r0, r5
 8003666:	f7ff fecd 	bl	8003404 <__cvt>
 800366a:	9b06      	ldr	r3, [sp, #24]
 800366c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800366e:	2b47      	cmp	r3, #71	; 0x47
 8003670:	4680      	mov	r8, r0
 8003672:	d108      	bne.n	8003686 <_printf_float+0x142>
 8003674:	1cc8      	adds	r0, r1, #3
 8003676:	db02      	blt.n	800367e <_printf_float+0x13a>
 8003678:	6863      	ldr	r3, [r4, #4]
 800367a:	4299      	cmp	r1, r3
 800367c:	dd41      	ble.n	8003702 <_printf_float+0x1be>
 800367e:	f1ab 0b02 	sub.w	fp, fp, #2
 8003682:	fa5f fb8b 	uxtb.w	fp, fp
 8003686:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800368a:	d820      	bhi.n	80036ce <_printf_float+0x18a>
 800368c:	3901      	subs	r1, #1
 800368e:	465a      	mov	r2, fp
 8003690:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003694:	9109      	str	r1, [sp, #36]	; 0x24
 8003696:	f7ff ff17 	bl	80034c8 <__exponent>
 800369a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800369c:	1813      	adds	r3, r2, r0
 800369e:	2a01      	cmp	r2, #1
 80036a0:	4681      	mov	r9, r0
 80036a2:	6123      	str	r3, [r4, #16]
 80036a4:	dc02      	bgt.n	80036ac <_printf_float+0x168>
 80036a6:	6822      	ldr	r2, [r4, #0]
 80036a8:	07d2      	lsls	r2, r2, #31
 80036aa:	d501      	bpl.n	80036b0 <_printf_float+0x16c>
 80036ac:	3301      	adds	r3, #1
 80036ae:	6123      	str	r3, [r4, #16]
 80036b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d09c      	beq.n	80035f2 <_printf_float+0xae>
 80036b8:	232d      	movs	r3, #45	; 0x2d
 80036ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036be:	e798      	b.n	80035f2 <_printf_float+0xae>
 80036c0:	9a06      	ldr	r2, [sp, #24]
 80036c2:	2a47      	cmp	r2, #71	; 0x47
 80036c4:	d1be      	bne.n	8003644 <_printf_float+0x100>
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1bc      	bne.n	8003644 <_printf_float+0x100>
 80036ca:	2301      	movs	r3, #1
 80036cc:	e7b9      	b.n	8003642 <_printf_float+0xfe>
 80036ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80036d2:	d118      	bne.n	8003706 <_printf_float+0x1c2>
 80036d4:	2900      	cmp	r1, #0
 80036d6:	6863      	ldr	r3, [r4, #4]
 80036d8:	dd0b      	ble.n	80036f2 <_printf_float+0x1ae>
 80036da:	6121      	str	r1, [r4, #16]
 80036dc:	b913      	cbnz	r3, 80036e4 <_printf_float+0x1a0>
 80036de:	6822      	ldr	r2, [r4, #0]
 80036e0:	07d0      	lsls	r0, r2, #31
 80036e2:	d502      	bpl.n	80036ea <_printf_float+0x1a6>
 80036e4:	3301      	adds	r3, #1
 80036e6:	440b      	add	r3, r1
 80036e8:	6123      	str	r3, [r4, #16]
 80036ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80036ec:	f04f 0900 	mov.w	r9, #0
 80036f0:	e7de      	b.n	80036b0 <_printf_float+0x16c>
 80036f2:	b913      	cbnz	r3, 80036fa <_printf_float+0x1b6>
 80036f4:	6822      	ldr	r2, [r4, #0]
 80036f6:	07d2      	lsls	r2, r2, #31
 80036f8:	d501      	bpl.n	80036fe <_printf_float+0x1ba>
 80036fa:	3302      	adds	r3, #2
 80036fc:	e7f4      	b.n	80036e8 <_printf_float+0x1a4>
 80036fe:	2301      	movs	r3, #1
 8003700:	e7f2      	b.n	80036e8 <_printf_float+0x1a4>
 8003702:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003708:	4299      	cmp	r1, r3
 800370a:	db05      	blt.n	8003718 <_printf_float+0x1d4>
 800370c:	6823      	ldr	r3, [r4, #0]
 800370e:	6121      	str	r1, [r4, #16]
 8003710:	07d8      	lsls	r0, r3, #31
 8003712:	d5ea      	bpl.n	80036ea <_printf_float+0x1a6>
 8003714:	1c4b      	adds	r3, r1, #1
 8003716:	e7e7      	b.n	80036e8 <_printf_float+0x1a4>
 8003718:	2900      	cmp	r1, #0
 800371a:	bfd4      	ite	le
 800371c:	f1c1 0202 	rsble	r2, r1, #2
 8003720:	2201      	movgt	r2, #1
 8003722:	4413      	add	r3, r2
 8003724:	e7e0      	b.n	80036e8 <_printf_float+0x1a4>
 8003726:	6823      	ldr	r3, [r4, #0]
 8003728:	055a      	lsls	r2, r3, #21
 800372a:	d407      	bmi.n	800373c <_printf_float+0x1f8>
 800372c:	6923      	ldr	r3, [r4, #16]
 800372e:	4642      	mov	r2, r8
 8003730:	4631      	mov	r1, r6
 8003732:	4628      	mov	r0, r5
 8003734:	47b8      	blx	r7
 8003736:	3001      	adds	r0, #1
 8003738:	d12c      	bne.n	8003794 <_printf_float+0x250>
 800373a:	e764      	b.n	8003606 <_printf_float+0xc2>
 800373c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003740:	f240 80e0 	bls.w	8003904 <_printf_float+0x3c0>
 8003744:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003748:	2200      	movs	r2, #0
 800374a:	2300      	movs	r3, #0
 800374c:	f7fd f9cc 	bl	8000ae8 <__aeabi_dcmpeq>
 8003750:	2800      	cmp	r0, #0
 8003752:	d034      	beq.n	80037be <_printf_float+0x27a>
 8003754:	4a37      	ldr	r2, [pc, #220]	; (8003834 <_printf_float+0x2f0>)
 8003756:	2301      	movs	r3, #1
 8003758:	4631      	mov	r1, r6
 800375a:	4628      	mov	r0, r5
 800375c:	47b8      	blx	r7
 800375e:	3001      	adds	r0, #1
 8003760:	f43f af51 	beq.w	8003606 <_printf_float+0xc2>
 8003764:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003768:	429a      	cmp	r2, r3
 800376a:	db02      	blt.n	8003772 <_printf_float+0x22e>
 800376c:	6823      	ldr	r3, [r4, #0]
 800376e:	07d8      	lsls	r0, r3, #31
 8003770:	d510      	bpl.n	8003794 <_printf_float+0x250>
 8003772:	ee18 3a10 	vmov	r3, s16
 8003776:	4652      	mov	r2, sl
 8003778:	4631      	mov	r1, r6
 800377a:	4628      	mov	r0, r5
 800377c:	47b8      	blx	r7
 800377e:	3001      	adds	r0, #1
 8003780:	f43f af41 	beq.w	8003606 <_printf_float+0xc2>
 8003784:	f04f 0800 	mov.w	r8, #0
 8003788:	f104 091a 	add.w	r9, r4, #26
 800378c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800378e:	3b01      	subs	r3, #1
 8003790:	4543      	cmp	r3, r8
 8003792:	dc09      	bgt.n	80037a8 <_printf_float+0x264>
 8003794:	6823      	ldr	r3, [r4, #0]
 8003796:	079b      	lsls	r3, r3, #30
 8003798:	f100 8105 	bmi.w	80039a6 <_printf_float+0x462>
 800379c:	68e0      	ldr	r0, [r4, #12]
 800379e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037a0:	4298      	cmp	r0, r3
 80037a2:	bfb8      	it	lt
 80037a4:	4618      	movlt	r0, r3
 80037a6:	e730      	b.n	800360a <_printf_float+0xc6>
 80037a8:	2301      	movs	r3, #1
 80037aa:	464a      	mov	r2, r9
 80037ac:	4631      	mov	r1, r6
 80037ae:	4628      	mov	r0, r5
 80037b0:	47b8      	blx	r7
 80037b2:	3001      	adds	r0, #1
 80037b4:	f43f af27 	beq.w	8003606 <_printf_float+0xc2>
 80037b8:	f108 0801 	add.w	r8, r8, #1
 80037bc:	e7e6      	b.n	800378c <_printf_float+0x248>
 80037be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	dc39      	bgt.n	8003838 <_printf_float+0x2f4>
 80037c4:	4a1b      	ldr	r2, [pc, #108]	; (8003834 <_printf_float+0x2f0>)
 80037c6:	2301      	movs	r3, #1
 80037c8:	4631      	mov	r1, r6
 80037ca:	4628      	mov	r0, r5
 80037cc:	47b8      	blx	r7
 80037ce:	3001      	adds	r0, #1
 80037d0:	f43f af19 	beq.w	8003606 <_printf_float+0xc2>
 80037d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80037d8:	4313      	orrs	r3, r2
 80037da:	d102      	bne.n	80037e2 <_printf_float+0x29e>
 80037dc:	6823      	ldr	r3, [r4, #0]
 80037de:	07d9      	lsls	r1, r3, #31
 80037e0:	d5d8      	bpl.n	8003794 <_printf_float+0x250>
 80037e2:	ee18 3a10 	vmov	r3, s16
 80037e6:	4652      	mov	r2, sl
 80037e8:	4631      	mov	r1, r6
 80037ea:	4628      	mov	r0, r5
 80037ec:	47b8      	blx	r7
 80037ee:	3001      	adds	r0, #1
 80037f0:	f43f af09 	beq.w	8003606 <_printf_float+0xc2>
 80037f4:	f04f 0900 	mov.w	r9, #0
 80037f8:	f104 0a1a 	add.w	sl, r4, #26
 80037fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037fe:	425b      	negs	r3, r3
 8003800:	454b      	cmp	r3, r9
 8003802:	dc01      	bgt.n	8003808 <_printf_float+0x2c4>
 8003804:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003806:	e792      	b.n	800372e <_printf_float+0x1ea>
 8003808:	2301      	movs	r3, #1
 800380a:	4652      	mov	r2, sl
 800380c:	4631      	mov	r1, r6
 800380e:	4628      	mov	r0, r5
 8003810:	47b8      	blx	r7
 8003812:	3001      	adds	r0, #1
 8003814:	f43f aef7 	beq.w	8003606 <_printf_float+0xc2>
 8003818:	f109 0901 	add.w	r9, r9, #1
 800381c:	e7ee      	b.n	80037fc <_printf_float+0x2b8>
 800381e:	bf00      	nop
 8003820:	7fefffff 	.word	0x7fefffff
 8003824:	08008680 	.word	0x08008680
 8003828:	08008684 	.word	0x08008684
 800382c:	0800868c 	.word	0x0800868c
 8003830:	08008688 	.word	0x08008688
 8003834:	08008a91 	.word	0x08008a91
 8003838:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800383a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800383c:	429a      	cmp	r2, r3
 800383e:	bfa8      	it	ge
 8003840:	461a      	movge	r2, r3
 8003842:	2a00      	cmp	r2, #0
 8003844:	4691      	mov	r9, r2
 8003846:	dc37      	bgt.n	80038b8 <_printf_float+0x374>
 8003848:	f04f 0b00 	mov.w	fp, #0
 800384c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003850:	f104 021a 	add.w	r2, r4, #26
 8003854:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003856:	9305      	str	r3, [sp, #20]
 8003858:	eba3 0309 	sub.w	r3, r3, r9
 800385c:	455b      	cmp	r3, fp
 800385e:	dc33      	bgt.n	80038c8 <_printf_float+0x384>
 8003860:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003864:	429a      	cmp	r2, r3
 8003866:	db3b      	blt.n	80038e0 <_printf_float+0x39c>
 8003868:	6823      	ldr	r3, [r4, #0]
 800386a:	07da      	lsls	r2, r3, #31
 800386c:	d438      	bmi.n	80038e0 <_printf_float+0x39c>
 800386e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003870:	9b05      	ldr	r3, [sp, #20]
 8003872:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	eba2 0901 	sub.w	r9, r2, r1
 800387a:	4599      	cmp	r9, r3
 800387c:	bfa8      	it	ge
 800387e:	4699      	movge	r9, r3
 8003880:	f1b9 0f00 	cmp.w	r9, #0
 8003884:	dc35      	bgt.n	80038f2 <_printf_float+0x3ae>
 8003886:	f04f 0800 	mov.w	r8, #0
 800388a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800388e:	f104 0a1a 	add.w	sl, r4, #26
 8003892:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003896:	1a9b      	subs	r3, r3, r2
 8003898:	eba3 0309 	sub.w	r3, r3, r9
 800389c:	4543      	cmp	r3, r8
 800389e:	f77f af79 	ble.w	8003794 <_printf_float+0x250>
 80038a2:	2301      	movs	r3, #1
 80038a4:	4652      	mov	r2, sl
 80038a6:	4631      	mov	r1, r6
 80038a8:	4628      	mov	r0, r5
 80038aa:	47b8      	blx	r7
 80038ac:	3001      	adds	r0, #1
 80038ae:	f43f aeaa 	beq.w	8003606 <_printf_float+0xc2>
 80038b2:	f108 0801 	add.w	r8, r8, #1
 80038b6:	e7ec      	b.n	8003892 <_printf_float+0x34e>
 80038b8:	4613      	mov	r3, r2
 80038ba:	4631      	mov	r1, r6
 80038bc:	4642      	mov	r2, r8
 80038be:	4628      	mov	r0, r5
 80038c0:	47b8      	blx	r7
 80038c2:	3001      	adds	r0, #1
 80038c4:	d1c0      	bne.n	8003848 <_printf_float+0x304>
 80038c6:	e69e      	b.n	8003606 <_printf_float+0xc2>
 80038c8:	2301      	movs	r3, #1
 80038ca:	4631      	mov	r1, r6
 80038cc:	4628      	mov	r0, r5
 80038ce:	9205      	str	r2, [sp, #20]
 80038d0:	47b8      	blx	r7
 80038d2:	3001      	adds	r0, #1
 80038d4:	f43f ae97 	beq.w	8003606 <_printf_float+0xc2>
 80038d8:	9a05      	ldr	r2, [sp, #20]
 80038da:	f10b 0b01 	add.w	fp, fp, #1
 80038de:	e7b9      	b.n	8003854 <_printf_float+0x310>
 80038e0:	ee18 3a10 	vmov	r3, s16
 80038e4:	4652      	mov	r2, sl
 80038e6:	4631      	mov	r1, r6
 80038e8:	4628      	mov	r0, r5
 80038ea:	47b8      	blx	r7
 80038ec:	3001      	adds	r0, #1
 80038ee:	d1be      	bne.n	800386e <_printf_float+0x32a>
 80038f0:	e689      	b.n	8003606 <_printf_float+0xc2>
 80038f2:	9a05      	ldr	r2, [sp, #20]
 80038f4:	464b      	mov	r3, r9
 80038f6:	4442      	add	r2, r8
 80038f8:	4631      	mov	r1, r6
 80038fa:	4628      	mov	r0, r5
 80038fc:	47b8      	blx	r7
 80038fe:	3001      	adds	r0, #1
 8003900:	d1c1      	bne.n	8003886 <_printf_float+0x342>
 8003902:	e680      	b.n	8003606 <_printf_float+0xc2>
 8003904:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003906:	2a01      	cmp	r2, #1
 8003908:	dc01      	bgt.n	800390e <_printf_float+0x3ca>
 800390a:	07db      	lsls	r3, r3, #31
 800390c:	d538      	bpl.n	8003980 <_printf_float+0x43c>
 800390e:	2301      	movs	r3, #1
 8003910:	4642      	mov	r2, r8
 8003912:	4631      	mov	r1, r6
 8003914:	4628      	mov	r0, r5
 8003916:	47b8      	blx	r7
 8003918:	3001      	adds	r0, #1
 800391a:	f43f ae74 	beq.w	8003606 <_printf_float+0xc2>
 800391e:	ee18 3a10 	vmov	r3, s16
 8003922:	4652      	mov	r2, sl
 8003924:	4631      	mov	r1, r6
 8003926:	4628      	mov	r0, r5
 8003928:	47b8      	blx	r7
 800392a:	3001      	adds	r0, #1
 800392c:	f43f ae6b 	beq.w	8003606 <_printf_float+0xc2>
 8003930:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003934:	2200      	movs	r2, #0
 8003936:	2300      	movs	r3, #0
 8003938:	f7fd f8d6 	bl	8000ae8 <__aeabi_dcmpeq>
 800393c:	b9d8      	cbnz	r0, 8003976 <_printf_float+0x432>
 800393e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003940:	f108 0201 	add.w	r2, r8, #1
 8003944:	3b01      	subs	r3, #1
 8003946:	4631      	mov	r1, r6
 8003948:	4628      	mov	r0, r5
 800394a:	47b8      	blx	r7
 800394c:	3001      	adds	r0, #1
 800394e:	d10e      	bne.n	800396e <_printf_float+0x42a>
 8003950:	e659      	b.n	8003606 <_printf_float+0xc2>
 8003952:	2301      	movs	r3, #1
 8003954:	4652      	mov	r2, sl
 8003956:	4631      	mov	r1, r6
 8003958:	4628      	mov	r0, r5
 800395a:	47b8      	blx	r7
 800395c:	3001      	adds	r0, #1
 800395e:	f43f ae52 	beq.w	8003606 <_printf_float+0xc2>
 8003962:	f108 0801 	add.w	r8, r8, #1
 8003966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003968:	3b01      	subs	r3, #1
 800396a:	4543      	cmp	r3, r8
 800396c:	dcf1      	bgt.n	8003952 <_printf_float+0x40e>
 800396e:	464b      	mov	r3, r9
 8003970:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003974:	e6dc      	b.n	8003730 <_printf_float+0x1ec>
 8003976:	f04f 0800 	mov.w	r8, #0
 800397a:	f104 0a1a 	add.w	sl, r4, #26
 800397e:	e7f2      	b.n	8003966 <_printf_float+0x422>
 8003980:	2301      	movs	r3, #1
 8003982:	4642      	mov	r2, r8
 8003984:	e7df      	b.n	8003946 <_printf_float+0x402>
 8003986:	2301      	movs	r3, #1
 8003988:	464a      	mov	r2, r9
 800398a:	4631      	mov	r1, r6
 800398c:	4628      	mov	r0, r5
 800398e:	47b8      	blx	r7
 8003990:	3001      	adds	r0, #1
 8003992:	f43f ae38 	beq.w	8003606 <_printf_float+0xc2>
 8003996:	f108 0801 	add.w	r8, r8, #1
 800399a:	68e3      	ldr	r3, [r4, #12]
 800399c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800399e:	1a5b      	subs	r3, r3, r1
 80039a0:	4543      	cmp	r3, r8
 80039a2:	dcf0      	bgt.n	8003986 <_printf_float+0x442>
 80039a4:	e6fa      	b.n	800379c <_printf_float+0x258>
 80039a6:	f04f 0800 	mov.w	r8, #0
 80039aa:	f104 0919 	add.w	r9, r4, #25
 80039ae:	e7f4      	b.n	800399a <_printf_float+0x456>

080039b0 <_printf_common>:
 80039b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039b4:	4616      	mov	r6, r2
 80039b6:	4699      	mov	r9, r3
 80039b8:	688a      	ldr	r2, [r1, #8]
 80039ba:	690b      	ldr	r3, [r1, #16]
 80039bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80039c0:	4293      	cmp	r3, r2
 80039c2:	bfb8      	it	lt
 80039c4:	4613      	movlt	r3, r2
 80039c6:	6033      	str	r3, [r6, #0]
 80039c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80039cc:	4607      	mov	r7, r0
 80039ce:	460c      	mov	r4, r1
 80039d0:	b10a      	cbz	r2, 80039d6 <_printf_common+0x26>
 80039d2:	3301      	adds	r3, #1
 80039d4:	6033      	str	r3, [r6, #0]
 80039d6:	6823      	ldr	r3, [r4, #0]
 80039d8:	0699      	lsls	r1, r3, #26
 80039da:	bf42      	ittt	mi
 80039dc:	6833      	ldrmi	r3, [r6, #0]
 80039de:	3302      	addmi	r3, #2
 80039e0:	6033      	strmi	r3, [r6, #0]
 80039e2:	6825      	ldr	r5, [r4, #0]
 80039e4:	f015 0506 	ands.w	r5, r5, #6
 80039e8:	d106      	bne.n	80039f8 <_printf_common+0x48>
 80039ea:	f104 0a19 	add.w	sl, r4, #25
 80039ee:	68e3      	ldr	r3, [r4, #12]
 80039f0:	6832      	ldr	r2, [r6, #0]
 80039f2:	1a9b      	subs	r3, r3, r2
 80039f4:	42ab      	cmp	r3, r5
 80039f6:	dc26      	bgt.n	8003a46 <_printf_common+0x96>
 80039f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80039fc:	1e13      	subs	r3, r2, #0
 80039fe:	6822      	ldr	r2, [r4, #0]
 8003a00:	bf18      	it	ne
 8003a02:	2301      	movne	r3, #1
 8003a04:	0692      	lsls	r2, r2, #26
 8003a06:	d42b      	bmi.n	8003a60 <_printf_common+0xb0>
 8003a08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a0c:	4649      	mov	r1, r9
 8003a0e:	4638      	mov	r0, r7
 8003a10:	47c0      	blx	r8
 8003a12:	3001      	adds	r0, #1
 8003a14:	d01e      	beq.n	8003a54 <_printf_common+0xa4>
 8003a16:	6823      	ldr	r3, [r4, #0]
 8003a18:	68e5      	ldr	r5, [r4, #12]
 8003a1a:	6832      	ldr	r2, [r6, #0]
 8003a1c:	f003 0306 	and.w	r3, r3, #6
 8003a20:	2b04      	cmp	r3, #4
 8003a22:	bf08      	it	eq
 8003a24:	1aad      	subeq	r5, r5, r2
 8003a26:	68a3      	ldr	r3, [r4, #8]
 8003a28:	6922      	ldr	r2, [r4, #16]
 8003a2a:	bf0c      	ite	eq
 8003a2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a30:	2500      	movne	r5, #0
 8003a32:	4293      	cmp	r3, r2
 8003a34:	bfc4      	itt	gt
 8003a36:	1a9b      	subgt	r3, r3, r2
 8003a38:	18ed      	addgt	r5, r5, r3
 8003a3a:	2600      	movs	r6, #0
 8003a3c:	341a      	adds	r4, #26
 8003a3e:	42b5      	cmp	r5, r6
 8003a40:	d11a      	bne.n	8003a78 <_printf_common+0xc8>
 8003a42:	2000      	movs	r0, #0
 8003a44:	e008      	b.n	8003a58 <_printf_common+0xa8>
 8003a46:	2301      	movs	r3, #1
 8003a48:	4652      	mov	r2, sl
 8003a4a:	4649      	mov	r1, r9
 8003a4c:	4638      	mov	r0, r7
 8003a4e:	47c0      	blx	r8
 8003a50:	3001      	adds	r0, #1
 8003a52:	d103      	bne.n	8003a5c <_printf_common+0xac>
 8003a54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a5c:	3501      	adds	r5, #1
 8003a5e:	e7c6      	b.n	80039ee <_printf_common+0x3e>
 8003a60:	18e1      	adds	r1, r4, r3
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	2030      	movs	r0, #48	; 0x30
 8003a66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a6a:	4422      	add	r2, r4
 8003a6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a74:	3302      	adds	r3, #2
 8003a76:	e7c7      	b.n	8003a08 <_printf_common+0x58>
 8003a78:	2301      	movs	r3, #1
 8003a7a:	4622      	mov	r2, r4
 8003a7c:	4649      	mov	r1, r9
 8003a7e:	4638      	mov	r0, r7
 8003a80:	47c0      	blx	r8
 8003a82:	3001      	adds	r0, #1
 8003a84:	d0e6      	beq.n	8003a54 <_printf_common+0xa4>
 8003a86:	3601      	adds	r6, #1
 8003a88:	e7d9      	b.n	8003a3e <_printf_common+0x8e>
	...

08003a8c <_printf_i>:
 8003a8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a90:	460c      	mov	r4, r1
 8003a92:	4691      	mov	r9, r2
 8003a94:	7e27      	ldrb	r7, [r4, #24]
 8003a96:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003a98:	2f78      	cmp	r7, #120	; 0x78
 8003a9a:	4680      	mov	r8, r0
 8003a9c:	469a      	mov	sl, r3
 8003a9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003aa2:	d807      	bhi.n	8003ab4 <_printf_i+0x28>
 8003aa4:	2f62      	cmp	r7, #98	; 0x62
 8003aa6:	d80a      	bhi.n	8003abe <_printf_i+0x32>
 8003aa8:	2f00      	cmp	r7, #0
 8003aaa:	f000 80d8 	beq.w	8003c5e <_printf_i+0x1d2>
 8003aae:	2f58      	cmp	r7, #88	; 0x58
 8003ab0:	f000 80a3 	beq.w	8003bfa <_printf_i+0x16e>
 8003ab4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ab8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003abc:	e03a      	b.n	8003b34 <_printf_i+0xa8>
 8003abe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003ac2:	2b15      	cmp	r3, #21
 8003ac4:	d8f6      	bhi.n	8003ab4 <_printf_i+0x28>
 8003ac6:	a001      	add	r0, pc, #4	; (adr r0, 8003acc <_printf_i+0x40>)
 8003ac8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003acc:	08003b25 	.word	0x08003b25
 8003ad0:	08003b39 	.word	0x08003b39
 8003ad4:	08003ab5 	.word	0x08003ab5
 8003ad8:	08003ab5 	.word	0x08003ab5
 8003adc:	08003ab5 	.word	0x08003ab5
 8003ae0:	08003ab5 	.word	0x08003ab5
 8003ae4:	08003b39 	.word	0x08003b39
 8003ae8:	08003ab5 	.word	0x08003ab5
 8003aec:	08003ab5 	.word	0x08003ab5
 8003af0:	08003ab5 	.word	0x08003ab5
 8003af4:	08003ab5 	.word	0x08003ab5
 8003af8:	08003c45 	.word	0x08003c45
 8003afc:	08003b69 	.word	0x08003b69
 8003b00:	08003c27 	.word	0x08003c27
 8003b04:	08003ab5 	.word	0x08003ab5
 8003b08:	08003ab5 	.word	0x08003ab5
 8003b0c:	08003c67 	.word	0x08003c67
 8003b10:	08003ab5 	.word	0x08003ab5
 8003b14:	08003b69 	.word	0x08003b69
 8003b18:	08003ab5 	.word	0x08003ab5
 8003b1c:	08003ab5 	.word	0x08003ab5
 8003b20:	08003c2f 	.word	0x08003c2f
 8003b24:	680b      	ldr	r3, [r1, #0]
 8003b26:	1d1a      	adds	r2, r3, #4
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	600a      	str	r2, [r1, #0]
 8003b2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003b30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b34:	2301      	movs	r3, #1
 8003b36:	e0a3      	b.n	8003c80 <_printf_i+0x1f4>
 8003b38:	6825      	ldr	r5, [r4, #0]
 8003b3a:	6808      	ldr	r0, [r1, #0]
 8003b3c:	062e      	lsls	r6, r5, #24
 8003b3e:	f100 0304 	add.w	r3, r0, #4
 8003b42:	d50a      	bpl.n	8003b5a <_printf_i+0xce>
 8003b44:	6805      	ldr	r5, [r0, #0]
 8003b46:	600b      	str	r3, [r1, #0]
 8003b48:	2d00      	cmp	r5, #0
 8003b4a:	da03      	bge.n	8003b54 <_printf_i+0xc8>
 8003b4c:	232d      	movs	r3, #45	; 0x2d
 8003b4e:	426d      	negs	r5, r5
 8003b50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b54:	485e      	ldr	r0, [pc, #376]	; (8003cd0 <_printf_i+0x244>)
 8003b56:	230a      	movs	r3, #10
 8003b58:	e019      	b.n	8003b8e <_printf_i+0x102>
 8003b5a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003b5e:	6805      	ldr	r5, [r0, #0]
 8003b60:	600b      	str	r3, [r1, #0]
 8003b62:	bf18      	it	ne
 8003b64:	b22d      	sxthne	r5, r5
 8003b66:	e7ef      	b.n	8003b48 <_printf_i+0xbc>
 8003b68:	680b      	ldr	r3, [r1, #0]
 8003b6a:	6825      	ldr	r5, [r4, #0]
 8003b6c:	1d18      	adds	r0, r3, #4
 8003b6e:	6008      	str	r0, [r1, #0]
 8003b70:	0628      	lsls	r0, r5, #24
 8003b72:	d501      	bpl.n	8003b78 <_printf_i+0xec>
 8003b74:	681d      	ldr	r5, [r3, #0]
 8003b76:	e002      	b.n	8003b7e <_printf_i+0xf2>
 8003b78:	0669      	lsls	r1, r5, #25
 8003b7a:	d5fb      	bpl.n	8003b74 <_printf_i+0xe8>
 8003b7c:	881d      	ldrh	r5, [r3, #0]
 8003b7e:	4854      	ldr	r0, [pc, #336]	; (8003cd0 <_printf_i+0x244>)
 8003b80:	2f6f      	cmp	r7, #111	; 0x6f
 8003b82:	bf0c      	ite	eq
 8003b84:	2308      	moveq	r3, #8
 8003b86:	230a      	movne	r3, #10
 8003b88:	2100      	movs	r1, #0
 8003b8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b8e:	6866      	ldr	r6, [r4, #4]
 8003b90:	60a6      	str	r6, [r4, #8]
 8003b92:	2e00      	cmp	r6, #0
 8003b94:	bfa2      	ittt	ge
 8003b96:	6821      	ldrge	r1, [r4, #0]
 8003b98:	f021 0104 	bicge.w	r1, r1, #4
 8003b9c:	6021      	strge	r1, [r4, #0]
 8003b9e:	b90d      	cbnz	r5, 8003ba4 <_printf_i+0x118>
 8003ba0:	2e00      	cmp	r6, #0
 8003ba2:	d04d      	beq.n	8003c40 <_printf_i+0x1b4>
 8003ba4:	4616      	mov	r6, r2
 8003ba6:	fbb5 f1f3 	udiv	r1, r5, r3
 8003baa:	fb03 5711 	mls	r7, r3, r1, r5
 8003bae:	5dc7      	ldrb	r7, [r0, r7]
 8003bb0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003bb4:	462f      	mov	r7, r5
 8003bb6:	42bb      	cmp	r3, r7
 8003bb8:	460d      	mov	r5, r1
 8003bba:	d9f4      	bls.n	8003ba6 <_printf_i+0x11a>
 8003bbc:	2b08      	cmp	r3, #8
 8003bbe:	d10b      	bne.n	8003bd8 <_printf_i+0x14c>
 8003bc0:	6823      	ldr	r3, [r4, #0]
 8003bc2:	07df      	lsls	r7, r3, #31
 8003bc4:	d508      	bpl.n	8003bd8 <_printf_i+0x14c>
 8003bc6:	6923      	ldr	r3, [r4, #16]
 8003bc8:	6861      	ldr	r1, [r4, #4]
 8003bca:	4299      	cmp	r1, r3
 8003bcc:	bfde      	ittt	le
 8003bce:	2330      	movle	r3, #48	; 0x30
 8003bd0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003bd4:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8003bd8:	1b92      	subs	r2, r2, r6
 8003bda:	6122      	str	r2, [r4, #16]
 8003bdc:	f8cd a000 	str.w	sl, [sp]
 8003be0:	464b      	mov	r3, r9
 8003be2:	aa03      	add	r2, sp, #12
 8003be4:	4621      	mov	r1, r4
 8003be6:	4640      	mov	r0, r8
 8003be8:	f7ff fee2 	bl	80039b0 <_printf_common>
 8003bec:	3001      	adds	r0, #1
 8003bee:	d14c      	bne.n	8003c8a <_printf_i+0x1fe>
 8003bf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003bf4:	b004      	add	sp, #16
 8003bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bfa:	4835      	ldr	r0, [pc, #212]	; (8003cd0 <_printf_i+0x244>)
 8003bfc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003c00:	6823      	ldr	r3, [r4, #0]
 8003c02:	680e      	ldr	r6, [r1, #0]
 8003c04:	061f      	lsls	r7, r3, #24
 8003c06:	f856 5b04 	ldr.w	r5, [r6], #4
 8003c0a:	600e      	str	r6, [r1, #0]
 8003c0c:	d514      	bpl.n	8003c38 <_printf_i+0x1ac>
 8003c0e:	07d9      	lsls	r1, r3, #31
 8003c10:	bf44      	itt	mi
 8003c12:	f043 0320 	orrmi.w	r3, r3, #32
 8003c16:	6023      	strmi	r3, [r4, #0]
 8003c18:	b91d      	cbnz	r5, 8003c22 <_printf_i+0x196>
 8003c1a:	6823      	ldr	r3, [r4, #0]
 8003c1c:	f023 0320 	bic.w	r3, r3, #32
 8003c20:	6023      	str	r3, [r4, #0]
 8003c22:	2310      	movs	r3, #16
 8003c24:	e7b0      	b.n	8003b88 <_printf_i+0xfc>
 8003c26:	6823      	ldr	r3, [r4, #0]
 8003c28:	f043 0320 	orr.w	r3, r3, #32
 8003c2c:	6023      	str	r3, [r4, #0]
 8003c2e:	2378      	movs	r3, #120	; 0x78
 8003c30:	4828      	ldr	r0, [pc, #160]	; (8003cd4 <_printf_i+0x248>)
 8003c32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c36:	e7e3      	b.n	8003c00 <_printf_i+0x174>
 8003c38:	065e      	lsls	r6, r3, #25
 8003c3a:	bf48      	it	mi
 8003c3c:	b2ad      	uxthmi	r5, r5
 8003c3e:	e7e6      	b.n	8003c0e <_printf_i+0x182>
 8003c40:	4616      	mov	r6, r2
 8003c42:	e7bb      	b.n	8003bbc <_printf_i+0x130>
 8003c44:	680b      	ldr	r3, [r1, #0]
 8003c46:	6826      	ldr	r6, [r4, #0]
 8003c48:	6960      	ldr	r0, [r4, #20]
 8003c4a:	1d1d      	adds	r5, r3, #4
 8003c4c:	600d      	str	r5, [r1, #0]
 8003c4e:	0635      	lsls	r5, r6, #24
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	d501      	bpl.n	8003c58 <_printf_i+0x1cc>
 8003c54:	6018      	str	r0, [r3, #0]
 8003c56:	e002      	b.n	8003c5e <_printf_i+0x1d2>
 8003c58:	0671      	lsls	r1, r6, #25
 8003c5a:	d5fb      	bpl.n	8003c54 <_printf_i+0x1c8>
 8003c5c:	8018      	strh	r0, [r3, #0]
 8003c5e:	2300      	movs	r3, #0
 8003c60:	6123      	str	r3, [r4, #16]
 8003c62:	4616      	mov	r6, r2
 8003c64:	e7ba      	b.n	8003bdc <_printf_i+0x150>
 8003c66:	680b      	ldr	r3, [r1, #0]
 8003c68:	1d1a      	adds	r2, r3, #4
 8003c6a:	600a      	str	r2, [r1, #0]
 8003c6c:	681e      	ldr	r6, [r3, #0]
 8003c6e:	6862      	ldr	r2, [r4, #4]
 8003c70:	2100      	movs	r1, #0
 8003c72:	4630      	mov	r0, r6
 8003c74:	f7fc fac4 	bl	8000200 <memchr>
 8003c78:	b108      	cbz	r0, 8003c7e <_printf_i+0x1f2>
 8003c7a:	1b80      	subs	r0, r0, r6
 8003c7c:	6060      	str	r0, [r4, #4]
 8003c7e:	6863      	ldr	r3, [r4, #4]
 8003c80:	6123      	str	r3, [r4, #16]
 8003c82:	2300      	movs	r3, #0
 8003c84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c88:	e7a8      	b.n	8003bdc <_printf_i+0x150>
 8003c8a:	6923      	ldr	r3, [r4, #16]
 8003c8c:	4632      	mov	r2, r6
 8003c8e:	4649      	mov	r1, r9
 8003c90:	4640      	mov	r0, r8
 8003c92:	47d0      	blx	sl
 8003c94:	3001      	adds	r0, #1
 8003c96:	d0ab      	beq.n	8003bf0 <_printf_i+0x164>
 8003c98:	6823      	ldr	r3, [r4, #0]
 8003c9a:	079b      	lsls	r3, r3, #30
 8003c9c:	d413      	bmi.n	8003cc6 <_printf_i+0x23a>
 8003c9e:	68e0      	ldr	r0, [r4, #12]
 8003ca0:	9b03      	ldr	r3, [sp, #12]
 8003ca2:	4298      	cmp	r0, r3
 8003ca4:	bfb8      	it	lt
 8003ca6:	4618      	movlt	r0, r3
 8003ca8:	e7a4      	b.n	8003bf4 <_printf_i+0x168>
 8003caa:	2301      	movs	r3, #1
 8003cac:	4632      	mov	r2, r6
 8003cae:	4649      	mov	r1, r9
 8003cb0:	4640      	mov	r0, r8
 8003cb2:	47d0      	blx	sl
 8003cb4:	3001      	adds	r0, #1
 8003cb6:	d09b      	beq.n	8003bf0 <_printf_i+0x164>
 8003cb8:	3501      	adds	r5, #1
 8003cba:	68e3      	ldr	r3, [r4, #12]
 8003cbc:	9903      	ldr	r1, [sp, #12]
 8003cbe:	1a5b      	subs	r3, r3, r1
 8003cc0:	42ab      	cmp	r3, r5
 8003cc2:	dcf2      	bgt.n	8003caa <_printf_i+0x21e>
 8003cc4:	e7eb      	b.n	8003c9e <_printf_i+0x212>
 8003cc6:	2500      	movs	r5, #0
 8003cc8:	f104 0619 	add.w	r6, r4, #25
 8003ccc:	e7f5      	b.n	8003cba <_printf_i+0x22e>
 8003cce:	bf00      	nop
 8003cd0:	08008690 	.word	0x08008690
 8003cd4:	080086a1 	.word	0x080086a1

08003cd8 <_scanf_float>:
 8003cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cdc:	b087      	sub	sp, #28
 8003cde:	4617      	mov	r7, r2
 8003ce0:	9303      	str	r3, [sp, #12]
 8003ce2:	688b      	ldr	r3, [r1, #8]
 8003ce4:	1e5a      	subs	r2, r3, #1
 8003ce6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003cea:	bf83      	ittte	hi
 8003cec:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003cf0:	195b      	addhi	r3, r3, r5
 8003cf2:	9302      	strhi	r3, [sp, #8]
 8003cf4:	2300      	movls	r3, #0
 8003cf6:	bf86      	itte	hi
 8003cf8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003cfc:	608b      	strhi	r3, [r1, #8]
 8003cfe:	9302      	strls	r3, [sp, #8]
 8003d00:	680b      	ldr	r3, [r1, #0]
 8003d02:	468b      	mov	fp, r1
 8003d04:	2500      	movs	r5, #0
 8003d06:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8003d0a:	f84b 3b1c 	str.w	r3, [fp], #28
 8003d0e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003d12:	4680      	mov	r8, r0
 8003d14:	460c      	mov	r4, r1
 8003d16:	465e      	mov	r6, fp
 8003d18:	46aa      	mov	sl, r5
 8003d1a:	46a9      	mov	r9, r5
 8003d1c:	9501      	str	r5, [sp, #4]
 8003d1e:	68a2      	ldr	r2, [r4, #8]
 8003d20:	b152      	cbz	r2, 8003d38 <_scanf_float+0x60>
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	2b4e      	cmp	r3, #78	; 0x4e
 8003d28:	d864      	bhi.n	8003df4 <_scanf_float+0x11c>
 8003d2a:	2b40      	cmp	r3, #64	; 0x40
 8003d2c:	d83c      	bhi.n	8003da8 <_scanf_float+0xd0>
 8003d2e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8003d32:	b2c8      	uxtb	r0, r1
 8003d34:	280e      	cmp	r0, #14
 8003d36:	d93a      	bls.n	8003dae <_scanf_float+0xd6>
 8003d38:	f1b9 0f00 	cmp.w	r9, #0
 8003d3c:	d003      	beq.n	8003d46 <_scanf_float+0x6e>
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d44:	6023      	str	r3, [r4, #0]
 8003d46:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8003d4a:	f1ba 0f01 	cmp.w	sl, #1
 8003d4e:	f200 8113 	bhi.w	8003f78 <_scanf_float+0x2a0>
 8003d52:	455e      	cmp	r6, fp
 8003d54:	f200 8105 	bhi.w	8003f62 <_scanf_float+0x28a>
 8003d58:	2501      	movs	r5, #1
 8003d5a:	4628      	mov	r0, r5
 8003d5c:	b007      	add	sp, #28
 8003d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d62:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8003d66:	2a0d      	cmp	r2, #13
 8003d68:	d8e6      	bhi.n	8003d38 <_scanf_float+0x60>
 8003d6a:	a101      	add	r1, pc, #4	; (adr r1, 8003d70 <_scanf_float+0x98>)
 8003d6c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003d70:	08003eaf 	.word	0x08003eaf
 8003d74:	08003d39 	.word	0x08003d39
 8003d78:	08003d39 	.word	0x08003d39
 8003d7c:	08003d39 	.word	0x08003d39
 8003d80:	08003f0f 	.word	0x08003f0f
 8003d84:	08003ee7 	.word	0x08003ee7
 8003d88:	08003d39 	.word	0x08003d39
 8003d8c:	08003d39 	.word	0x08003d39
 8003d90:	08003ebd 	.word	0x08003ebd
 8003d94:	08003d39 	.word	0x08003d39
 8003d98:	08003d39 	.word	0x08003d39
 8003d9c:	08003d39 	.word	0x08003d39
 8003da0:	08003d39 	.word	0x08003d39
 8003da4:	08003e75 	.word	0x08003e75
 8003da8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003dac:	e7db      	b.n	8003d66 <_scanf_float+0x8e>
 8003dae:	290e      	cmp	r1, #14
 8003db0:	d8c2      	bhi.n	8003d38 <_scanf_float+0x60>
 8003db2:	a001      	add	r0, pc, #4	; (adr r0, 8003db8 <_scanf_float+0xe0>)
 8003db4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003db8:	08003e67 	.word	0x08003e67
 8003dbc:	08003d39 	.word	0x08003d39
 8003dc0:	08003e67 	.word	0x08003e67
 8003dc4:	08003efb 	.word	0x08003efb
 8003dc8:	08003d39 	.word	0x08003d39
 8003dcc:	08003e15 	.word	0x08003e15
 8003dd0:	08003e51 	.word	0x08003e51
 8003dd4:	08003e51 	.word	0x08003e51
 8003dd8:	08003e51 	.word	0x08003e51
 8003ddc:	08003e51 	.word	0x08003e51
 8003de0:	08003e51 	.word	0x08003e51
 8003de4:	08003e51 	.word	0x08003e51
 8003de8:	08003e51 	.word	0x08003e51
 8003dec:	08003e51 	.word	0x08003e51
 8003df0:	08003e51 	.word	0x08003e51
 8003df4:	2b6e      	cmp	r3, #110	; 0x6e
 8003df6:	d809      	bhi.n	8003e0c <_scanf_float+0x134>
 8003df8:	2b60      	cmp	r3, #96	; 0x60
 8003dfa:	d8b2      	bhi.n	8003d62 <_scanf_float+0x8a>
 8003dfc:	2b54      	cmp	r3, #84	; 0x54
 8003dfe:	d077      	beq.n	8003ef0 <_scanf_float+0x218>
 8003e00:	2b59      	cmp	r3, #89	; 0x59
 8003e02:	d199      	bne.n	8003d38 <_scanf_float+0x60>
 8003e04:	2d07      	cmp	r5, #7
 8003e06:	d197      	bne.n	8003d38 <_scanf_float+0x60>
 8003e08:	2508      	movs	r5, #8
 8003e0a:	e029      	b.n	8003e60 <_scanf_float+0x188>
 8003e0c:	2b74      	cmp	r3, #116	; 0x74
 8003e0e:	d06f      	beq.n	8003ef0 <_scanf_float+0x218>
 8003e10:	2b79      	cmp	r3, #121	; 0x79
 8003e12:	e7f6      	b.n	8003e02 <_scanf_float+0x12a>
 8003e14:	6821      	ldr	r1, [r4, #0]
 8003e16:	05c8      	lsls	r0, r1, #23
 8003e18:	d51a      	bpl.n	8003e50 <_scanf_float+0x178>
 8003e1a:	9b02      	ldr	r3, [sp, #8]
 8003e1c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8003e20:	6021      	str	r1, [r4, #0]
 8003e22:	f109 0901 	add.w	r9, r9, #1
 8003e26:	b11b      	cbz	r3, 8003e30 <_scanf_float+0x158>
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	3201      	adds	r2, #1
 8003e2c:	9302      	str	r3, [sp, #8]
 8003e2e:	60a2      	str	r2, [r4, #8]
 8003e30:	68a3      	ldr	r3, [r4, #8]
 8003e32:	3b01      	subs	r3, #1
 8003e34:	60a3      	str	r3, [r4, #8]
 8003e36:	6923      	ldr	r3, [r4, #16]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	6123      	str	r3, [r4, #16]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	607b      	str	r3, [r7, #4]
 8003e44:	f340 8084 	ble.w	8003f50 <_scanf_float+0x278>
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	603b      	str	r3, [r7, #0]
 8003e4e:	e766      	b.n	8003d1e <_scanf_float+0x46>
 8003e50:	eb1a 0f05 	cmn.w	sl, r5
 8003e54:	f47f af70 	bne.w	8003d38 <_scanf_float+0x60>
 8003e58:	6822      	ldr	r2, [r4, #0]
 8003e5a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8003e5e:	6022      	str	r2, [r4, #0]
 8003e60:	f806 3b01 	strb.w	r3, [r6], #1
 8003e64:	e7e4      	b.n	8003e30 <_scanf_float+0x158>
 8003e66:	6822      	ldr	r2, [r4, #0]
 8003e68:	0610      	lsls	r0, r2, #24
 8003e6a:	f57f af65 	bpl.w	8003d38 <_scanf_float+0x60>
 8003e6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e72:	e7f4      	b.n	8003e5e <_scanf_float+0x186>
 8003e74:	f1ba 0f00 	cmp.w	sl, #0
 8003e78:	d10e      	bne.n	8003e98 <_scanf_float+0x1c0>
 8003e7a:	f1b9 0f00 	cmp.w	r9, #0
 8003e7e:	d10e      	bne.n	8003e9e <_scanf_float+0x1c6>
 8003e80:	6822      	ldr	r2, [r4, #0]
 8003e82:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003e86:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003e8a:	d108      	bne.n	8003e9e <_scanf_float+0x1c6>
 8003e8c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003e90:	6022      	str	r2, [r4, #0]
 8003e92:	f04f 0a01 	mov.w	sl, #1
 8003e96:	e7e3      	b.n	8003e60 <_scanf_float+0x188>
 8003e98:	f1ba 0f02 	cmp.w	sl, #2
 8003e9c:	d055      	beq.n	8003f4a <_scanf_float+0x272>
 8003e9e:	2d01      	cmp	r5, #1
 8003ea0:	d002      	beq.n	8003ea8 <_scanf_float+0x1d0>
 8003ea2:	2d04      	cmp	r5, #4
 8003ea4:	f47f af48 	bne.w	8003d38 <_scanf_float+0x60>
 8003ea8:	3501      	adds	r5, #1
 8003eaa:	b2ed      	uxtb	r5, r5
 8003eac:	e7d8      	b.n	8003e60 <_scanf_float+0x188>
 8003eae:	f1ba 0f01 	cmp.w	sl, #1
 8003eb2:	f47f af41 	bne.w	8003d38 <_scanf_float+0x60>
 8003eb6:	f04f 0a02 	mov.w	sl, #2
 8003eba:	e7d1      	b.n	8003e60 <_scanf_float+0x188>
 8003ebc:	b97d      	cbnz	r5, 8003ede <_scanf_float+0x206>
 8003ebe:	f1b9 0f00 	cmp.w	r9, #0
 8003ec2:	f47f af3c 	bne.w	8003d3e <_scanf_float+0x66>
 8003ec6:	6822      	ldr	r2, [r4, #0]
 8003ec8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003ecc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003ed0:	f47f af39 	bne.w	8003d46 <_scanf_float+0x6e>
 8003ed4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003ed8:	6022      	str	r2, [r4, #0]
 8003eda:	2501      	movs	r5, #1
 8003edc:	e7c0      	b.n	8003e60 <_scanf_float+0x188>
 8003ede:	2d03      	cmp	r5, #3
 8003ee0:	d0e2      	beq.n	8003ea8 <_scanf_float+0x1d0>
 8003ee2:	2d05      	cmp	r5, #5
 8003ee4:	e7de      	b.n	8003ea4 <_scanf_float+0x1cc>
 8003ee6:	2d02      	cmp	r5, #2
 8003ee8:	f47f af26 	bne.w	8003d38 <_scanf_float+0x60>
 8003eec:	2503      	movs	r5, #3
 8003eee:	e7b7      	b.n	8003e60 <_scanf_float+0x188>
 8003ef0:	2d06      	cmp	r5, #6
 8003ef2:	f47f af21 	bne.w	8003d38 <_scanf_float+0x60>
 8003ef6:	2507      	movs	r5, #7
 8003ef8:	e7b2      	b.n	8003e60 <_scanf_float+0x188>
 8003efa:	6822      	ldr	r2, [r4, #0]
 8003efc:	0591      	lsls	r1, r2, #22
 8003efe:	f57f af1b 	bpl.w	8003d38 <_scanf_float+0x60>
 8003f02:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8003f06:	6022      	str	r2, [r4, #0]
 8003f08:	f8cd 9004 	str.w	r9, [sp, #4]
 8003f0c:	e7a8      	b.n	8003e60 <_scanf_float+0x188>
 8003f0e:	6822      	ldr	r2, [r4, #0]
 8003f10:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8003f14:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8003f18:	d006      	beq.n	8003f28 <_scanf_float+0x250>
 8003f1a:	0550      	lsls	r0, r2, #21
 8003f1c:	f57f af0c 	bpl.w	8003d38 <_scanf_float+0x60>
 8003f20:	f1b9 0f00 	cmp.w	r9, #0
 8003f24:	f43f af0f 	beq.w	8003d46 <_scanf_float+0x6e>
 8003f28:	0591      	lsls	r1, r2, #22
 8003f2a:	bf58      	it	pl
 8003f2c:	9901      	ldrpl	r1, [sp, #4]
 8003f2e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003f32:	bf58      	it	pl
 8003f34:	eba9 0101 	subpl.w	r1, r9, r1
 8003f38:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8003f3c:	bf58      	it	pl
 8003f3e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8003f42:	6022      	str	r2, [r4, #0]
 8003f44:	f04f 0900 	mov.w	r9, #0
 8003f48:	e78a      	b.n	8003e60 <_scanf_float+0x188>
 8003f4a:	f04f 0a03 	mov.w	sl, #3
 8003f4e:	e787      	b.n	8003e60 <_scanf_float+0x188>
 8003f50:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003f54:	4639      	mov	r1, r7
 8003f56:	4640      	mov	r0, r8
 8003f58:	4798      	blx	r3
 8003f5a:	2800      	cmp	r0, #0
 8003f5c:	f43f aedf 	beq.w	8003d1e <_scanf_float+0x46>
 8003f60:	e6ea      	b.n	8003d38 <_scanf_float+0x60>
 8003f62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003f66:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003f6a:	463a      	mov	r2, r7
 8003f6c:	4640      	mov	r0, r8
 8003f6e:	4798      	blx	r3
 8003f70:	6923      	ldr	r3, [r4, #16]
 8003f72:	3b01      	subs	r3, #1
 8003f74:	6123      	str	r3, [r4, #16]
 8003f76:	e6ec      	b.n	8003d52 <_scanf_float+0x7a>
 8003f78:	1e6b      	subs	r3, r5, #1
 8003f7a:	2b06      	cmp	r3, #6
 8003f7c:	d825      	bhi.n	8003fca <_scanf_float+0x2f2>
 8003f7e:	2d02      	cmp	r5, #2
 8003f80:	d836      	bhi.n	8003ff0 <_scanf_float+0x318>
 8003f82:	455e      	cmp	r6, fp
 8003f84:	f67f aee8 	bls.w	8003d58 <_scanf_float+0x80>
 8003f88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003f8c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003f90:	463a      	mov	r2, r7
 8003f92:	4640      	mov	r0, r8
 8003f94:	4798      	blx	r3
 8003f96:	6923      	ldr	r3, [r4, #16]
 8003f98:	3b01      	subs	r3, #1
 8003f9a:	6123      	str	r3, [r4, #16]
 8003f9c:	e7f1      	b.n	8003f82 <_scanf_float+0x2aa>
 8003f9e:	9802      	ldr	r0, [sp, #8]
 8003fa0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003fa4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8003fa8:	9002      	str	r0, [sp, #8]
 8003faa:	463a      	mov	r2, r7
 8003fac:	4640      	mov	r0, r8
 8003fae:	4798      	blx	r3
 8003fb0:	6923      	ldr	r3, [r4, #16]
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	6123      	str	r3, [r4, #16]
 8003fb6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8003fba:	fa5f fa8a 	uxtb.w	sl, sl
 8003fbe:	f1ba 0f02 	cmp.w	sl, #2
 8003fc2:	d1ec      	bne.n	8003f9e <_scanf_float+0x2c6>
 8003fc4:	3d03      	subs	r5, #3
 8003fc6:	b2ed      	uxtb	r5, r5
 8003fc8:	1b76      	subs	r6, r6, r5
 8003fca:	6823      	ldr	r3, [r4, #0]
 8003fcc:	05da      	lsls	r2, r3, #23
 8003fce:	d52f      	bpl.n	8004030 <_scanf_float+0x358>
 8003fd0:	055b      	lsls	r3, r3, #21
 8003fd2:	d510      	bpl.n	8003ff6 <_scanf_float+0x31e>
 8003fd4:	455e      	cmp	r6, fp
 8003fd6:	f67f aebf 	bls.w	8003d58 <_scanf_float+0x80>
 8003fda:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003fde:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003fe2:	463a      	mov	r2, r7
 8003fe4:	4640      	mov	r0, r8
 8003fe6:	4798      	blx	r3
 8003fe8:	6923      	ldr	r3, [r4, #16]
 8003fea:	3b01      	subs	r3, #1
 8003fec:	6123      	str	r3, [r4, #16]
 8003fee:	e7f1      	b.n	8003fd4 <_scanf_float+0x2fc>
 8003ff0:	46aa      	mov	sl, r5
 8003ff2:	9602      	str	r6, [sp, #8]
 8003ff4:	e7df      	b.n	8003fb6 <_scanf_float+0x2de>
 8003ff6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8003ffa:	6923      	ldr	r3, [r4, #16]
 8003ffc:	2965      	cmp	r1, #101	; 0x65
 8003ffe:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8004002:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8004006:	6123      	str	r3, [r4, #16]
 8004008:	d00c      	beq.n	8004024 <_scanf_float+0x34c>
 800400a:	2945      	cmp	r1, #69	; 0x45
 800400c:	d00a      	beq.n	8004024 <_scanf_float+0x34c>
 800400e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004012:	463a      	mov	r2, r7
 8004014:	4640      	mov	r0, r8
 8004016:	4798      	blx	r3
 8004018:	6923      	ldr	r3, [r4, #16]
 800401a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800401e:	3b01      	subs	r3, #1
 8004020:	1eb5      	subs	r5, r6, #2
 8004022:	6123      	str	r3, [r4, #16]
 8004024:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004028:	463a      	mov	r2, r7
 800402a:	4640      	mov	r0, r8
 800402c:	4798      	blx	r3
 800402e:	462e      	mov	r6, r5
 8004030:	6825      	ldr	r5, [r4, #0]
 8004032:	f015 0510 	ands.w	r5, r5, #16
 8004036:	d158      	bne.n	80040ea <_scanf_float+0x412>
 8004038:	7035      	strb	r5, [r6, #0]
 800403a:	6823      	ldr	r3, [r4, #0]
 800403c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004044:	d11c      	bne.n	8004080 <_scanf_float+0x3a8>
 8004046:	9b01      	ldr	r3, [sp, #4]
 8004048:	454b      	cmp	r3, r9
 800404a:	eba3 0209 	sub.w	r2, r3, r9
 800404e:	d124      	bne.n	800409a <_scanf_float+0x3c2>
 8004050:	2200      	movs	r2, #0
 8004052:	4659      	mov	r1, fp
 8004054:	4640      	mov	r0, r8
 8004056:	f000 ff41 	bl	8004edc <_strtod_r>
 800405a:	9b03      	ldr	r3, [sp, #12]
 800405c:	6821      	ldr	r1, [r4, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f011 0f02 	tst.w	r1, #2
 8004064:	ec57 6b10 	vmov	r6, r7, d0
 8004068:	f103 0204 	add.w	r2, r3, #4
 800406c:	d020      	beq.n	80040b0 <_scanf_float+0x3d8>
 800406e:	9903      	ldr	r1, [sp, #12]
 8004070:	600a      	str	r2, [r1, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	e9c3 6700 	strd	r6, r7, [r3]
 8004078:	68e3      	ldr	r3, [r4, #12]
 800407a:	3301      	adds	r3, #1
 800407c:	60e3      	str	r3, [r4, #12]
 800407e:	e66c      	b.n	8003d5a <_scanf_float+0x82>
 8004080:	9b04      	ldr	r3, [sp, #16]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d0e4      	beq.n	8004050 <_scanf_float+0x378>
 8004086:	9905      	ldr	r1, [sp, #20]
 8004088:	230a      	movs	r3, #10
 800408a:	462a      	mov	r2, r5
 800408c:	3101      	adds	r1, #1
 800408e:	4640      	mov	r0, r8
 8004090:	f000 ffae 	bl	8004ff0 <_strtol_r>
 8004094:	9b04      	ldr	r3, [sp, #16]
 8004096:	9e05      	ldr	r6, [sp, #20]
 8004098:	1ac2      	subs	r2, r0, r3
 800409a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800409e:	429e      	cmp	r6, r3
 80040a0:	bf28      	it	cs
 80040a2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80040a6:	4912      	ldr	r1, [pc, #72]	; (80040f0 <_scanf_float+0x418>)
 80040a8:	4630      	mov	r0, r6
 80040aa:	f000 f85f 	bl	800416c <siprintf>
 80040ae:	e7cf      	b.n	8004050 <_scanf_float+0x378>
 80040b0:	f011 0f04 	tst.w	r1, #4
 80040b4:	9903      	ldr	r1, [sp, #12]
 80040b6:	600a      	str	r2, [r1, #0]
 80040b8:	d1db      	bne.n	8004072 <_scanf_float+0x39a>
 80040ba:	f8d3 8000 	ldr.w	r8, [r3]
 80040be:	ee10 2a10 	vmov	r2, s0
 80040c2:	ee10 0a10 	vmov	r0, s0
 80040c6:	463b      	mov	r3, r7
 80040c8:	4639      	mov	r1, r7
 80040ca:	f7fc fd3f 	bl	8000b4c <__aeabi_dcmpun>
 80040ce:	b128      	cbz	r0, 80040dc <_scanf_float+0x404>
 80040d0:	4808      	ldr	r0, [pc, #32]	; (80040f4 <_scanf_float+0x41c>)
 80040d2:	f000 f811 	bl	80040f8 <nanf>
 80040d6:	ed88 0a00 	vstr	s0, [r8]
 80040da:	e7cd      	b.n	8004078 <_scanf_float+0x3a0>
 80040dc:	4630      	mov	r0, r6
 80040de:	4639      	mov	r1, r7
 80040e0:	f7fc fd92 	bl	8000c08 <__aeabi_d2f>
 80040e4:	f8c8 0000 	str.w	r0, [r8]
 80040e8:	e7c6      	b.n	8004078 <_scanf_float+0x3a0>
 80040ea:	2500      	movs	r5, #0
 80040ec:	e635      	b.n	8003d5a <_scanf_float+0x82>
 80040ee:	bf00      	nop
 80040f0:	080086b2 	.word	0x080086b2
 80040f4:	08008ae3 	.word	0x08008ae3

080040f8 <nanf>:
 80040f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004100 <nanf+0x8>
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	7fc00000 	.word	0x7fc00000

08004104 <sniprintf>:
 8004104:	b40c      	push	{r2, r3}
 8004106:	b530      	push	{r4, r5, lr}
 8004108:	4b17      	ldr	r3, [pc, #92]	; (8004168 <sniprintf+0x64>)
 800410a:	1e0c      	subs	r4, r1, #0
 800410c:	681d      	ldr	r5, [r3, #0]
 800410e:	b09d      	sub	sp, #116	; 0x74
 8004110:	da08      	bge.n	8004124 <sniprintf+0x20>
 8004112:	238b      	movs	r3, #139	; 0x8b
 8004114:	602b      	str	r3, [r5, #0]
 8004116:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800411a:	b01d      	add	sp, #116	; 0x74
 800411c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004120:	b002      	add	sp, #8
 8004122:	4770      	bx	lr
 8004124:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004128:	f8ad 3014 	strh.w	r3, [sp, #20]
 800412c:	bf14      	ite	ne
 800412e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8004132:	4623      	moveq	r3, r4
 8004134:	9304      	str	r3, [sp, #16]
 8004136:	9307      	str	r3, [sp, #28]
 8004138:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800413c:	9002      	str	r0, [sp, #8]
 800413e:	9006      	str	r0, [sp, #24]
 8004140:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004144:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004146:	ab21      	add	r3, sp, #132	; 0x84
 8004148:	a902      	add	r1, sp, #8
 800414a:	4628      	mov	r0, r5
 800414c:	9301      	str	r3, [sp, #4]
 800414e:	f002 ff69 	bl	8007024 <_svfiprintf_r>
 8004152:	1c43      	adds	r3, r0, #1
 8004154:	bfbc      	itt	lt
 8004156:	238b      	movlt	r3, #139	; 0x8b
 8004158:	602b      	strlt	r3, [r5, #0]
 800415a:	2c00      	cmp	r4, #0
 800415c:	d0dd      	beq.n	800411a <sniprintf+0x16>
 800415e:	9b02      	ldr	r3, [sp, #8]
 8004160:	2200      	movs	r2, #0
 8004162:	701a      	strb	r2, [r3, #0]
 8004164:	e7d9      	b.n	800411a <sniprintf+0x16>
 8004166:	bf00      	nop
 8004168:	20000010 	.word	0x20000010

0800416c <siprintf>:
 800416c:	b40e      	push	{r1, r2, r3}
 800416e:	b500      	push	{lr}
 8004170:	b09c      	sub	sp, #112	; 0x70
 8004172:	ab1d      	add	r3, sp, #116	; 0x74
 8004174:	9002      	str	r0, [sp, #8]
 8004176:	9006      	str	r0, [sp, #24]
 8004178:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800417c:	4809      	ldr	r0, [pc, #36]	; (80041a4 <siprintf+0x38>)
 800417e:	9107      	str	r1, [sp, #28]
 8004180:	9104      	str	r1, [sp, #16]
 8004182:	4909      	ldr	r1, [pc, #36]	; (80041a8 <siprintf+0x3c>)
 8004184:	f853 2b04 	ldr.w	r2, [r3], #4
 8004188:	9105      	str	r1, [sp, #20]
 800418a:	6800      	ldr	r0, [r0, #0]
 800418c:	9301      	str	r3, [sp, #4]
 800418e:	a902      	add	r1, sp, #8
 8004190:	f002 ff48 	bl	8007024 <_svfiprintf_r>
 8004194:	9b02      	ldr	r3, [sp, #8]
 8004196:	2200      	movs	r2, #0
 8004198:	701a      	strb	r2, [r3, #0]
 800419a:	b01c      	add	sp, #112	; 0x70
 800419c:	f85d eb04 	ldr.w	lr, [sp], #4
 80041a0:	b003      	add	sp, #12
 80041a2:	4770      	bx	lr
 80041a4:	20000010 	.word	0x20000010
 80041a8:	ffff0208 	.word	0xffff0208

080041ac <siscanf>:
 80041ac:	b40e      	push	{r1, r2, r3}
 80041ae:	b510      	push	{r4, lr}
 80041b0:	b09f      	sub	sp, #124	; 0x7c
 80041b2:	ac21      	add	r4, sp, #132	; 0x84
 80041b4:	f44f 7101 	mov.w	r1, #516	; 0x204
 80041b8:	f854 2b04 	ldr.w	r2, [r4], #4
 80041bc:	9201      	str	r2, [sp, #4]
 80041be:	f8ad 101c 	strh.w	r1, [sp, #28]
 80041c2:	9004      	str	r0, [sp, #16]
 80041c4:	9008      	str	r0, [sp, #32]
 80041c6:	f7fc f813 	bl	80001f0 <strlen>
 80041ca:	4b0c      	ldr	r3, [pc, #48]	; (80041fc <siscanf+0x50>)
 80041cc:	9005      	str	r0, [sp, #20]
 80041ce:	9009      	str	r0, [sp, #36]	; 0x24
 80041d0:	930d      	str	r3, [sp, #52]	; 0x34
 80041d2:	480b      	ldr	r0, [pc, #44]	; (8004200 <siscanf+0x54>)
 80041d4:	9a01      	ldr	r2, [sp, #4]
 80041d6:	6800      	ldr	r0, [r0, #0]
 80041d8:	9403      	str	r4, [sp, #12]
 80041da:	2300      	movs	r3, #0
 80041dc:	9311      	str	r3, [sp, #68]	; 0x44
 80041de:	9316      	str	r3, [sp, #88]	; 0x58
 80041e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041e4:	f8ad 301e 	strh.w	r3, [sp, #30]
 80041e8:	a904      	add	r1, sp, #16
 80041ea:	4623      	mov	r3, r4
 80041ec:	f003 f874 	bl	80072d8 <__ssvfiscanf_r>
 80041f0:	b01f      	add	sp, #124	; 0x7c
 80041f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041f6:	b003      	add	sp, #12
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	08004227 	.word	0x08004227
 8004200:	20000010 	.word	0x20000010

08004204 <__sread>:
 8004204:	b510      	push	{r4, lr}
 8004206:	460c      	mov	r4, r1
 8004208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800420c:	f003 fb28 	bl	8007860 <_read_r>
 8004210:	2800      	cmp	r0, #0
 8004212:	bfab      	itete	ge
 8004214:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004216:	89a3      	ldrhlt	r3, [r4, #12]
 8004218:	181b      	addge	r3, r3, r0
 800421a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800421e:	bfac      	ite	ge
 8004220:	6563      	strge	r3, [r4, #84]	; 0x54
 8004222:	81a3      	strhlt	r3, [r4, #12]
 8004224:	bd10      	pop	{r4, pc}

08004226 <__seofread>:
 8004226:	2000      	movs	r0, #0
 8004228:	4770      	bx	lr

0800422a <__swrite>:
 800422a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800422e:	461f      	mov	r7, r3
 8004230:	898b      	ldrh	r3, [r1, #12]
 8004232:	05db      	lsls	r3, r3, #23
 8004234:	4605      	mov	r5, r0
 8004236:	460c      	mov	r4, r1
 8004238:	4616      	mov	r6, r2
 800423a:	d505      	bpl.n	8004248 <__swrite+0x1e>
 800423c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004240:	2302      	movs	r3, #2
 8004242:	2200      	movs	r2, #0
 8004244:	f002 f8e4 	bl	8006410 <_lseek_r>
 8004248:	89a3      	ldrh	r3, [r4, #12]
 800424a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800424e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004252:	81a3      	strh	r3, [r4, #12]
 8004254:	4632      	mov	r2, r6
 8004256:	463b      	mov	r3, r7
 8004258:	4628      	mov	r0, r5
 800425a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800425e:	f000 bec9 	b.w	8004ff4 <_write_r>

08004262 <__sseek>:
 8004262:	b510      	push	{r4, lr}
 8004264:	460c      	mov	r4, r1
 8004266:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800426a:	f002 f8d1 	bl	8006410 <_lseek_r>
 800426e:	1c43      	adds	r3, r0, #1
 8004270:	89a3      	ldrh	r3, [r4, #12]
 8004272:	bf15      	itete	ne
 8004274:	6560      	strne	r0, [r4, #84]	; 0x54
 8004276:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800427a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800427e:	81a3      	strheq	r3, [r4, #12]
 8004280:	bf18      	it	ne
 8004282:	81a3      	strhne	r3, [r4, #12]
 8004284:	bd10      	pop	{r4, pc}

08004286 <__sclose>:
 8004286:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800428a:	f000 bec5 	b.w	8005018 <_close_r>

0800428e <sulp>:
 800428e:	b570      	push	{r4, r5, r6, lr}
 8004290:	4604      	mov	r4, r0
 8004292:	460d      	mov	r5, r1
 8004294:	ec45 4b10 	vmov	d0, r4, r5
 8004298:	4616      	mov	r6, r2
 800429a:	f002 fc5f 	bl	8006b5c <__ulp>
 800429e:	ec51 0b10 	vmov	r0, r1, d0
 80042a2:	b17e      	cbz	r6, 80042c4 <sulp+0x36>
 80042a4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80042a8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	dd09      	ble.n	80042c4 <sulp+0x36>
 80042b0:	051b      	lsls	r3, r3, #20
 80042b2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80042b6:	2400      	movs	r4, #0
 80042b8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80042bc:	4622      	mov	r2, r4
 80042be:	462b      	mov	r3, r5
 80042c0:	f7fc f9aa 	bl	8000618 <__aeabi_dmul>
 80042c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080042c8 <_strtod_l>:
 80042c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042cc:	b0a3      	sub	sp, #140	; 0x8c
 80042ce:	461f      	mov	r7, r3
 80042d0:	2300      	movs	r3, #0
 80042d2:	931e      	str	r3, [sp, #120]	; 0x78
 80042d4:	4ba4      	ldr	r3, [pc, #656]	; (8004568 <_strtod_l+0x2a0>)
 80042d6:	9219      	str	r2, [sp, #100]	; 0x64
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	9307      	str	r3, [sp, #28]
 80042dc:	4604      	mov	r4, r0
 80042de:	4618      	mov	r0, r3
 80042e0:	4688      	mov	r8, r1
 80042e2:	f7fb ff85 	bl	80001f0 <strlen>
 80042e6:	f04f 0a00 	mov.w	sl, #0
 80042ea:	4605      	mov	r5, r0
 80042ec:	f04f 0b00 	mov.w	fp, #0
 80042f0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80042f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80042f6:	781a      	ldrb	r2, [r3, #0]
 80042f8:	2a2b      	cmp	r2, #43	; 0x2b
 80042fa:	d04c      	beq.n	8004396 <_strtod_l+0xce>
 80042fc:	d839      	bhi.n	8004372 <_strtod_l+0xaa>
 80042fe:	2a0d      	cmp	r2, #13
 8004300:	d832      	bhi.n	8004368 <_strtod_l+0xa0>
 8004302:	2a08      	cmp	r2, #8
 8004304:	d832      	bhi.n	800436c <_strtod_l+0xa4>
 8004306:	2a00      	cmp	r2, #0
 8004308:	d03c      	beq.n	8004384 <_strtod_l+0xbc>
 800430a:	2300      	movs	r3, #0
 800430c:	930e      	str	r3, [sp, #56]	; 0x38
 800430e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8004310:	7833      	ldrb	r3, [r6, #0]
 8004312:	2b30      	cmp	r3, #48	; 0x30
 8004314:	f040 80b4 	bne.w	8004480 <_strtod_l+0x1b8>
 8004318:	7873      	ldrb	r3, [r6, #1]
 800431a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800431e:	2b58      	cmp	r3, #88	; 0x58
 8004320:	d16c      	bne.n	80043fc <_strtod_l+0x134>
 8004322:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004324:	9301      	str	r3, [sp, #4]
 8004326:	ab1e      	add	r3, sp, #120	; 0x78
 8004328:	9702      	str	r7, [sp, #8]
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	4a8f      	ldr	r2, [pc, #572]	; (800456c <_strtod_l+0x2a4>)
 800432e:	ab1f      	add	r3, sp, #124	; 0x7c
 8004330:	a91d      	add	r1, sp, #116	; 0x74
 8004332:	4620      	mov	r0, r4
 8004334:	f001 fd60 	bl	8005df8 <__gethex>
 8004338:	f010 0707 	ands.w	r7, r0, #7
 800433c:	4605      	mov	r5, r0
 800433e:	d005      	beq.n	800434c <_strtod_l+0x84>
 8004340:	2f06      	cmp	r7, #6
 8004342:	d12a      	bne.n	800439a <_strtod_l+0xd2>
 8004344:	3601      	adds	r6, #1
 8004346:	2300      	movs	r3, #0
 8004348:	961d      	str	r6, [sp, #116]	; 0x74
 800434a:	930e      	str	r3, [sp, #56]	; 0x38
 800434c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800434e:	2b00      	cmp	r3, #0
 8004350:	f040 8596 	bne.w	8004e80 <_strtod_l+0xbb8>
 8004354:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004356:	b1db      	cbz	r3, 8004390 <_strtod_l+0xc8>
 8004358:	4652      	mov	r2, sl
 800435a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800435e:	ec43 2b10 	vmov	d0, r2, r3
 8004362:	b023      	add	sp, #140	; 0x8c
 8004364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004368:	2a20      	cmp	r2, #32
 800436a:	d1ce      	bne.n	800430a <_strtod_l+0x42>
 800436c:	3301      	adds	r3, #1
 800436e:	931d      	str	r3, [sp, #116]	; 0x74
 8004370:	e7c0      	b.n	80042f4 <_strtod_l+0x2c>
 8004372:	2a2d      	cmp	r2, #45	; 0x2d
 8004374:	d1c9      	bne.n	800430a <_strtod_l+0x42>
 8004376:	2201      	movs	r2, #1
 8004378:	920e      	str	r2, [sp, #56]	; 0x38
 800437a:	1c5a      	adds	r2, r3, #1
 800437c:	921d      	str	r2, [sp, #116]	; 0x74
 800437e:	785b      	ldrb	r3, [r3, #1]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1c4      	bne.n	800430e <_strtod_l+0x46>
 8004384:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004386:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800438a:	2b00      	cmp	r3, #0
 800438c:	f040 8576 	bne.w	8004e7c <_strtod_l+0xbb4>
 8004390:	4652      	mov	r2, sl
 8004392:	465b      	mov	r3, fp
 8004394:	e7e3      	b.n	800435e <_strtod_l+0x96>
 8004396:	2200      	movs	r2, #0
 8004398:	e7ee      	b.n	8004378 <_strtod_l+0xb0>
 800439a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800439c:	b13a      	cbz	r2, 80043ae <_strtod_l+0xe6>
 800439e:	2135      	movs	r1, #53	; 0x35
 80043a0:	a820      	add	r0, sp, #128	; 0x80
 80043a2:	f002 fce6 	bl	8006d72 <__copybits>
 80043a6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80043a8:	4620      	mov	r0, r4
 80043aa:	f002 f8ab 	bl	8006504 <_Bfree>
 80043ae:	3f01      	subs	r7, #1
 80043b0:	2f05      	cmp	r7, #5
 80043b2:	d807      	bhi.n	80043c4 <_strtod_l+0xfc>
 80043b4:	e8df f007 	tbb	[pc, r7]
 80043b8:	1d180b0e 	.word	0x1d180b0e
 80043bc:	030e      	.short	0x030e
 80043be:	f04f 0b00 	mov.w	fp, #0
 80043c2:	46da      	mov	sl, fp
 80043c4:	0728      	lsls	r0, r5, #28
 80043c6:	d5c1      	bpl.n	800434c <_strtod_l+0x84>
 80043c8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80043cc:	e7be      	b.n	800434c <_strtod_l+0x84>
 80043ce:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80043d2:	e7f7      	b.n	80043c4 <_strtod_l+0xfc>
 80043d4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80043d8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80043da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80043de:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80043e2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80043e6:	e7ed      	b.n	80043c4 <_strtod_l+0xfc>
 80043e8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8004570 <_strtod_l+0x2a8>
 80043ec:	f04f 0a00 	mov.w	sl, #0
 80043f0:	e7e8      	b.n	80043c4 <_strtod_l+0xfc>
 80043f2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80043f6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80043fa:	e7e3      	b.n	80043c4 <_strtod_l+0xfc>
 80043fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	921d      	str	r2, [sp, #116]	; 0x74
 8004402:	785b      	ldrb	r3, [r3, #1]
 8004404:	2b30      	cmp	r3, #48	; 0x30
 8004406:	d0f9      	beq.n	80043fc <_strtod_l+0x134>
 8004408:	2b00      	cmp	r3, #0
 800440a:	d09f      	beq.n	800434c <_strtod_l+0x84>
 800440c:	2301      	movs	r3, #1
 800440e:	f04f 0900 	mov.w	r9, #0
 8004412:	9304      	str	r3, [sp, #16]
 8004414:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004416:	930a      	str	r3, [sp, #40]	; 0x28
 8004418:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800441c:	464f      	mov	r7, r9
 800441e:	220a      	movs	r2, #10
 8004420:	981d      	ldr	r0, [sp, #116]	; 0x74
 8004422:	7806      	ldrb	r6, [r0, #0]
 8004424:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004428:	b2d9      	uxtb	r1, r3
 800442a:	2909      	cmp	r1, #9
 800442c:	d92a      	bls.n	8004484 <_strtod_l+0x1bc>
 800442e:	9907      	ldr	r1, [sp, #28]
 8004430:	462a      	mov	r2, r5
 8004432:	f003 fa7b 	bl	800792c <strncmp>
 8004436:	b398      	cbz	r0, 80044a0 <_strtod_l+0x1d8>
 8004438:	2000      	movs	r0, #0
 800443a:	4633      	mov	r3, r6
 800443c:	463d      	mov	r5, r7
 800443e:	9007      	str	r0, [sp, #28]
 8004440:	4602      	mov	r2, r0
 8004442:	2b65      	cmp	r3, #101	; 0x65
 8004444:	d001      	beq.n	800444a <_strtod_l+0x182>
 8004446:	2b45      	cmp	r3, #69	; 0x45
 8004448:	d118      	bne.n	800447c <_strtod_l+0x1b4>
 800444a:	b91d      	cbnz	r5, 8004454 <_strtod_l+0x18c>
 800444c:	9b04      	ldr	r3, [sp, #16]
 800444e:	4303      	orrs	r3, r0
 8004450:	d098      	beq.n	8004384 <_strtod_l+0xbc>
 8004452:	2500      	movs	r5, #0
 8004454:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8004458:	f108 0301 	add.w	r3, r8, #1
 800445c:	931d      	str	r3, [sp, #116]	; 0x74
 800445e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004462:	2b2b      	cmp	r3, #43	; 0x2b
 8004464:	d075      	beq.n	8004552 <_strtod_l+0x28a>
 8004466:	2b2d      	cmp	r3, #45	; 0x2d
 8004468:	d07b      	beq.n	8004562 <_strtod_l+0x29a>
 800446a:	f04f 0c00 	mov.w	ip, #0
 800446e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004472:	2909      	cmp	r1, #9
 8004474:	f240 8082 	bls.w	800457c <_strtod_l+0x2b4>
 8004478:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800447c:	2600      	movs	r6, #0
 800447e:	e09d      	b.n	80045bc <_strtod_l+0x2f4>
 8004480:	2300      	movs	r3, #0
 8004482:	e7c4      	b.n	800440e <_strtod_l+0x146>
 8004484:	2f08      	cmp	r7, #8
 8004486:	bfd8      	it	le
 8004488:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800448a:	f100 0001 	add.w	r0, r0, #1
 800448e:	bfda      	itte	le
 8004490:	fb02 3301 	mlale	r3, r2, r1, r3
 8004494:	9309      	strle	r3, [sp, #36]	; 0x24
 8004496:	fb02 3909 	mlagt	r9, r2, r9, r3
 800449a:	3701      	adds	r7, #1
 800449c:	901d      	str	r0, [sp, #116]	; 0x74
 800449e:	e7bf      	b.n	8004420 <_strtod_l+0x158>
 80044a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80044a2:	195a      	adds	r2, r3, r5
 80044a4:	921d      	str	r2, [sp, #116]	; 0x74
 80044a6:	5d5b      	ldrb	r3, [r3, r5]
 80044a8:	2f00      	cmp	r7, #0
 80044aa:	d037      	beq.n	800451c <_strtod_l+0x254>
 80044ac:	9007      	str	r0, [sp, #28]
 80044ae:	463d      	mov	r5, r7
 80044b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80044b4:	2a09      	cmp	r2, #9
 80044b6:	d912      	bls.n	80044de <_strtod_l+0x216>
 80044b8:	2201      	movs	r2, #1
 80044ba:	e7c2      	b.n	8004442 <_strtod_l+0x17a>
 80044bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80044be:	1c5a      	adds	r2, r3, #1
 80044c0:	921d      	str	r2, [sp, #116]	; 0x74
 80044c2:	785b      	ldrb	r3, [r3, #1]
 80044c4:	3001      	adds	r0, #1
 80044c6:	2b30      	cmp	r3, #48	; 0x30
 80044c8:	d0f8      	beq.n	80044bc <_strtod_l+0x1f4>
 80044ca:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80044ce:	2a08      	cmp	r2, #8
 80044d0:	f200 84db 	bhi.w	8004e8a <_strtod_l+0xbc2>
 80044d4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80044d6:	9007      	str	r0, [sp, #28]
 80044d8:	2000      	movs	r0, #0
 80044da:	920a      	str	r2, [sp, #40]	; 0x28
 80044dc:	4605      	mov	r5, r0
 80044de:	3b30      	subs	r3, #48	; 0x30
 80044e0:	f100 0201 	add.w	r2, r0, #1
 80044e4:	d014      	beq.n	8004510 <_strtod_l+0x248>
 80044e6:	9907      	ldr	r1, [sp, #28]
 80044e8:	4411      	add	r1, r2
 80044ea:	9107      	str	r1, [sp, #28]
 80044ec:	462a      	mov	r2, r5
 80044ee:	eb00 0e05 	add.w	lr, r0, r5
 80044f2:	210a      	movs	r1, #10
 80044f4:	4572      	cmp	r2, lr
 80044f6:	d113      	bne.n	8004520 <_strtod_l+0x258>
 80044f8:	182a      	adds	r2, r5, r0
 80044fa:	2a08      	cmp	r2, #8
 80044fc:	f105 0501 	add.w	r5, r5, #1
 8004500:	4405      	add	r5, r0
 8004502:	dc1c      	bgt.n	800453e <_strtod_l+0x276>
 8004504:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004506:	220a      	movs	r2, #10
 8004508:	fb02 3301 	mla	r3, r2, r1, r3
 800450c:	9309      	str	r3, [sp, #36]	; 0x24
 800450e:	2200      	movs	r2, #0
 8004510:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004512:	1c59      	adds	r1, r3, #1
 8004514:	911d      	str	r1, [sp, #116]	; 0x74
 8004516:	785b      	ldrb	r3, [r3, #1]
 8004518:	4610      	mov	r0, r2
 800451a:	e7c9      	b.n	80044b0 <_strtod_l+0x1e8>
 800451c:	4638      	mov	r0, r7
 800451e:	e7d2      	b.n	80044c6 <_strtod_l+0x1fe>
 8004520:	2a08      	cmp	r2, #8
 8004522:	dc04      	bgt.n	800452e <_strtod_l+0x266>
 8004524:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004526:	434e      	muls	r6, r1
 8004528:	9609      	str	r6, [sp, #36]	; 0x24
 800452a:	3201      	adds	r2, #1
 800452c:	e7e2      	b.n	80044f4 <_strtod_l+0x22c>
 800452e:	f102 0c01 	add.w	ip, r2, #1
 8004532:	f1bc 0f10 	cmp.w	ip, #16
 8004536:	bfd8      	it	le
 8004538:	fb01 f909 	mulle.w	r9, r1, r9
 800453c:	e7f5      	b.n	800452a <_strtod_l+0x262>
 800453e:	2d10      	cmp	r5, #16
 8004540:	bfdc      	itt	le
 8004542:	220a      	movle	r2, #10
 8004544:	fb02 3909 	mlale	r9, r2, r9, r3
 8004548:	e7e1      	b.n	800450e <_strtod_l+0x246>
 800454a:	2300      	movs	r3, #0
 800454c:	9307      	str	r3, [sp, #28]
 800454e:	2201      	movs	r2, #1
 8004550:	e77c      	b.n	800444c <_strtod_l+0x184>
 8004552:	f04f 0c00 	mov.w	ip, #0
 8004556:	f108 0302 	add.w	r3, r8, #2
 800455a:	931d      	str	r3, [sp, #116]	; 0x74
 800455c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8004560:	e785      	b.n	800446e <_strtod_l+0x1a6>
 8004562:	f04f 0c01 	mov.w	ip, #1
 8004566:	e7f6      	b.n	8004556 <_strtod_l+0x28e>
 8004568:	08008908 	.word	0x08008908
 800456c:	080086b8 	.word	0x080086b8
 8004570:	7ff00000 	.word	0x7ff00000
 8004574:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004576:	1c59      	adds	r1, r3, #1
 8004578:	911d      	str	r1, [sp, #116]	; 0x74
 800457a:	785b      	ldrb	r3, [r3, #1]
 800457c:	2b30      	cmp	r3, #48	; 0x30
 800457e:	d0f9      	beq.n	8004574 <_strtod_l+0x2ac>
 8004580:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8004584:	2908      	cmp	r1, #8
 8004586:	f63f af79 	bhi.w	800447c <_strtod_l+0x1b4>
 800458a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800458e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004590:	9308      	str	r3, [sp, #32]
 8004592:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004594:	1c59      	adds	r1, r3, #1
 8004596:	911d      	str	r1, [sp, #116]	; 0x74
 8004598:	785b      	ldrb	r3, [r3, #1]
 800459a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800459e:	2e09      	cmp	r6, #9
 80045a0:	d937      	bls.n	8004612 <_strtod_l+0x34a>
 80045a2:	9e08      	ldr	r6, [sp, #32]
 80045a4:	1b89      	subs	r1, r1, r6
 80045a6:	2908      	cmp	r1, #8
 80045a8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80045ac:	dc02      	bgt.n	80045b4 <_strtod_l+0x2ec>
 80045ae:	4576      	cmp	r6, lr
 80045b0:	bfa8      	it	ge
 80045b2:	4676      	movge	r6, lr
 80045b4:	f1bc 0f00 	cmp.w	ip, #0
 80045b8:	d000      	beq.n	80045bc <_strtod_l+0x2f4>
 80045ba:	4276      	negs	r6, r6
 80045bc:	2d00      	cmp	r5, #0
 80045be:	d14f      	bne.n	8004660 <_strtod_l+0x398>
 80045c0:	9904      	ldr	r1, [sp, #16]
 80045c2:	4301      	orrs	r1, r0
 80045c4:	f47f aec2 	bne.w	800434c <_strtod_l+0x84>
 80045c8:	2a00      	cmp	r2, #0
 80045ca:	f47f aedb 	bne.w	8004384 <_strtod_l+0xbc>
 80045ce:	2b69      	cmp	r3, #105	; 0x69
 80045d0:	d027      	beq.n	8004622 <_strtod_l+0x35a>
 80045d2:	dc24      	bgt.n	800461e <_strtod_l+0x356>
 80045d4:	2b49      	cmp	r3, #73	; 0x49
 80045d6:	d024      	beq.n	8004622 <_strtod_l+0x35a>
 80045d8:	2b4e      	cmp	r3, #78	; 0x4e
 80045da:	f47f aed3 	bne.w	8004384 <_strtod_l+0xbc>
 80045de:	499e      	ldr	r1, [pc, #632]	; (8004858 <_strtod_l+0x590>)
 80045e0:	a81d      	add	r0, sp, #116	; 0x74
 80045e2:	f001 fe61 	bl	80062a8 <__match>
 80045e6:	2800      	cmp	r0, #0
 80045e8:	f43f aecc 	beq.w	8004384 <_strtod_l+0xbc>
 80045ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	2b28      	cmp	r3, #40	; 0x28
 80045f2:	d12d      	bne.n	8004650 <_strtod_l+0x388>
 80045f4:	4999      	ldr	r1, [pc, #612]	; (800485c <_strtod_l+0x594>)
 80045f6:	aa20      	add	r2, sp, #128	; 0x80
 80045f8:	a81d      	add	r0, sp, #116	; 0x74
 80045fa:	f001 fe69 	bl	80062d0 <__hexnan>
 80045fe:	2805      	cmp	r0, #5
 8004600:	d126      	bne.n	8004650 <_strtod_l+0x388>
 8004602:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004604:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8004608:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800460c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004610:	e69c      	b.n	800434c <_strtod_l+0x84>
 8004612:	210a      	movs	r1, #10
 8004614:	fb01 3e0e 	mla	lr, r1, lr, r3
 8004618:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800461c:	e7b9      	b.n	8004592 <_strtod_l+0x2ca>
 800461e:	2b6e      	cmp	r3, #110	; 0x6e
 8004620:	e7db      	b.n	80045da <_strtod_l+0x312>
 8004622:	498f      	ldr	r1, [pc, #572]	; (8004860 <_strtod_l+0x598>)
 8004624:	a81d      	add	r0, sp, #116	; 0x74
 8004626:	f001 fe3f 	bl	80062a8 <__match>
 800462a:	2800      	cmp	r0, #0
 800462c:	f43f aeaa 	beq.w	8004384 <_strtod_l+0xbc>
 8004630:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004632:	498c      	ldr	r1, [pc, #560]	; (8004864 <_strtod_l+0x59c>)
 8004634:	3b01      	subs	r3, #1
 8004636:	a81d      	add	r0, sp, #116	; 0x74
 8004638:	931d      	str	r3, [sp, #116]	; 0x74
 800463a:	f001 fe35 	bl	80062a8 <__match>
 800463e:	b910      	cbnz	r0, 8004646 <_strtod_l+0x37e>
 8004640:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004642:	3301      	adds	r3, #1
 8004644:	931d      	str	r3, [sp, #116]	; 0x74
 8004646:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8004874 <_strtod_l+0x5ac>
 800464a:	f04f 0a00 	mov.w	sl, #0
 800464e:	e67d      	b.n	800434c <_strtod_l+0x84>
 8004650:	4885      	ldr	r0, [pc, #532]	; (8004868 <_strtod_l+0x5a0>)
 8004652:	f003 f919 	bl	8007888 <nan>
 8004656:	ed8d 0b04 	vstr	d0, [sp, #16]
 800465a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800465e:	e675      	b.n	800434c <_strtod_l+0x84>
 8004660:	9b07      	ldr	r3, [sp, #28]
 8004662:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004664:	1af3      	subs	r3, r6, r3
 8004666:	2f00      	cmp	r7, #0
 8004668:	bf08      	it	eq
 800466a:	462f      	moveq	r7, r5
 800466c:	2d10      	cmp	r5, #16
 800466e:	9308      	str	r3, [sp, #32]
 8004670:	46a8      	mov	r8, r5
 8004672:	bfa8      	it	ge
 8004674:	f04f 0810 	movge.w	r8, #16
 8004678:	f7fb ff54 	bl	8000524 <__aeabi_ui2d>
 800467c:	2d09      	cmp	r5, #9
 800467e:	4682      	mov	sl, r0
 8004680:	468b      	mov	fp, r1
 8004682:	dd13      	ble.n	80046ac <_strtod_l+0x3e4>
 8004684:	4b79      	ldr	r3, [pc, #484]	; (800486c <_strtod_l+0x5a4>)
 8004686:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800468a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800468e:	f7fb ffc3 	bl	8000618 <__aeabi_dmul>
 8004692:	4682      	mov	sl, r0
 8004694:	4648      	mov	r0, r9
 8004696:	468b      	mov	fp, r1
 8004698:	f7fb ff44 	bl	8000524 <__aeabi_ui2d>
 800469c:	4602      	mov	r2, r0
 800469e:	460b      	mov	r3, r1
 80046a0:	4650      	mov	r0, sl
 80046a2:	4659      	mov	r1, fp
 80046a4:	f7fb fe02 	bl	80002ac <__adddf3>
 80046a8:	4682      	mov	sl, r0
 80046aa:	468b      	mov	fp, r1
 80046ac:	2d0f      	cmp	r5, #15
 80046ae:	dc38      	bgt.n	8004722 <_strtod_l+0x45a>
 80046b0:	9b08      	ldr	r3, [sp, #32]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f43f ae4a 	beq.w	800434c <_strtod_l+0x84>
 80046b8:	dd24      	ble.n	8004704 <_strtod_l+0x43c>
 80046ba:	2b16      	cmp	r3, #22
 80046bc:	dc0b      	bgt.n	80046d6 <_strtod_l+0x40e>
 80046be:	4d6b      	ldr	r5, [pc, #428]	; (800486c <_strtod_l+0x5a4>)
 80046c0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80046c4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80046c8:	4652      	mov	r2, sl
 80046ca:	465b      	mov	r3, fp
 80046cc:	f7fb ffa4 	bl	8000618 <__aeabi_dmul>
 80046d0:	4682      	mov	sl, r0
 80046d2:	468b      	mov	fp, r1
 80046d4:	e63a      	b.n	800434c <_strtod_l+0x84>
 80046d6:	9a08      	ldr	r2, [sp, #32]
 80046d8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80046dc:	4293      	cmp	r3, r2
 80046de:	db20      	blt.n	8004722 <_strtod_l+0x45a>
 80046e0:	4c62      	ldr	r4, [pc, #392]	; (800486c <_strtod_l+0x5a4>)
 80046e2:	f1c5 050f 	rsb	r5, r5, #15
 80046e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80046ea:	4652      	mov	r2, sl
 80046ec:	465b      	mov	r3, fp
 80046ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80046f2:	f7fb ff91 	bl	8000618 <__aeabi_dmul>
 80046f6:	9b08      	ldr	r3, [sp, #32]
 80046f8:	1b5d      	subs	r5, r3, r5
 80046fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80046fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004702:	e7e3      	b.n	80046cc <_strtod_l+0x404>
 8004704:	9b08      	ldr	r3, [sp, #32]
 8004706:	3316      	adds	r3, #22
 8004708:	db0b      	blt.n	8004722 <_strtod_l+0x45a>
 800470a:	9b07      	ldr	r3, [sp, #28]
 800470c:	4a57      	ldr	r2, [pc, #348]	; (800486c <_strtod_l+0x5a4>)
 800470e:	1b9e      	subs	r6, r3, r6
 8004710:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8004714:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004718:	4650      	mov	r0, sl
 800471a:	4659      	mov	r1, fp
 800471c:	f7fc f8a6 	bl	800086c <__aeabi_ddiv>
 8004720:	e7d6      	b.n	80046d0 <_strtod_l+0x408>
 8004722:	9b08      	ldr	r3, [sp, #32]
 8004724:	eba5 0808 	sub.w	r8, r5, r8
 8004728:	4498      	add	r8, r3
 800472a:	f1b8 0f00 	cmp.w	r8, #0
 800472e:	dd71      	ble.n	8004814 <_strtod_l+0x54c>
 8004730:	f018 030f 	ands.w	r3, r8, #15
 8004734:	d00a      	beq.n	800474c <_strtod_l+0x484>
 8004736:	494d      	ldr	r1, [pc, #308]	; (800486c <_strtod_l+0x5a4>)
 8004738:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800473c:	4652      	mov	r2, sl
 800473e:	465b      	mov	r3, fp
 8004740:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004744:	f7fb ff68 	bl	8000618 <__aeabi_dmul>
 8004748:	4682      	mov	sl, r0
 800474a:	468b      	mov	fp, r1
 800474c:	f038 080f 	bics.w	r8, r8, #15
 8004750:	d04d      	beq.n	80047ee <_strtod_l+0x526>
 8004752:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8004756:	dd22      	ble.n	800479e <_strtod_l+0x4d6>
 8004758:	2500      	movs	r5, #0
 800475a:	462e      	mov	r6, r5
 800475c:	9509      	str	r5, [sp, #36]	; 0x24
 800475e:	9507      	str	r5, [sp, #28]
 8004760:	2322      	movs	r3, #34	; 0x22
 8004762:	f8df b110 	ldr.w	fp, [pc, #272]	; 8004874 <_strtod_l+0x5ac>
 8004766:	6023      	str	r3, [r4, #0]
 8004768:	f04f 0a00 	mov.w	sl, #0
 800476c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800476e:	2b00      	cmp	r3, #0
 8004770:	f43f adec 	beq.w	800434c <_strtod_l+0x84>
 8004774:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004776:	4620      	mov	r0, r4
 8004778:	f001 fec4 	bl	8006504 <_Bfree>
 800477c:	9907      	ldr	r1, [sp, #28]
 800477e:	4620      	mov	r0, r4
 8004780:	f001 fec0 	bl	8006504 <_Bfree>
 8004784:	4631      	mov	r1, r6
 8004786:	4620      	mov	r0, r4
 8004788:	f001 febc 	bl	8006504 <_Bfree>
 800478c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800478e:	4620      	mov	r0, r4
 8004790:	f001 feb8 	bl	8006504 <_Bfree>
 8004794:	4629      	mov	r1, r5
 8004796:	4620      	mov	r0, r4
 8004798:	f001 feb4 	bl	8006504 <_Bfree>
 800479c:	e5d6      	b.n	800434c <_strtod_l+0x84>
 800479e:	2300      	movs	r3, #0
 80047a0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80047a4:	4650      	mov	r0, sl
 80047a6:	4659      	mov	r1, fp
 80047a8:	4699      	mov	r9, r3
 80047aa:	f1b8 0f01 	cmp.w	r8, #1
 80047ae:	dc21      	bgt.n	80047f4 <_strtod_l+0x52c>
 80047b0:	b10b      	cbz	r3, 80047b6 <_strtod_l+0x4ee>
 80047b2:	4682      	mov	sl, r0
 80047b4:	468b      	mov	fp, r1
 80047b6:	4b2e      	ldr	r3, [pc, #184]	; (8004870 <_strtod_l+0x5a8>)
 80047b8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80047bc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80047c0:	4652      	mov	r2, sl
 80047c2:	465b      	mov	r3, fp
 80047c4:	e9d9 0100 	ldrd	r0, r1, [r9]
 80047c8:	f7fb ff26 	bl	8000618 <__aeabi_dmul>
 80047cc:	4b29      	ldr	r3, [pc, #164]	; (8004874 <_strtod_l+0x5ac>)
 80047ce:	460a      	mov	r2, r1
 80047d0:	400b      	ands	r3, r1
 80047d2:	4929      	ldr	r1, [pc, #164]	; (8004878 <_strtod_l+0x5b0>)
 80047d4:	428b      	cmp	r3, r1
 80047d6:	4682      	mov	sl, r0
 80047d8:	d8be      	bhi.n	8004758 <_strtod_l+0x490>
 80047da:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80047de:	428b      	cmp	r3, r1
 80047e0:	bf86      	itte	hi
 80047e2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800487c <_strtod_l+0x5b4>
 80047e6:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80047ea:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80047ee:	2300      	movs	r3, #0
 80047f0:	9304      	str	r3, [sp, #16]
 80047f2:	e081      	b.n	80048f8 <_strtod_l+0x630>
 80047f4:	f018 0f01 	tst.w	r8, #1
 80047f8:	d007      	beq.n	800480a <_strtod_l+0x542>
 80047fa:	4b1d      	ldr	r3, [pc, #116]	; (8004870 <_strtod_l+0x5a8>)
 80047fc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8004800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004804:	f7fb ff08 	bl	8000618 <__aeabi_dmul>
 8004808:	2301      	movs	r3, #1
 800480a:	f109 0901 	add.w	r9, r9, #1
 800480e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004812:	e7ca      	b.n	80047aa <_strtod_l+0x4e2>
 8004814:	d0eb      	beq.n	80047ee <_strtod_l+0x526>
 8004816:	f1c8 0800 	rsb	r8, r8, #0
 800481a:	f018 020f 	ands.w	r2, r8, #15
 800481e:	d00a      	beq.n	8004836 <_strtod_l+0x56e>
 8004820:	4b12      	ldr	r3, [pc, #72]	; (800486c <_strtod_l+0x5a4>)
 8004822:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004826:	4650      	mov	r0, sl
 8004828:	4659      	mov	r1, fp
 800482a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482e:	f7fc f81d 	bl	800086c <__aeabi_ddiv>
 8004832:	4682      	mov	sl, r0
 8004834:	468b      	mov	fp, r1
 8004836:	ea5f 1828 	movs.w	r8, r8, asr #4
 800483a:	d0d8      	beq.n	80047ee <_strtod_l+0x526>
 800483c:	f1b8 0f1f 	cmp.w	r8, #31
 8004840:	dd1e      	ble.n	8004880 <_strtod_l+0x5b8>
 8004842:	2500      	movs	r5, #0
 8004844:	462e      	mov	r6, r5
 8004846:	9509      	str	r5, [sp, #36]	; 0x24
 8004848:	9507      	str	r5, [sp, #28]
 800484a:	2322      	movs	r3, #34	; 0x22
 800484c:	f04f 0a00 	mov.w	sl, #0
 8004850:	f04f 0b00 	mov.w	fp, #0
 8004854:	6023      	str	r3, [r4, #0]
 8004856:	e789      	b.n	800476c <_strtod_l+0x4a4>
 8004858:	0800868d 	.word	0x0800868d
 800485c:	080086cc 	.word	0x080086cc
 8004860:	08008685 	.word	0x08008685
 8004864:	0800880c 	.word	0x0800880c
 8004868:	08008ae3 	.word	0x08008ae3
 800486c:	080089a8 	.word	0x080089a8
 8004870:	08008980 	.word	0x08008980
 8004874:	7ff00000 	.word	0x7ff00000
 8004878:	7ca00000 	.word	0x7ca00000
 800487c:	7fefffff 	.word	0x7fefffff
 8004880:	f018 0310 	ands.w	r3, r8, #16
 8004884:	bf18      	it	ne
 8004886:	236a      	movne	r3, #106	; 0x6a
 8004888:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8004c40 <_strtod_l+0x978>
 800488c:	9304      	str	r3, [sp, #16]
 800488e:	4650      	mov	r0, sl
 8004890:	4659      	mov	r1, fp
 8004892:	2300      	movs	r3, #0
 8004894:	f018 0f01 	tst.w	r8, #1
 8004898:	d004      	beq.n	80048a4 <_strtod_l+0x5dc>
 800489a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800489e:	f7fb febb 	bl	8000618 <__aeabi_dmul>
 80048a2:	2301      	movs	r3, #1
 80048a4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80048a8:	f109 0908 	add.w	r9, r9, #8
 80048ac:	d1f2      	bne.n	8004894 <_strtod_l+0x5cc>
 80048ae:	b10b      	cbz	r3, 80048b4 <_strtod_l+0x5ec>
 80048b0:	4682      	mov	sl, r0
 80048b2:	468b      	mov	fp, r1
 80048b4:	9b04      	ldr	r3, [sp, #16]
 80048b6:	b1bb      	cbz	r3, 80048e8 <_strtod_l+0x620>
 80048b8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80048bc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	4659      	mov	r1, fp
 80048c4:	dd10      	ble.n	80048e8 <_strtod_l+0x620>
 80048c6:	2b1f      	cmp	r3, #31
 80048c8:	f340 8128 	ble.w	8004b1c <_strtod_l+0x854>
 80048cc:	2b34      	cmp	r3, #52	; 0x34
 80048ce:	bfde      	ittt	le
 80048d0:	3b20      	suble	r3, #32
 80048d2:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80048d6:	fa02 f303 	lslle.w	r3, r2, r3
 80048da:	f04f 0a00 	mov.w	sl, #0
 80048de:	bfcc      	ite	gt
 80048e0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80048e4:	ea03 0b01 	andle.w	fp, r3, r1
 80048e8:	2200      	movs	r2, #0
 80048ea:	2300      	movs	r3, #0
 80048ec:	4650      	mov	r0, sl
 80048ee:	4659      	mov	r1, fp
 80048f0:	f7fc f8fa 	bl	8000ae8 <__aeabi_dcmpeq>
 80048f4:	2800      	cmp	r0, #0
 80048f6:	d1a4      	bne.n	8004842 <_strtod_l+0x57a>
 80048f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048fa:	9300      	str	r3, [sp, #0]
 80048fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80048fe:	462b      	mov	r3, r5
 8004900:	463a      	mov	r2, r7
 8004902:	4620      	mov	r0, r4
 8004904:	f001 fe6a 	bl	80065dc <__s2b>
 8004908:	9009      	str	r0, [sp, #36]	; 0x24
 800490a:	2800      	cmp	r0, #0
 800490c:	f43f af24 	beq.w	8004758 <_strtod_l+0x490>
 8004910:	9b07      	ldr	r3, [sp, #28]
 8004912:	1b9e      	subs	r6, r3, r6
 8004914:	9b08      	ldr	r3, [sp, #32]
 8004916:	2b00      	cmp	r3, #0
 8004918:	bfb4      	ite	lt
 800491a:	4633      	movlt	r3, r6
 800491c:	2300      	movge	r3, #0
 800491e:	9310      	str	r3, [sp, #64]	; 0x40
 8004920:	9b08      	ldr	r3, [sp, #32]
 8004922:	2500      	movs	r5, #0
 8004924:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004928:	9318      	str	r3, [sp, #96]	; 0x60
 800492a:	462e      	mov	r6, r5
 800492c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800492e:	4620      	mov	r0, r4
 8004930:	6859      	ldr	r1, [r3, #4]
 8004932:	f001 fda7 	bl	8006484 <_Balloc>
 8004936:	9007      	str	r0, [sp, #28]
 8004938:	2800      	cmp	r0, #0
 800493a:	f43f af11 	beq.w	8004760 <_strtod_l+0x498>
 800493e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004940:	691a      	ldr	r2, [r3, #16]
 8004942:	3202      	adds	r2, #2
 8004944:	f103 010c 	add.w	r1, r3, #12
 8004948:	0092      	lsls	r2, r2, #2
 800494a:	300c      	adds	r0, #12
 800494c:	f001 fd8c 	bl	8006468 <memcpy>
 8004950:	ec4b ab10 	vmov	d0, sl, fp
 8004954:	aa20      	add	r2, sp, #128	; 0x80
 8004956:	a91f      	add	r1, sp, #124	; 0x7c
 8004958:	4620      	mov	r0, r4
 800495a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800495e:	f002 f979 	bl	8006c54 <__d2b>
 8004962:	901e      	str	r0, [sp, #120]	; 0x78
 8004964:	2800      	cmp	r0, #0
 8004966:	f43f aefb 	beq.w	8004760 <_strtod_l+0x498>
 800496a:	2101      	movs	r1, #1
 800496c:	4620      	mov	r0, r4
 800496e:	f001 fecf 	bl	8006710 <__i2b>
 8004972:	4606      	mov	r6, r0
 8004974:	2800      	cmp	r0, #0
 8004976:	f43f aef3 	beq.w	8004760 <_strtod_l+0x498>
 800497a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800497c:	9904      	ldr	r1, [sp, #16]
 800497e:	2b00      	cmp	r3, #0
 8004980:	bfab      	itete	ge
 8004982:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8004984:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8004986:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8004988:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800498c:	bfac      	ite	ge
 800498e:	eb03 0902 	addge.w	r9, r3, r2
 8004992:	1ad7      	sublt	r7, r2, r3
 8004994:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004996:	eba3 0801 	sub.w	r8, r3, r1
 800499a:	4490      	add	r8, r2
 800499c:	4ba3      	ldr	r3, [pc, #652]	; (8004c2c <_strtod_l+0x964>)
 800499e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80049a2:	4598      	cmp	r8, r3
 80049a4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80049a8:	f280 80cc 	bge.w	8004b44 <_strtod_l+0x87c>
 80049ac:	eba3 0308 	sub.w	r3, r3, r8
 80049b0:	2b1f      	cmp	r3, #31
 80049b2:	eba2 0203 	sub.w	r2, r2, r3
 80049b6:	f04f 0101 	mov.w	r1, #1
 80049ba:	f300 80b6 	bgt.w	8004b2a <_strtod_l+0x862>
 80049be:	fa01 f303 	lsl.w	r3, r1, r3
 80049c2:	9311      	str	r3, [sp, #68]	; 0x44
 80049c4:	2300      	movs	r3, #0
 80049c6:	930c      	str	r3, [sp, #48]	; 0x30
 80049c8:	eb09 0802 	add.w	r8, r9, r2
 80049cc:	9b04      	ldr	r3, [sp, #16]
 80049ce:	45c1      	cmp	r9, r8
 80049d0:	4417      	add	r7, r2
 80049d2:	441f      	add	r7, r3
 80049d4:	464b      	mov	r3, r9
 80049d6:	bfa8      	it	ge
 80049d8:	4643      	movge	r3, r8
 80049da:	42bb      	cmp	r3, r7
 80049dc:	bfa8      	it	ge
 80049de:	463b      	movge	r3, r7
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	bfc2      	ittt	gt
 80049e4:	eba8 0803 	subgt.w	r8, r8, r3
 80049e8:	1aff      	subgt	r7, r7, r3
 80049ea:	eba9 0903 	subgt.w	r9, r9, r3
 80049ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	dd17      	ble.n	8004a24 <_strtod_l+0x75c>
 80049f4:	4631      	mov	r1, r6
 80049f6:	461a      	mov	r2, r3
 80049f8:	4620      	mov	r0, r4
 80049fa:	f001 ff45 	bl	8006888 <__pow5mult>
 80049fe:	4606      	mov	r6, r0
 8004a00:	2800      	cmp	r0, #0
 8004a02:	f43f aead 	beq.w	8004760 <_strtod_l+0x498>
 8004a06:	4601      	mov	r1, r0
 8004a08:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004a0a:	4620      	mov	r0, r4
 8004a0c:	f001 fe96 	bl	800673c <__multiply>
 8004a10:	900f      	str	r0, [sp, #60]	; 0x3c
 8004a12:	2800      	cmp	r0, #0
 8004a14:	f43f aea4 	beq.w	8004760 <_strtod_l+0x498>
 8004a18:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004a1a:	4620      	mov	r0, r4
 8004a1c:	f001 fd72 	bl	8006504 <_Bfree>
 8004a20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a22:	931e      	str	r3, [sp, #120]	; 0x78
 8004a24:	f1b8 0f00 	cmp.w	r8, #0
 8004a28:	f300 8091 	bgt.w	8004b4e <_strtod_l+0x886>
 8004a2c:	9b08      	ldr	r3, [sp, #32]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	dd08      	ble.n	8004a44 <_strtod_l+0x77c>
 8004a32:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004a34:	9907      	ldr	r1, [sp, #28]
 8004a36:	4620      	mov	r0, r4
 8004a38:	f001 ff26 	bl	8006888 <__pow5mult>
 8004a3c:	9007      	str	r0, [sp, #28]
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	f43f ae8e 	beq.w	8004760 <_strtod_l+0x498>
 8004a44:	2f00      	cmp	r7, #0
 8004a46:	dd08      	ble.n	8004a5a <_strtod_l+0x792>
 8004a48:	9907      	ldr	r1, [sp, #28]
 8004a4a:	463a      	mov	r2, r7
 8004a4c:	4620      	mov	r0, r4
 8004a4e:	f001 ff75 	bl	800693c <__lshift>
 8004a52:	9007      	str	r0, [sp, #28]
 8004a54:	2800      	cmp	r0, #0
 8004a56:	f43f ae83 	beq.w	8004760 <_strtod_l+0x498>
 8004a5a:	f1b9 0f00 	cmp.w	r9, #0
 8004a5e:	dd08      	ble.n	8004a72 <_strtod_l+0x7aa>
 8004a60:	4631      	mov	r1, r6
 8004a62:	464a      	mov	r2, r9
 8004a64:	4620      	mov	r0, r4
 8004a66:	f001 ff69 	bl	800693c <__lshift>
 8004a6a:	4606      	mov	r6, r0
 8004a6c:	2800      	cmp	r0, #0
 8004a6e:	f43f ae77 	beq.w	8004760 <_strtod_l+0x498>
 8004a72:	9a07      	ldr	r2, [sp, #28]
 8004a74:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004a76:	4620      	mov	r0, r4
 8004a78:	f001 ffe8 	bl	8006a4c <__mdiff>
 8004a7c:	4605      	mov	r5, r0
 8004a7e:	2800      	cmp	r0, #0
 8004a80:	f43f ae6e 	beq.w	8004760 <_strtod_l+0x498>
 8004a84:	68c3      	ldr	r3, [r0, #12]
 8004a86:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a88:	2300      	movs	r3, #0
 8004a8a:	60c3      	str	r3, [r0, #12]
 8004a8c:	4631      	mov	r1, r6
 8004a8e:	f001 ffc1 	bl	8006a14 <__mcmp>
 8004a92:	2800      	cmp	r0, #0
 8004a94:	da65      	bge.n	8004b62 <_strtod_l+0x89a>
 8004a96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a98:	ea53 030a 	orrs.w	r3, r3, sl
 8004a9c:	f040 8087 	bne.w	8004bae <_strtod_l+0x8e6>
 8004aa0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f040 8082 	bne.w	8004bae <_strtod_l+0x8e6>
 8004aaa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004aae:	0d1b      	lsrs	r3, r3, #20
 8004ab0:	051b      	lsls	r3, r3, #20
 8004ab2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004ab6:	d97a      	bls.n	8004bae <_strtod_l+0x8e6>
 8004ab8:	696b      	ldr	r3, [r5, #20]
 8004aba:	b913      	cbnz	r3, 8004ac2 <_strtod_l+0x7fa>
 8004abc:	692b      	ldr	r3, [r5, #16]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	dd75      	ble.n	8004bae <_strtod_l+0x8e6>
 8004ac2:	4629      	mov	r1, r5
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	f001 ff38 	bl	800693c <__lshift>
 8004acc:	4631      	mov	r1, r6
 8004ace:	4605      	mov	r5, r0
 8004ad0:	f001 ffa0 	bl	8006a14 <__mcmp>
 8004ad4:	2800      	cmp	r0, #0
 8004ad6:	dd6a      	ble.n	8004bae <_strtod_l+0x8e6>
 8004ad8:	9904      	ldr	r1, [sp, #16]
 8004ada:	4a55      	ldr	r2, [pc, #340]	; (8004c30 <_strtod_l+0x968>)
 8004adc:	465b      	mov	r3, fp
 8004ade:	2900      	cmp	r1, #0
 8004ae0:	f000 8085 	beq.w	8004bee <_strtod_l+0x926>
 8004ae4:	ea02 010b 	and.w	r1, r2, fp
 8004ae8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004aec:	dc7f      	bgt.n	8004bee <_strtod_l+0x926>
 8004aee:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004af2:	f77f aeaa 	ble.w	800484a <_strtod_l+0x582>
 8004af6:	4a4f      	ldr	r2, [pc, #316]	; (8004c34 <_strtod_l+0x96c>)
 8004af8:	2300      	movs	r3, #0
 8004afa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8004afe:	4650      	mov	r0, sl
 8004b00:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8004b04:	4659      	mov	r1, fp
 8004b06:	f7fb fd87 	bl	8000618 <__aeabi_dmul>
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	4303      	orrs	r3, r0
 8004b0e:	bf08      	it	eq
 8004b10:	2322      	moveq	r3, #34	; 0x22
 8004b12:	4682      	mov	sl, r0
 8004b14:	468b      	mov	fp, r1
 8004b16:	bf08      	it	eq
 8004b18:	6023      	streq	r3, [r4, #0]
 8004b1a:	e62b      	b.n	8004774 <_strtod_l+0x4ac>
 8004b1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b20:	fa02 f303 	lsl.w	r3, r2, r3
 8004b24:	ea03 0a0a 	and.w	sl, r3, sl
 8004b28:	e6de      	b.n	80048e8 <_strtod_l+0x620>
 8004b2a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8004b2e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8004b32:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8004b36:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8004b3a:	fa01 f308 	lsl.w	r3, r1, r8
 8004b3e:	930c      	str	r3, [sp, #48]	; 0x30
 8004b40:	9111      	str	r1, [sp, #68]	; 0x44
 8004b42:	e741      	b.n	80049c8 <_strtod_l+0x700>
 8004b44:	2300      	movs	r3, #0
 8004b46:	930c      	str	r3, [sp, #48]	; 0x30
 8004b48:	2301      	movs	r3, #1
 8004b4a:	9311      	str	r3, [sp, #68]	; 0x44
 8004b4c:	e73c      	b.n	80049c8 <_strtod_l+0x700>
 8004b4e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004b50:	4642      	mov	r2, r8
 8004b52:	4620      	mov	r0, r4
 8004b54:	f001 fef2 	bl	800693c <__lshift>
 8004b58:	901e      	str	r0, [sp, #120]	; 0x78
 8004b5a:	2800      	cmp	r0, #0
 8004b5c:	f47f af66 	bne.w	8004a2c <_strtod_l+0x764>
 8004b60:	e5fe      	b.n	8004760 <_strtod_l+0x498>
 8004b62:	465f      	mov	r7, fp
 8004b64:	d16e      	bne.n	8004c44 <_strtod_l+0x97c>
 8004b66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004b68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004b6c:	b342      	cbz	r2, 8004bc0 <_strtod_l+0x8f8>
 8004b6e:	4a32      	ldr	r2, [pc, #200]	; (8004c38 <_strtod_l+0x970>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d128      	bne.n	8004bc6 <_strtod_l+0x8fe>
 8004b74:	9b04      	ldr	r3, [sp, #16]
 8004b76:	4650      	mov	r0, sl
 8004b78:	b1eb      	cbz	r3, 8004bb6 <_strtod_l+0x8ee>
 8004b7a:	4a2d      	ldr	r2, [pc, #180]	; (8004c30 <_strtod_l+0x968>)
 8004b7c:	403a      	ands	r2, r7
 8004b7e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004b82:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004b86:	d819      	bhi.n	8004bbc <_strtod_l+0x8f4>
 8004b88:	0d12      	lsrs	r2, r2, #20
 8004b8a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b92:	4298      	cmp	r0, r3
 8004b94:	d117      	bne.n	8004bc6 <_strtod_l+0x8fe>
 8004b96:	4b29      	ldr	r3, [pc, #164]	; (8004c3c <_strtod_l+0x974>)
 8004b98:	429f      	cmp	r7, r3
 8004b9a:	d102      	bne.n	8004ba2 <_strtod_l+0x8da>
 8004b9c:	3001      	adds	r0, #1
 8004b9e:	f43f addf 	beq.w	8004760 <_strtod_l+0x498>
 8004ba2:	4b23      	ldr	r3, [pc, #140]	; (8004c30 <_strtod_l+0x968>)
 8004ba4:	403b      	ands	r3, r7
 8004ba6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8004baa:	f04f 0a00 	mov.w	sl, #0
 8004bae:	9b04      	ldr	r3, [sp, #16]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d1a0      	bne.n	8004af6 <_strtod_l+0x82e>
 8004bb4:	e5de      	b.n	8004774 <_strtod_l+0x4ac>
 8004bb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004bba:	e7ea      	b.n	8004b92 <_strtod_l+0x8ca>
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	e7e8      	b.n	8004b92 <_strtod_l+0x8ca>
 8004bc0:	ea53 030a 	orrs.w	r3, r3, sl
 8004bc4:	d088      	beq.n	8004ad8 <_strtod_l+0x810>
 8004bc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004bc8:	b1db      	cbz	r3, 8004c02 <_strtod_l+0x93a>
 8004bca:	423b      	tst	r3, r7
 8004bcc:	d0ef      	beq.n	8004bae <_strtod_l+0x8e6>
 8004bce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004bd0:	9a04      	ldr	r2, [sp, #16]
 8004bd2:	4650      	mov	r0, sl
 8004bd4:	4659      	mov	r1, fp
 8004bd6:	b1c3      	cbz	r3, 8004c0a <_strtod_l+0x942>
 8004bd8:	f7ff fb59 	bl	800428e <sulp>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	460b      	mov	r3, r1
 8004be0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004be4:	f7fb fb62 	bl	80002ac <__adddf3>
 8004be8:	4682      	mov	sl, r0
 8004bea:	468b      	mov	fp, r1
 8004bec:	e7df      	b.n	8004bae <_strtod_l+0x8e6>
 8004bee:	4013      	ands	r3, r2
 8004bf0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004bf4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8004bf8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004bfc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8004c00:	e7d5      	b.n	8004bae <_strtod_l+0x8e6>
 8004c02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004c04:	ea13 0f0a 	tst.w	r3, sl
 8004c08:	e7e0      	b.n	8004bcc <_strtod_l+0x904>
 8004c0a:	f7ff fb40 	bl	800428e <sulp>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	460b      	mov	r3, r1
 8004c12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004c16:	f7fb fb47 	bl	80002a8 <__aeabi_dsub>
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	4682      	mov	sl, r0
 8004c20:	468b      	mov	fp, r1
 8004c22:	f7fb ff61 	bl	8000ae8 <__aeabi_dcmpeq>
 8004c26:	2800      	cmp	r0, #0
 8004c28:	d0c1      	beq.n	8004bae <_strtod_l+0x8e6>
 8004c2a:	e60e      	b.n	800484a <_strtod_l+0x582>
 8004c2c:	fffffc02 	.word	0xfffffc02
 8004c30:	7ff00000 	.word	0x7ff00000
 8004c34:	39500000 	.word	0x39500000
 8004c38:	000fffff 	.word	0x000fffff
 8004c3c:	7fefffff 	.word	0x7fefffff
 8004c40:	080086e0 	.word	0x080086e0
 8004c44:	4631      	mov	r1, r6
 8004c46:	4628      	mov	r0, r5
 8004c48:	f002 f860 	bl	8006d0c <__ratio>
 8004c4c:	ec59 8b10 	vmov	r8, r9, d0
 8004c50:	ee10 0a10 	vmov	r0, s0
 8004c54:	2200      	movs	r2, #0
 8004c56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004c5a:	4649      	mov	r1, r9
 8004c5c:	f7fb ff58 	bl	8000b10 <__aeabi_dcmple>
 8004c60:	2800      	cmp	r0, #0
 8004c62:	d07c      	beq.n	8004d5e <_strtod_l+0xa96>
 8004c64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d04c      	beq.n	8004d04 <_strtod_l+0xa3c>
 8004c6a:	4b95      	ldr	r3, [pc, #596]	; (8004ec0 <_strtod_l+0xbf8>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004c72:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8004ec0 <_strtod_l+0xbf8>
 8004c76:	f04f 0800 	mov.w	r8, #0
 8004c7a:	4b92      	ldr	r3, [pc, #584]	; (8004ec4 <_strtod_l+0xbfc>)
 8004c7c:	403b      	ands	r3, r7
 8004c7e:	9311      	str	r3, [sp, #68]	; 0x44
 8004c80:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004c82:	4b91      	ldr	r3, [pc, #580]	; (8004ec8 <_strtod_l+0xc00>)
 8004c84:	429a      	cmp	r2, r3
 8004c86:	f040 80b2 	bne.w	8004dee <_strtod_l+0xb26>
 8004c8a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004c8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c92:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8004c96:	ec4b ab10 	vmov	d0, sl, fp
 8004c9a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8004c9e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004ca2:	f001 ff5b 	bl	8006b5c <__ulp>
 8004ca6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004caa:	ec53 2b10 	vmov	r2, r3, d0
 8004cae:	f7fb fcb3 	bl	8000618 <__aeabi_dmul>
 8004cb2:	4652      	mov	r2, sl
 8004cb4:	465b      	mov	r3, fp
 8004cb6:	f7fb faf9 	bl	80002ac <__adddf3>
 8004cba:	460b      	mov	r3, r1
 8004cbc:	4981      	ldr	r1, [pc, #516]	; (8004ec4 <_strtod_l+0xbfc>)
 8004cbe:	4a83      	ldr	r2, [pc, #524]	; (8004ecc <_strtod_l+0xc04>)
 8004cc0:	4019      	ands	r1, r3
 8004cc2:	4291      	cmp	r1, r2
 8004cc4:	4682      	mov	sl, r0
 8004cc6:	d95e      	bls.n	8004d86 <_strtod_l+0xabe>
 8004cc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cca:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d103      	bne.n	8004cda <_strtod_l+0xa12>
 8004cd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	f43f ad43 	beq.w	8004760 <_strtod_l+0x498>
 8004cda:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8004ed8 <_strtod_l+0xc10>
 8004cde:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8004ce2:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004ce4:	4620      	mov	r0, r4
 8004ce6:	f001 fc0d 	bl	8006504 <_Bfree>
 8004cea:	9907      	ldr	r1, [sp, #28]
 8004cec:	4620      	mov	r0, r4
 8004cee:	f001 fc09 	bl	8006504 <_Bfree>
 8004cf2:	4631      	mov	r1, r6
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	f001 fc05 	bl	8006504 <_Bfree>
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	4620      	mov	r0, r4
 8004cfe:	f001 fc01 	bl	8006504 <_Bfree>
 8004d02:	e613      	b.n	800492c <_strtod_l+0x664>
 8004d04:	f1ba 0f00 	cmp.w	sl, #0
 8004d08:	d11b      	bne.n	8004d42 <_strtod_l+0xa7a>
 8004d0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004d0e:	b9f3      	cbnz	r3, 8004d4e <_strtod_l+0xa86>
 8004d10:	4b6b      	ldr	r3, [pc, #428]	; (8004ec0 <_strtod_l+0xbf8>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	4640      	mov	r0, r8
 8004d16:	4649      	mov	r1, r9
 8004d18:	f7fb fef0 	bl	8000afc <__aeabi_dcmplt>
 8004d1c:	b9d0      	cbnz	r0, 8004d54 <_strtod_l+0xa8c>
 8004d1e:	4640      	mov	r0, r8
 8004d20:	4649      	mov	r1, r9
 8004d22:	4b6b      	ldr	r3, [pc, #428]	; (8004ed0 <_strtod_l+0xc08>)
 8004d24:	2200      	movs	r2, #0
 8004d26:	f7fb fc77 	bl	8000618 <__aeabi_dmul>
 8004d2a:	4680      	mov	r8, r0
 8004d2c:	4689      	mov	r9, r1
 8004d2e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004d32:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8004d36:	931b      	str	r3, [sp, #108]	; 0x6c
 8004d38:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8004d3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004d40:	e79b      	b.n	8004c7a <_strtod_l+0x9b2>
 8004d42:	f1ba 0f01 	cmp.w	sl, #1
 8004d46:	d102      	bne.n	8004d4e <_strtod_l+0xa86>
 8004d48:	2f00      	cmp	r7, #0
 8004d4a:	f43f ad7e 	beq.w	800484a <_strtod_l+0x582>
 8004d4e:	4b61      	ldr	r3, [pc, #388]	; (8004ed4 <_strtod_l+0xc0c>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	e78c      	b.n	8004c6e <_strtod_l+0x9a6>
 8004d54:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004ed0 <_strtod_l+0xc08>
 8004d58:	f04f 0800 	mov.w	r8, #0
 8004d5c:	e7e7      	b.n	8004d2e <_strtod_l+0xa66>
 8004d5e:	4b5c      	ldr	r3, [pc, #368]	; (8004ed0 <_strtod_l+0xc08>)
 8004d60:	4640      	mov	r0, r8
 8004d62:	4649      	mov	r1, r9
 8004d64:	2200      	movs	r2, #0
 8004d66:	f7fb fc57 	bl	8000618 <__aeabi_dmul>
 8004d6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d6c:	4680      	mov	r8, r0
 8004d6e:	4689      	mov	r9, r1
 8004d70:	b933      	cbnz	r3, 8004d80 <_strtod_l+0xab8>
 8004d72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004d76:	9012      	str	r0, [sp, #72]	; 0x48
 8004d78:	9313      	str	r3, [sp, #76]	; 0x4c
 8004d7a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8004d7e:	e7dd      	b.n	8004d3c <_strtod_l+0xa74>
 8004d80:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8004d84:	e7f9      	b.n	8004d7a <_strtod_l+0xab2>
 8004d86:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8004d8a:	9b04      	ldr	r3, [sp, #16]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d1a8      	bne.n	8004ce2 <_strtod_l+0xa1a>
 8004d90:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004d94:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004d96:	0d1b      	lsrs	r3, r3, #20
 8004d98:	051b      	lsls	r3, r3, #20
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d1a1      	bne.n	8004ce2 <_strtod_l+0xa1a>
 8004d9e:	4640      	mov	r0, r8
 8004da0:	4649      	mov	r1, r9
 8004da2:	f7fb ff99 	bl	8000cd8 <__aeabi_d2lz>
 8004da6:	f7fb fc09 	bl	80005bc <__aeabi_l2d>
 8004daa:	4602      	mov	r2, r0
 8004dac:	460b      	mov	r3, r1
 8004dae:	4640      	mov	r0, r8
 8004db0:	4649      	mov	r1, r9
 8004db2:	f7fb fa79 	bl	80002a8 <__aeabi_dsub>
 8004db6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004db8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004dbc:	ea43 030a 	orr.w	r3, r3, sl
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	4680      	mov	r8, r0
 8004dc4:	4689      	mov	r9, r1
 8004dc6:	d053      	beq.n	8004e70 <_strtod_l+0xba8>
 8004dc8:	a335      	add	r3, pc, #212	; (adr r3, 8004ea0 <_strtod_l+0xbd8>)
 8004dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dce:	f7fb fe95 	bl	8000afc <__aeabi_dcmplt>
 8004dd2:	2800      	cmp	r0, #0
 8004dd4:	f47f acce 	bne.w	8004774 <_strtod_l+0x4ac>
 8004dd8:	a333      	add	r3, pc, #204	; (adr r3, 8004ea8 <_strtod_l+0xbe0>)
 8004dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dde:	4640      	mov	r0, r8
 8004de0:	4649      	mov	r1, r9
 8004de2:	f7fb fea9 	bl	8000b38 <__aeabi_dcmpgt>
 8004de6:	2800      	cmp	r0, #0
 8004de8:	f43f af7b 	beq.w	8004ce2 <_strtod_l+0xa1a>
 8004dec:	e4c2      	b.n	8004774 <_strtod_l+0x4ac>
 8004dee:	9b04      	ldr	r3, [sp, #16]
 8004df0:	b333      	cbz	r3, 8004e40 <_strtod_l+0xb78>
 8004df2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004df4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004df8:	d822      	bhi.n	8004e40 <_strtod_l+0xb78>
 8004dfa:	a32d      	add	r3, pc, #180	; (adr r3, 8004eb0 <_strtod_l+0xbe8>)
 8004dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e00:	4640      	mov	r0, r8
 8004e02:	4649      	mov	r1, r9
 8004e04:	f7fb fe84 	bl	8000b10 <__aeabi_dcmple>
 8004e08:	b1a0      	cbz	r0, 8004e34 <_strtod_l+0xb6c>
 8004e0a:	4649      	mov	r1, r9
 8004e0c:	4640      	mov	r0, r8
 8004e0e:	f7fb fedb 	bl	8000bc8 <__aeabi_d2uiz>
 8004e12:	2801      	cmp	r0, #1
 8004e14:	bf38      	it	cc
 8004e16:	2001      	movcc	r0, #1
 8004e18:	f7fb fb84 	bl	8000524 <__aeabi_ui2d>
 8004e1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e1e:	4680      	mov	r8, r0
 8004e20:	4689      	mov	r9, r1
 8004e22:	bb13      	cbnz	r3, 8004e6a <_strtod_l+0xba2>
 8004e24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004e28:	9014      	str	r0, [sp, #80]	; 0x50
 8004e2a:	9315      	str	r3, [sp, #84]	; 0x54
 8004e2c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8004e30:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004e34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e36:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004e38:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8004e3c:	1a9b      	subs	r3, r3, r2
 8004e3e:	930d      	str	r3, [sp, #52]	; 0x34
 8004e40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e44:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004e48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004e4c:	f001 fe86 	bl	8006b5c <__ulp>
 8004e50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e54:	ec53 2b10 	vmov	r2, r3, d0
 8004e58:	f7fb fbde 	bl	8000618 <__aeabi_dmul>
 8004e5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004e60:	f7fb fa24 	bl	80002ac <__adddf3>
 8004e64:	4682      	mov	sl, r0
 8004e66:	468b      	mov	fp, r1
 8004e68:	e78f      	b.n	8004d8a <_strtod_l+0xac2>
 8004e6a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8004e6e:	e7dd      	b.n	8004e2c <_strtod_l+0xb64>
 8004e70:	a311      	add	r3, pc, #68	; (adr r3, 8004eb8 <_strtod_l+0xbf0>)
 8004e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e76:	f7fb fe41 	bl	8000afc <__aeabi_dcmplt>
 8004e7a:	e7b4      	b.n	8004de6 <_strtod_l+0xb1e>
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	930e      	str	r3, [sp, #56]	; 0x38
 8004e80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004e82:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e84:	6013      	str	r3, [r2, #0]
 8004e86:	f7ff ba65 	b.w	8004354 <_strtod_l+0x8c>
 8004e8a:	2b65      	cmp	r3, #101	; 0x65
 8004e8c:	f43f ab5d 	beq.w	800454a <_strtod_l+0x282>
 8004e90:	2b45      	cmp	r3, #69	; 0x45
 8004e92:	f43f ab5a 	beq.w	800454a <_strtod_l+0x282>
 8004e96:	2201      	movs	r2, #1
 8004e98:	f7ff bb92 	b.w	80045c0 <_strtod_l+0x2f8>
 8004e9c:	f3af 8000 	nop.w
 8004ea0:	94a03595 	.word	0x94a03595
 8004ea4:	3fdfffff 	.word	0x3fdfffff
 8004ea8:	35afe535 	.word	0x35afe535
 8004eac:	3fe00000 	.word	0x3fe00000
 8004eb0:	ffc00000 	.word	0xffc00000
 8004eb4:	41dfffff 	.word	0x41dfffff
 8004eb8:	94a03595 	.word	0x94a03595
 8004ebc:	3fcfffff 	.word	0x3fcfffff
 8004ec0:	3ff00000 	.word	0x3ff00000
 8004ec4:	7ff00000 	.word	0x7ff00000
 8004ec8:	7fe00000 	.word	0x7fe00000
 8004ecc:	7c9fffff 	.word	0x7c9fffff
 8004ed0:	3fe00000 	.word	0x3fe00000
 8004ed4:	bff00000 	.word	0xbff00000
 8004ed8:	7fefffff 	.word	0x7fefffff

08004edc <_strtod_r>:
 8004edc:	4b01      	ldr	r3, [pc, #4]	; (8004ee4 <_strtod_r+0x8>)
 8004ede:	f7ff b9f3 	b.w	80042c8 <_strtod_l>
 8004ee2:	bf00      	nop
 8004ee4:	20000078 	.word	0x20000078

08004ee8 <_strtol_l.isra.0>:
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eee:	d001      	beq.n	8004ef4 <_strtol_l.isra.0+0xc>
 8004ef0:	2b24      	cmp	r3, #36	; 0x24
 8004ef2:	d906      	bls.n	8004f02 <_strtol_l.isra.0+0x1a>
 8004ef4:	f7fe fa54 	bl	80033a0 <__errno>
 8004ef8:	2316      	movs	r3, #22
 8004efa:	6003      	str	r3, [r0, #0]
 8004efc:	2000      	movs	r0, #0
 8004efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f02:	4f3a      	ldr	r7, [pc, #232]	; (8004fec <_strtol_l.isra.0+0x104>)
 8004f04:	468e      	mov	lr, r1
 8004f06:	4676      	mov	r6, lr
 8004f08:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8004f0c:	5de5      	ldrb	r5, [r4, r7]
 8004f0e:	f015 0508 	ands.w	r5, r5, #8
 8004f12:	d1f8      	bne.n	8004f06 <_strtol_l.isra.0+0x1e>
 8004f14:	2c2d      	cmp	r4, #45	; 0x2d
 8004f16:	d134      	bne.n	8004f82 <_strtol_l.isra.0+0x9a>
 8004f18:	f89e 4000 	ldrb.w	r4, [lr]
 8004f1c:	f04f 0801 	mov.w	r8, #1
 8004f20:	f106 0e02 	add.w	lr, r6, #2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d05c      	beq.n	8004fe2 <_strtol_l.isra.0+0xfa>
 8004f28:	2b10      	cmp	r3, #16
 8004f2a:	d10c      	bne.n	8004f46 <_strtol_l.isra.0+0x5e>
 8004f2c:	2c30      	cmp	r4, #48	; 0x30
 8004f2e:	d10a      	bne.n	8004f46 <_strtol_l.isra.0+0x5e>
 8004f30:	f89e 4000 	ldrb.w	r4, [lr]
 8004f34:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004f38:	2c58      	cmp	r4, #88	; 0x58
 8004f3a:	d14d      	bne.n	8004fd8 <_strtol_l.isra.0+0xf0>
 8004f3c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8004f40:	2310      	movs	r3, #16
 8004f42:	f10e 0e02 	add.w	lr, lr, #2
 8004f46:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8004f4a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8004f4e:	2600      	movs	r6, #0
 8004f50:	fbbc f9f3 	udiv	r9, ip, r3
 8004f54:	4635      	mov	r5, r6
 8004f56:	fb03 ca19 	mls	sl, r3, r9, ip
 8004f5a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8004f5e:	2f09      	cmp	r7, #9
 8004f60:	d818      	bhi.n	8004f94 <_strtol_l.isra.0+0xac>
 8004f62:	463c      	mov	r4, r7
 8004f64:	42a3      	cmp	r3, r4
 8004f66:	dd24      	ble.n	8004fb2 <_strtol_l.isra.0+0xca>
 8004f68:	2e00      	cmp	r6, #0
 8004f6a:	db1f      	blt.n	8004fac <_strtol_l.isra.0+0xc4>
 8004f6c:	45a9      	cmp	r9, r5
 8004f6e:	d31d      	bcc.n	8004fac <_strtol_l.isra.0+0xc4>
 8004f70:	d101      	bne.n	8004f76 <_strtol_l.isra.0+0x8e>
 8004f72:	45a2      	cmp	sl, r4
 8004f74:	db1a      	blt.n	8004fac <_strtol_l.isra.0+0xc4>
 8004f76:	fb05 4503 	mla	r5, r5, r3, r4
 8004f7a:	2601      	movs	r6, #1
 8004f7c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8004f80:	e7eb      	b.n	8004f5a <_strtol_l.isra.0+0x72>
 8004f82:	2c2b      	cmp	r4, #43	; 0x2b
 8004f84:	bf08      	it	eq
 8004f86:	f89e 4000 	ldrbeq.w	r4, [lr]
 8004f8a:	46a8      	mov	r8, r5
 8004f8c:	bf08      	it	eq
 8004f8e:	f106 0e02 	addeq.w	lr, r6, #2
 8004f92:	e7c7      	b.n	8004f24 <_strtol_l.isra.0+0x3c>
 8004f94:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8004f98:	2f19      	cmp	r7, #25
 8004f9a:	d801      	bhi.n	8004fa0 <_strtol_l.isra.0+0xb8>
 8004f9c:	3c37      	subs	r4, #55	; 0x37
 8004f9e:	e7e1      	b.n	8004f64 <_strtol_l.isra.0+0x7c>
 8004fa0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8004fa4:	2f19      	cmp	r7, #25
 8004fa6:	d804      	bhi.n	8004fb2 <_strtol_l.isra.0+0xca>
 8004fa8:	3c57      	subs	r4, #87	; 0x57
 8004faa:	e7db      	b.n	8004f64 <_strtol_l.isra.0+0x7c>
 8004fac:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8004fb0:	e7e4      	b.n	8004f7c <_strtol_l.isra.0+0x94>
 8004fb2:	2e00      	cmp	r6, #0
 8004fb4:	da05      	bge.n	8004fc2 <_strtol_l.isra.0+0xda>
 8004fb6:	2322      	movs	r3, #34	; 0x22
 8004fb8:	6003      	str	r3, [r0, #0]
 8004fba:	4665      	mov	r5, ip
 8004fbc:	b942      	cbnz	r2, 8004fd0 <_strtol_l.isra.0+0xe8>
 8004fbe:	4628      	mov	r0, r5
 8004fc0:	e79d      	b.n	8004efe <_strtol_l.isra.0+0x16>
 8004fc2:	f1b8 0f00 	cmp.w	r8, #0
 8004fc6:	d000      	beq.n	8004fca <_strtol_l.isra.0+0xe2>
 8004fc8:	426d      	negs	r5, r5
 8004fca:	2a00      	cmp	r2, #0
 8004fcc:	d0f7      	beq.n	8004fbe <_strtol_l.isra.0+0xd6>
 8004fce:	b10e      	cbz	r6, 8004fd4 <_strtol_l.isra.0+0xec>
 8004fd0:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8004fd4:	6011      	str	r1, [r2, #0]
 8004fd6:	e7f2      	b.n	8004fbe <_strtol_l.isra.0+0xd6>
 8004fd8:	2430      	movs	r4, #48	; 0x30
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d1b3      	bne.n	8004f46 <_strtol_l.isra.0+0x5e>
 8004fde:	2308      	movs	r3, #8
 8004fe0:	e7b1      	b.n	8004f46 <_strtol_l.isra.0+0x5e>
 8004fe2:	2c30      	cmp	r4, #48	; 0x30
 8004fe4:	d0a4      	beq.n	8004f30 <_strtol_l.isra.0+0x48>
 8004fe6:	230a      	movs	r3, #10
 8004fe8:	e7ad      	b.n	8004f46 <_strtol_l.isra.0+0x5e>
 8004fea:	bf00      	nop
 8004fec:	08008709 	.word	0x08008709

08004ff0 <_strtol_r>:
 8004ff0:	f7ff bf7a 	b.w	8004ee8 <_strtol_l.isra.0>

08004ff4 <_write_r>:
 8004ff4:	b538      	push	{r3, r4, r5, lr}
 8004ff6:	4d07      	ldr	r5, [pc, #28]	; (8005014 <_write_r+0x20>)
 8004ff8:	4604      	mov	r4, r0
 8004ffa:	4608      	mov	r0, r1
 8004ffc:	4611      	mov	r1, r2
 8004ffe:	2200      	movs	r2, #0
 8005000:	602a      	str	r2, [r5, #0]
 8005002:	461a      	mov	r2, r3
 8005004:	f7fc fce3 	bl	80019ce <_write>
 8005008:	1c43      	adds	r3, r0, #1
 800500a:	d102      	bne.n	8005012 <_write_r+0x1e>
 800500c:	682b      	ldr	r3, [r5, #0]
 800500e:	b103      	cbz	r3, 8005012 <_write_r+0x1e>
 8005010:	6023      	str	r3, [r4, #0]
 8005012:	bd38      	pop	{r3, r4, r5, pc}
 8005014:	200002b4 	.word	0x200002b4

08005018 <_close_r>:
 8005018:	b538      	push	{r3, r4, r5, lr}
 800501a:	4d06      	ldr	r5, [pc, #24]	; (8005034 <_close_r+0x1c>)
 800501c:	2300      	movs	r3, #0
 800501e:	4604      	mov	r4, r0
 8005020:	4608      	mov	r0, r1
 8005022:	602b      	str	r3, [r5, #0]
 8005024:	f7fc fcef 	bl	8001a06 <_close>
 8005028:	1c43      	adds	r3, r0, #1
 800502a:	d102      	bne.n	8005032 <_close_r+0x1a>
 800502c:	682b      	ldr	r3, [r5, #0]
 800502e:	b103      	cbz	r3, 8005032 <_close_r+0x1a>
 8005030:	6023      	str	r3, [r4, #0]
 8005032:	bd38      	pop	{r3, r4, r5, pc}
 8005034:	200002b4 	.word	0x200002b4

08005038 <quorem>:
 8005038:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800503c:	6903      	ldr	r3, [r0, #16]
 800503e:	690c      	ldr	r4, [r1, #16]
 8005040:	42a3      	cmp	r3, r4
 8005042:	4607      	mov	r7, r0
 8005044:	f2c0 8081 	blt.w	800514a <quorem+0x112>
 8005048:	3c01      	subs	r4, #1
 800504a:	f101 0814 	add.w	r8, r1, #20
 800504e:	f100 0514 	add.w	r5, r0, #20
 8005052:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005056:	9301      	str	r3, [sp, #4]
 8005058:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800505c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005060:	3301      	adds	r3, #1
 8005062:	429a      	cmp	r2, r3
 8005064:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005068:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800506c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005070:	d331      	bcc.n	80050d6 <quorem+0x9e>
 8005072:	f04f 0e00 	mov.w	lr, #0
 8005076:	4640      	mov	r0, r8
 8005078:	46ac      	mov	ip, r5
 800507a:	46f2      	mov	sl, lr
 800507c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005080:	b293      	uxth	r3, r2
 8005082:	fb06 e303 	mla	r3, r6, r3, lr
 8005086:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800508a:	b29b      	uxth	r3, r3
 800508c:	ebaa 0303 	sub.w	r3, sl, r3
 8005090:	0c12      	lsrs	r2, r2, #16
 8005092:	f8dc a000 	ldr.w	sl, [ip]
 8005096:	fb06 e202 	mla	r2, r6, r2, lr
 800509a:	fa13 f38a 	uxtah	r3, r3, sl
 800509e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80050a2:	fa1f fa82 	uxth.w	sl, r2
 80050a6:	f8dc 2000 	ldr.w	r2, [ip]
 80050aa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80050ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050b8:	4581      	cmp	r9, r0
 80050ba:	f84c 3b04 	str.w	r3, [ip], #4
 80050be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80050c2:	d2db      	bcs.n	800507c <quorem+0x44>
 80050c4:	f855 300b 	ldr.w	r3, [r5, fp]
 80050c8:	b92b      	cbnz	r3, 80050d6 <quorem+0x9e>
 80050ca:	9b01      	ldr	r3, [sp, #4]
 80050cc:	3b04      	subs	r3, #4
 80050ce:	429d      	cmp	r5, r3
 80050d0:	461a      	mov	r2, r3
 80050d2:	d32e      	bcc.n	8005132 <quorem+0xfa>
 80050d4:	613c      	str	r4, [r7, #16]
 80050d6:	4638      	mov	r0, r7
 80050d8:	f001 fc9c 	bl	8006a14 <__mcmp>
 80050dc:	2800      	cmp	r0, #0
 80050de:	db24      	blt.n	800512a <quorem+0xf2>
 80050e0:	3601      	adds	r6, #1
 80050e2:	4628      	mov	r0, r5
 80050e4:	f04f 0c00 	mov.w	ip, #0
 80050e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80050ec:	f8d0 e000 	ldr.w	lr, [r0]
 80050f0:	b293      	uxth	r3, r2
 80050f2:	ebac 0303 	sub.w	r3, ip, r3
 80050f6:	0c12      	lsrs	r2, r2, #16
 80050f8:	fa13 f38e 	uxtah	r3, r3, lr
 80050fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005100:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005104:	b29b      	uxth	r3, r3
 8005106:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800510a:	45c1      	cmp	r9, r8
 800510c:	f840 3b04 	str.w	r3, [r0], #4
 8005110:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005114:	d2e8      	bcs.n	80050e8 <quorem+0xb0>
 8005116:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800511a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800511e:	b922      	cbnz	r2, 800512a <quorem+0xf2>
 8005120:	3b04      	subs	r3, #4
 8005122:	429d      	cmp	r5, r3
 8005124:	461a      	mov	r2, r3
 8005126:	d30a      	bcc.n	800513e <quorem+0x106>
 8005128:	613c      	str	r4, [r7, #16]
 800512a:	4630      	mov	r0, r6
 800512c:	b003      	add	sp, #12
 800512e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005132:	6812      	ldr	r2, [r2, #0]
 8005134:	3b04      	subs	r3, #4
 8005136:	2a00      	cmp	r2, #0
 8005138:	d1cc      	bne.n	80050d4 <quorem+0x9c>
 800513a:	3c01      	subs	r4, #1
 800513c:	e7c7      	b.n	80050ce <quorem+0x96>
 800513e:	6812      	ldr	r2, [r2, #0]
 8005140:	3b04      	subs	r3, #4
 8005142:	2a00      	cmp	r2, #0
 8005144:	d1f0      	bne.n	8005128 <quorem+0xf0>
 8005146:	3c01      	subs	r4, #1
 8005148:	e7eb      	b.n	8005122 <quorem+0xea>
 800514a:	2000      	movs	r0, #0
 800514c:	e7ee      	b.n	800512c <quorem+0xf4>
	...

08005150 <_dtoa_r>:
 8005150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005154:	ed2d 8b02 	vpush	{d8}
 8005158:	ec57 6b10 	vmov	r6, r7, d0
 800515c:	b095      	sub	sp, #84	; 0x54
 800515e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005160:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005164:	9105      	str	r1, [sp, #20]
 8005166:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800516a:	4604      	mov	r4, r0
 800516c:	9209      	str	r2, [sp, #36]	; 0x24
 800516e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005170:	b975      	cbnz	r5, 8005190 <_dtoa_r+0x40>
 8005172:	2010      	movs	r0, #16
 8005174:	f001 f95e 	bl	8006434 <malloc>
 8005178:	4602      	mov	r2, r0
 800517a:	6260      	str	r0, [r4, #36]	; 0x24
 800517c:	b920      	cbnz	r0, 8005188 <_dtoa_r+0x38>
 800517e:	4bb2      	ldr	r3, [pc, #712]	; (8005448 <_dtoa_r+0x2f8>)
 8005180:	21ea      	movs	r1, #234	; 0xea
 8005182:	48b2      	ldr	r0, [pc, #712]	; (800544c <_dtoa_r+0x2fc>)
 8005184:	f002 fcaa 	bl	8007adc <__assert_func>
 8005188:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800518c:	6005      	str	r5, [r0, #0]
 800518e:	60c5      	str	r5, [r0, #12]
 8005190:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005192:	6819      	ldr	r1, [r3, #0]
 8005194:	b151      	cbz	r1, 80051ac <_dtoa_r+0x5c>
 8005196:	685a      	ldr	r2, [r3, #4]
 8005198:	604a      	str	r2, [r1, #4]
 800519a:	2301      	movs	r3, #1
 800519c:	4093      	lsls	r3, r2
 800519e:	608b      	str	r3, [r1, #8]
 80051a0:	4620      	mov	r0, r4
 80051a2:	f001 f9af 	bl	8006504 <_Bfree>
 80051a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80051a8:	2200      	movs	r2, #0
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	1e3b      	subs	r3, r7, #0
 80051ae:	bfb9      	ittee	lt
 80051b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80051b4:	9303      	strlt	r3, [sp, #12]
 80051b6:	2300      	movge	r3, #0
 80051b8:	f8c8 3000 	strge.w	r3, [r8]
 80051bc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80051c0:	4ba3      	ldr	r3, [pc, #652]	; (8005450 <_dtoa_r+0x300>)
 80051c2:	bfbc      	itt	lt
 80051c4:	2201      	movlt	r2, #1
 80051c6:	f8c8 2000 	strlt.w	r2, [r8]
 80051ca:	ea33 0309 	bics.w	r3, r3, r9
 80051ce:	d11b      	bne.n	8005208 <_dtoa_r+0xb8>
 80051d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80051d2:	f242 730f 	movw	r3, #9999	; 0x270f
 80051d6:	6013      	str	r3, [r2, #0]
 80051d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80051dc:	4333      	orrs	r3, r6
 80051de:	f000 857a 	beq.w	8005cd6 <_dtoa_r+0xb86>
 80051e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051e4:	b963      	cbnz	r3, 8005200 <_dtoa_r+0xb0>
 80051e6:	4b9b      	ldr	r3, [pc, #620]	; (8005454 <_dtoa_r+0x304>)
 80051e8:	e024      	b.n	8005234 <_dtoa_r+0xe4>
 80051ea:	4b9b      	ldr	r3, [pc, #620]	; (8005458 <_dtoa_r+0x308>)
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	3308      	adds	r3, #8
 80051f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80051f2:	6013      	str	r3, [r2, #0]
 80051f4:	9800      	ldr	r0, [sp, #0]
 80051f6:	b015      	add	sp, #84	; 0x54
 80051f8:	ecbd 8b02 	vpop	{d8}
 80051fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005200:	4b94      	ldr	r3, [pc, #592]	; (8005454 <_dtoa_r+0x304>)
 8005202:	9300      	str	r3, [sp, #0]
 8005204:	3303      	adds	r3, #3
 8005206:	e7f3      	b.n	80051f0 <_dtoa_r+0xa0>
 8005208:	ed9d 7b02 	vldr	d7, [sp, #8]
 800520c:	2200      	movs	r2, #0
 800520e:	ec51 0b17 	vmov	r0, r1, d7
 8005212:	2300      	movs	r3, #0
 8005214:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005218:	f7fb fc66 	bl	8000ae8 <__aeabi_dcmpeq>
 800521c:	4680      	mov	r8, r0
 800521e:	b158      	cbz	r0, 8005238 <_dtoa_r+0xe8>
 8005220:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005222:	2301      	movs	r3, #1
 8005224:	6013      	str	r3, [r2, #0]
 8005226:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005228:	2b00      	cmp	r3, #0
 800522a:	f000 8551 	beq.w	8005cd0 <_dtoa_r+0xb80>
 800522e:	488b      	ldr	r0, [pc, #556]	; (800545c <_dtoa_r+0x30c>)
 8005230:	6018      	str	r0, [r3, #0]
 8005232:	1e43      	subs	r3, r0, #1
 8005234:	9300      	str	r3, [sp, #0]
 8005236:	e7dd      	b.n	80051f4 <_dtoa_r+0xa4>
 8005238:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800523c:	aa12      	add	r2, sp, #72	; 0x48
 800523e:	a913      	add	r1, sp, #76	; 0x4c
 8005240:	4620      	mov	r0, r4
 8005242:	f001 fd07 	bl	8006c54 <__d2b>
 8005246:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800524a:	4683      	mov	fp, r0
 800524c:	2d00      	cmp	r5, #0
 800524e:	d07c      	beq.n	800534a <_dtoa_r+0x1fa>
 8005250:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005252:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005256:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800525a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800525e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005262:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005266:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800526a:	4b7d      	ldr	r3, [pc, #500]	; (8005460 <_dtoa_r+0x310>)
 800526c:	2200      	movs	r2, #0
 800526e:	4630      	mov	r0, r6
 8005270:	4639      	mov	r1, r7
 8005272:	f7fb f819 	bl	80002a8 <__aeabi_dsub>
 8005276:	a36e      	add	r3, pc, #440	; (adr r3, 8005430 <_dtoa_r+0x2e0>)
 8005278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527c:	f7fb f9cc 	bl	8000618 <__aeabi_dmul>
 8005280:	a36d      	add	r3, pc, #436	; (adr r3, 8005438 <_dtoa_r+0x2e8>)
 8005282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005286:	f7fb f811 	bl	80002ac <__adddf3>
 800528a:	4606      	mov	r6, r0
 800528c:	4628      	mov	r0, r5
 800528e:	460f      	mov	r7, r1
 8005290:	f7fb f958 	bl	8000544 <__aeabi_i2d>
 8005294:	a36a      	add	r3, pc, #424	; (adr r3, 8005440 <_dtoa_r+0x2f0>)
 8005296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529a:	f7fb f9bd 	bl	8000618 <__aeabi_dmul>
 800529e:	4602      	mov	r2, r0
 80052a0:	460b      	mov	r3, r1
 80052a2:	4630      	mov	r0, r6
 80052a4:	4639      	mov	r1, r7
 80052a6:	f7fb f801 	bl	80002ac <__adddf3>
 80052aa:	4606      	mov	r6, r0
 80052ac:	460f      	mov	r7, r1
 80052ae:	f7fb fc63 	bl	8000b78 <__aeabi_d2iz>
 80052b2:	2200      	movs	r2, #0
 80052b4:	4682      	mov	sl, r0
 80052b6:	2300      	movs	r3, #0
 80052b8:	4630      	mov	r0, r6
 80052ba:	4639      	mov	r1, r7
 80052bc:	f7fb fc1e 	bl	8000afc <__aeabi_dcmplt>
 80052c0:	b148      	cbz	r0, 80052d6 <_dtoa_r+0x186>
 80052c2:	4650      	mov	r0, sl
 80052c4:	f7fb f93e 	bl	8000544 <__aeabi_i2d>
 80052c8:	4632      	mov	r2, r6
 80052ca:	463b      	mov	r3, r7
 80052cc:	f7fb fc0c 	bl	8000ae8 <__aeabi_dcmpeq>
 80052d0:	b908      	cbnz	r0, 80052d6 <_dtoa_r+0x186>
 80052d2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80052d6:	f1ba 0f16 	cmp.w	sl, #22
 80052da:	d854      	bhi.n	8005386 <_dtoa_r+0x236>
 80052dc:	4b61      	ldr	r3, [pc, #388]	; (8005464 <_dtoa_r+0x314>)
 80052de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80052e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80052ea:	f7fb fc07 	bl	8000afc <__aeabi_dcmplt>
 80052ee:	2800      	cmp	r0, #0
 80052f0:	d04b      	beq.n	800538a <_dtoa_r+0x23a>
 80052f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80052f6:	2300      	movs	r3, #0
 80052f8:	930e      	str	r3, [sp, #56]	; 0x38
 80052fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80052fc:	1b5d      	subs	r5, r3, r5
 80052fe:	1e6b      	subs	r3, r5, #1
 8005300:	9304      	str	r3, [sp, #16]
 8005302:	bf43      	ittte	mi
 8005304:	2300      	movmi	r3, #0
 8005306:	f1c5 0801 	rsbmi	r8, r5, #1
 800530a:	9304      	strmi	r3, [sp, #16]
 800530c:	f04f 0800 	movpl.w	r8, #0
 8005310:	f1ba 0f00 	cmp.w	sl, #0
 8005314:	db3b      	blt.n	800538e <_dtoa_r+0x23e>
 8005316:	9b04      	ldr	r3, [sp, #16]
 8005318:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800531c:	4453      	add	r3, sl
 800531e:	9304      	str	r3, [sp, #16]
 8005320:	2300      	movs	r3, #0
 8005322:	9306      	str	r3, [sp, #24]
 8005324:	9b05      	ldr	r3, [sp, #20]
 8005326:	2b09      	cmp	r3, #9
 8005328:	d869      	bhi.n	80053fe <_dtoa_r+0x2ae>
 800532a:	2b05      	cmp	r3, #5
 800532c:	bfc4      	itt	gt
 800532e:	3b04      	subgt	r3, #4
 8005330:	9305      	strgt	r3, [sp, #20]
 8005332:	9b05      	ldr	r3, [sp, #20]
 8005334:	f1a3 0302 	sub.w	r3, r3, #2
 8005338:	bfcc      	ite	gt
 800533a:	2500      	movgt	r5, #0
 800533c:	2501      	movle	r5, #1
 800533e:	2b03      	cmp	r3, #3
 8005340:	d869      	bhi.n	8005416 <_dtoa_r+0x2c6>
 8005342:	e8df f003 	tbb	[pc, r3]
 8005346:	4e2c      	.short	0x4e2c
 8005348:	5a4c      	.short	0x5a4c
 800534a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800534e:	441d      	add	r5, r3
 8005350:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005354:	2b20      	cmp	r3, #32
 8005356:	bfc1      	itttt	gt
 8005358:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800535c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005360:	fa09 f303 	lslgt.w	r3, r9, r3
 8005364:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005368:	bfda      	itte	le
 800536a:	f1c3 0320 	rsble	r3, r3, #32
 800536e:	fa06 f003 	lslle.w	r0, r6, r3
 8005372:	4318      	orrgt	r0, r3
 8005374:	f7fb f8d6 	bl	8000524 <__aeabi_ui2d>
 8005378:	2301      	movs	r3, #1
 800537a:	4606      	mov	r6, r0
 800537c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005380:	3d01      	subs	r5, #1
 8005382:	9310      	str	r3, [sp, #64]	; 0x40
 8005384:	e771      	b.n	800526a <_dtoa_r+0x11a>
 8005386:	2301      	movs	r3, #1
 8005388:	e7b6      	b.n	80052f8 <_dtoa_r+0x1a8>
 800538a:	900e      	str	r0, [sp, #56]	; 0x38
 800538c:	e7b5      	b.n	80052fa <_dtoa_r+0x1aa>
 800538e:	f1ca 0300 	rsb	r3, sl, #0
 8005392:	9306      	str	r3, [sp, #24]
 8005394:	2300      	movs	r3, #0
 8005396:	eba8 080a 	sub.w	r8, r8, sl
 800539a:	930d      	str	r3, [sp, #52]	; 0x34
 800539c:	e7c2      	b.n	8005324 <_dtoa_r+0x1d4>
 800539e:	2300      	movs	r3, #0
 80053a0:	9308      	str	r3, [sp, #32]
 80053a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	dc39      	bgt.n	800541c <_dtoa_r+0x2cc>
 80053a8:	f04f 0901 	mov.w	r9, #1
 80053ac:	f8cd 9004 	str.w	r9, [sp, #4]
 80053b0:	464b      	mov	r3, r9
 80053b2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80053b6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80053b8:	2200      	movs	r2, #0
 80053ba:	6042      	str	r2, [r0, #4]
 80053bc:	2204      	movs	r2, #4
 80053be:	f102 0614 	add.w	r6, r2, #20
 80053c2:	429e      	cmp	r6, r3
 80053c4:	6841      	ldr	r1, [r0, #4]
 80053c6:	d92f      	bls.n	8005428 <_dtoa_r+0x2d8>
 80053c8:	4620      	mov	r0, r4
 80053ca:	f001 f85b 	bl	8006484 <_Balloc>
 80053ce:	9000      	str	r0, [sp, #0]
 80053d0:	2800      	cmp	r0, #0
 80053d2:	d14b      	bne.n	800546c <_dtoa_r+0x31c>
 80053d4:	4b24      	ldr	r3, [pc, #144]	; (8005468 <_dtoa_r+0x318>)
 80053d6:	4602      	mov	r2, r0
 80053d8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80053dc:	e6d1      	b.n	8005182 <_dtoa_r+0x32>
 80053de:	2301      	movs	r3, #1
 80053e0:	e7de      	b.n	80053a0 <_dtoa_r+0x250>
 80053e2:	2300      	movs	r3, #0
 80053e4:	9308      	str	r3, [sp, #32]
 80053e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053e8:	eb0a 0903 	add.w	r9, sl, r3
 80053ec:	f109 0301 	add.w	r3, r9, #1
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	9301      	str	r3, [sp, #4]
 80053f4:	bfb8      	it	lt
 80053f6:	2301      	movlt	r3, #1
 80053f8:	e7dd      	b.n	80053b6 <_dtoa_r+0x266>
 80053fa:	2301      	movs	r3, #1
 80053fc:	e7f2      	b.n	80053e4 <_dtoa_r+0x294>
 80053fe:	2501      	movs	r5, #1
 8005400:	2300      	movs	r3, #0
 8005402:	9305      	str	r3, [sp, #20]
 8005404:	9508      	str	r5, [sp, #32]
 8005406:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800540a:	2200      	movs	r2, #0
 800540c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005410:	2312      	movs	r3, #18
 8005412:	9209      	str	r2, [sp, #36]	; 0x24
 8005414:	e7cf      	b.n	80053b6 <_dtoa_r+0x266>
 8005416:	2301      	movs	r3, #1
 8005418:	9308      	str	r3, [sp, #32]
 800541a:	e7f4      	b.n	8005406 <_dtoa_r+0x2b6>
 800541c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005420:	f8cd 9004 	str.w	r9, [sp, #4]
 8005424:	464b      	mov	r3, r9
 8005426:	e7c6      	b.n	80053b6 <_dtoa_r+0x266>
 8005428:	3101      	adds	r1, #1
 800542a:	6041      	str	r1, [r0, #4]
 800542c:	0052      	lsls	r2, r2, #1
 800542e:	e7c6      	b.n	80053be <_dtoa_r+0x26e>
 8005430:	636f4361 	.word	0x636f4361
 8005434:	3fd287a7 	.word	0x3fd287a7
 8005438:	8b60c8b3 	.word	0x8b60c8b3
 800543c:	3fc68a28 	.word	0x3fc68a28
 8005440:	509f79fb 	.word	0x509f79fb
 8005444:	3fd34413 	.word	0x3fd34413
 8005448:	08008816 	.word	0x08008816
 800544c:	0800882d 	.word	0x0800882d
 8005450:	7ff00000 	.word	0x7ff00000
 8005454:	08008812 	.word	0x08008812
 8005458:	08008809 	.word	0x08008809
 800545c:	08008a92 	.word	0x08008a92
 8005460:	3ff80000 	.word	0x3ff80000
 8005464:	080089a8 	.word	0x080089a8
 8005468:	0800888c 	.word	0x0800888c
 800546c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800546e:	9a00      	ldr	r2, [sp, #0]
 8005470:	601a      	str	r2, [r3, #0]
 8005472:	9b01      	ldr	r3, [sp, #4]
 8005474:	2b0e      	cmp	r3, #14
 8005476:	f200 80ad 	bhi.w	80055d4 <_dtoa_r+0x484>
 800547a:	2d00      	cmp	r5, #0
 800547c:	f000 80aa 	beq.w	80055d4 <_dtoa_r+0x484>
 8005480:	f1ba 0f00 	cmp.w	sl, #0
 8005484:	dd36      	ble.n	80054f4 <_dtoa_r+0x3a4>
 8005486:	4ac3      	ldr	r2, [pc, #780]	; (8005794 <_dtoa_r+0x644>)
 8005488:	f00a 030f 	and.w	r3, sl, #15
 800548c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005490:	ed93 7b00 	vldr	d7, [r3]
 8005494:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005498:	ea4f 172a 	mov.w	r7, sl, asr #4
 800549c:	eeb0 8a47 	vmov.f32	s16, s14
 80054a0:	eef0 8a67 	vmov.f32	s17, s15
 80054a4:	d016      	beq.n	80054d4 <_dtoa_r+0x384>
 80054a6:	4bbc      	ldr	r3, [pc, #752]	; (8005798 <_dtoa_r+0x648>)
 80054a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80054ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80054b0:	f7fb f9dc 	bl	800086c <__aeabi_ddiv>
 80054b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054b8:	f007 070f 	and.w	r7, r7, #15
 80054bc:	2503      	movs	r5, #3
 80054be:	4eb6      	ldr	r6, [pc, #728]	; (8005798 <_dtoa_r+0x648>)
 80054c0:	b957      	cbnz	r7, 80054d8 <_dtoa_r+0x388>
 80054c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054c6:	ec53 2b18 	vmov	r2, r3, d8
 80054ca:	f7fb f9cf 	bl	800086c <__aeabi_ddiv>
 80054ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054d2:	e029      	b.n	8005528 <_dtoa_r+0x3d8>
 80054d4:	2502      	movs	r5, #2
 80054d6:	e7f2      	b.n	80054be <_dtoa_r+0x36e>
 80054d8:	07f9      	lsls	r1, r7, #31
 80054da:	d508      	bpl.n	80054ee <_dtoa_r+0x39e>
 80054dc:	ec51 0b18 	vmov	r0, r1, d8
 80054e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80054e4:	f7fb f898 	bl	8000618 <__aeabi_dmul>
 80054e8:	ec41 0b18 	vmov	d8, r0, r1
 80054ec:	3501      	adds	r5, #1
 80054ee:	107f      	asrs	r7, r7, #1
 80054f0:	3608      	adds	r6, #8
 80054f2:	e7e5      	b.n	80054c0 <_dtoa_r+0x370>
 80054f4:	f000 80a6 	beq.w	8005644 <_dtoa_r+0x4f4>
 80054f8:	f1ca 0600 	rsb	r6, sl, #0
 80054fc:	4ba5      	ldr	r3, [pc, #660]	; (8005794 <_dtoa_r+0x644>)
 80054fe:	4fa6      	ldr	r7, [pc, #664]	; (8005798 <_dtoa_r+0x648>)
 8005500:	f006 020f 	and.w	r2, r6, #15
 8005504:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800550c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005510:	f7fb f882 	bl	8000618 <__aeabi_dmul>
 8005514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005518:	1136      	asrs	r6, r6, #4
 800551a:	2300      	movs	r3, #0
 800551c:	2502      	movs	r5, #2
 800551e:	2e00      	cmp	r6, #0
 8005520:	f040 8085 	bne.w	800562e <_dtoa_r+0x4de>
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1d2      	bne.n	80054ce <_dtoa_r+0x37e>
 8005528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800552a:	2b00      	cmp	r3, #0
 800552c:	f000 808c 	beq.w	8005648 <_dtoa_r+0x4f8>
 8005530:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005534:	4b99      	ldr	r3, [pc, #612]	; (800579c <_dtoa_r+0x64c>)
 8005536:	2200      	movs	r2, #0
 8005538:	4630      	mov	r0, r6
 800553a:	4639      	mov	r1, r7
 800553c:	f7fb fade 	bl	8000afc <__aeabi_dcmplt>
 8005540:	2800      	cmp	r0, #0
 8005542:	f000 8081 	beq.w	8005648 <_dtoa_r+0x4f8>
 8005546:	9b01      	ldr	r3, [sp, #4]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d07d      	beq.n	8005648 <_dtoa_r+0x4f8>
 800554c:	f1b9 0f00 	cmp.w	r9, #0
 8005550:	dd3c      	ble.n	80055cc <_dtoa_r+0x47c>
 8005552:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005556:	9307      	str	r3, [sp, #28]
 8005558:	2200      	movs	r2, #0
 800555a:	4b91      	ldr	r3, [pc, #580]	; (80057a0 <_dtoa_r+0x650>)
 800555c:	4630      	mov	r0, r6
 800555e:	4639      	mov	r1, r7
 8005560:	f7fb f85a 	bl	8000618 <__aeabi_dmul>
 8005564:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005568:	3501      	adds	r5, #1
 800556a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800556e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005572:	4628      	mov	r0, r5
 8005574:	f7fa ffe6 	bl	8000544 <__aeabi_i2d>
 8005578:	4632      	mov	r2, r6
 800557a:	463b      	mov	r3, r7
 800557c:	f7fb f84c 	bl	8000618 <__aeabi_dmul>
 8005580:	4b88      	ldr	r3, [pc, #544]	; (80057a4 <_dtoa_r+0x654>)
 8005582:	2200      	movs	r2, #0
 8005584:	f7fa fe92 	bl	80002ac <__adddf3>
 8005588:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800558c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005590:	9303      	str	r3, [sp, #12]
 8005592:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005594:	2b00      	cmp	r3, #0
 8005596:	d15c      	bne.n	8005652 <_dtoa_r+0x502>
 8005598:	4b83      	ldr	r3, [pc, #524]	; (80057a8 <_dtoa_r+0x658>)
 800559a:	2200      	movs	r2, #0
 800559c:	4630      	mov	r0, r6
 800559e:	4639      	mov	r1, r7
 80055a0:	f7fa fe82 	bl	80002a8 <__aeabi_dsub>
 80055a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055a8:	4606      	mov	r6, r0
 80055aa:	460f      	mov	r7, r1
 80055ac:	f7fb fac4 	bl	8000b38 <__aeabi_dcmpgt>
 80055b0:	2800      	cmp	r0, #0
 80055b2:	f040 8296 	bne.w	8005ae2 <_dtoa_r+0x992>
 80055b6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80055ba:	4630      	mov	r0, r6
 80055bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80055c0:	4639      	mov	r1, r7
 80055c2:	f7fb fa9b 	bl	8000afc <__aeabi_dcmplt>
 80055c6:	2800      	cmp	r0, #0
 80055c8:	f040 8288 	bne.w	8005adc <_dtoa_r+0x98c>
 80055cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80055d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80055d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f2c0 8158 	blt.w	800588c <_dtoa_r+0x73c>
 80055dc:	f1ba 0f0e 	cmp.w	sl, #14
 80055e0:	f300 8154 	bgt.w	800588c <_dtoa_r+0x73c>
 80055e4:	4b6b      	ldr	r3, [pc, #428]	; (8005794 <_dtoa_r+0x644>)
 80055e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80055ea:	e9d3 8900 	ldrd	r8, r9, [r3]
 80055ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f280 80e3 	bge.w	80057bc <_dtoa_r+0x66c>
 80055f6:	9b01      	ldr	r3, [sp, #4]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f300 80df 	bgt.w	80057bc <_dtoa_r+0x66c>
 80055fe:	f040 826d 	bne.w	8005adc <_dtoa_r+0x98c>
 8005602:	4b69      	ldr	r3, [pc, #420]	; (80057a8 <_dtoa_r+0x658>)
 8005604:	2200      	movs	r2, #0
 8005606:	4640      	mov	r0, r8
 8005608:	4649      	mov	r1, r9
 800560a:	f7fb f805 	bl	8000618 <__aeabi_dmul>
 800560e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005612:	f7fb fa87 	bl	8000b24 <__aeabi_dcmpge>
 8005616:	9e01      	ldr	r6, [sp, #4]
 8005618:	4637      	mov	r7, r6
 800561a:	2800      	cmp	r0, #0
 800561c:	f040 8243 	bne.w	8005aa6 <_dtoa_r+0x956>
 8005620:	9d00      	ldr	r5, [sp, #0]
 8005622:	2331      	movs	r3, #49	; 0x31
 8005624:	f805 3b01 	strb.w	r3, [r5], #1
 8005628:	f10a 0a01 	add.w	sl, sl, #1
 800562c:	e23f      	b.n	8005aae <_dtoa_r+0x95e>
 800562e:	07f2      	lsls	r2, r6, #31
 8005630:	d505      	bpl.n	800563e <_dtoa_r+0x4ee>
 8005632:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005636:	f7fa ffef 	bl	8000618 <__aeabi_dmul>
 800563a:	3501      	adds	r5, #1
 800563c:	2301      	movs	r3, #1
 800563e:	1076      	asrs	r6, r6, #1
 8005640:	3708      	adds	r7, #8
 8005642:	e76c      	b.n	800551e <_dtoa_r+0x3ce>
 8005644:	2502      	movs	r5, #2
 8005646:	e76f      	b.n	8005528 <_dtoa_r+0x3d8>
 8005648:	9b01      	ldr	r3, [sp, #4]
 800564a:	f8cd a01c 	str.w	sl, [sp, #28]
 800564e:	930c      	str	r3, [sp, #48]	; 0x30
 8005650:	e78d      	b.n	800556e <_dtoa_r+0x41e>
 8005652:	9900      	ldr	r1, [sp, #0]
 8005654:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005656:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005658:	4b4e      	ldr	r3, [pc, #312]	; (8005794 <_dtoa_r+0x644>)
 800565a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800565e:	4401      	add	r1, r0
 8005660:	9102      	str	r1, [sp, #8]
 8005662:	9908      	ldr	r1, [sp, #32]
 8005664:	eeb0 8a47 	vmov.f32	s16, s14
 8005668:	eef0 8a67 	vmov.f32	s17, s15
 800566c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005670:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005674:	2900      	cmp	r1, #0
 8005676:	d045      	beq.n	8005704 <_dtoa_r+0x5b4>
 8005678:	494c      	ldr	r1, [pc, #304]	; (80057ac <_dtoa_r+0x65c>)
 800567a:	2000      	movs	r0, #0
 800567c:	f7fb f8f6 	bl	800086c <__aeabi_ddiv>
 8005680:	ec53 2b18 	vmov	r2, r3, d8
 8005684:	f7fa fe10 	bl	80002a8 <__aeabi_dsub>
 8005688:	9d00      	ldr	r5, [sp, #0]
 800568a:	ec41 0b18 	vmov	d8, r0, r1
 800568e:	4639      	mov	r1, r7
 8005690:	4630      	mov	r0, r6
 8005692:	f7fb fa71 	bl	8000b78 <__aeabi_d2iz>
 8005696:	900c      	str	r0, [sp, #48]	; 0x30
 8005698:	f7fa ff54 	bl	8000544 <__aeabi_i2d>
 800569c:	4602      	mov	r2, r0
 800569e:	460b      	mov	r3, r1
 80056a0:	4630      	mov	r0, r6
 80056a2:	4639      	mov	r1, r7
 80056a4:	f7fa fe00 	bl	80002a8 <__aeabi_dsub>
 80056a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80056aa:	3330      	adds	r3, #48	; 0x30
 80056ac:	f805 3b01 	strb.w	r3, [r5], #1
 80056b0:	ec53 2b18 	vmov	r2, r3, d8
 80056b4:	4606      	mov	r6, r0
 80056b6:	460f      	mov	r7, r1
 80056b8:	f7fb fa20 	bl	8000afc <__aeabi_dcmplt>
 80056bc:	2800      	cmp	r0, #0
 80056be:	d165      	bne.n	800578c <_dtoa_r+0x63c>
 80056c0:	4632      	mov	r2, r6
 80056c2:	463b      	mov	r3, r7
 80056c4:	4935      	ldr	r1, [pc, #212]	; (800579c <_dtoa_r+0x64c>)
 80056c6:	2000      	movs	r0, #0
 80056c8:	f7fa fdee 	bl	80002a8 <__aeabi_dsub>
 80056cc:	ec53 2b18 	vmov	r2, r3, d8
 80056d0:	f7fb fa14 	bl	8000afc <__aeabi_dcmplt>
 80056d4:	2800      	cmp	r0, #0
 80056d6:	f040 80b9 	bne.w	800584c <_dtoa_r+0x6fc>
 80056da:	9b02      	ldr	r3, [sp, #8]
 80056dc:	429d      	cmp	r5, r3
 80056de:	f43f af75 	beq.w	80055cc <_dtoa_r+0x47c>
 80056e2:	4b2f      	ldr	r3, [pc, #188]	; (80057a0 <_dtoa_r+0x650>)
 80056e4:	ec51 0b18 	vmov	r0, r1, d8
 80056e8:	2200      	movs	r2, #0
 80056ea:	f7fa ff95 	bl	8000618 <__aeabi_dmul>
 80056ee:	4b2c      	ldr	r3, [pc, #176]	; (80057a0 <_dtoa_r+0x650>)
 80056f0:	ec41 0b18 	vmov	d8, r0, r1
 80056f4:	2200      	movs	r2, #0
 80056f6:	4630      	mov	r0, r6
 80056f8:	4639      	mov	r1, r7
 80056fa:	f7fa ff8d 	bl	8000618 <__aeabi_dmul>
 80056fe:	4606      	mov	r6, r0
 8005700:	460f      	mov	r7, r1
 8005702:	e7c4      	b.n	800568e <_dtoa_r+0x53e>
 8005704:	ec51 0b17 	vmov	r0, r1, d7
 8005708:	f7fa ff86 	bl	8000618 <__aeabi_dmul>
 800570c:	9b02      	ldr	r3, [sp, #8]
 800570e:	9d00      	ldr	r5, [sp, #0]
 8005710:	930c      	str	r3, [sp, #48]	; 0x30
 8005712:	ec41 0b18 	vmov	d8, r0, r1
 8005716:	4639      	mov	r1, r7
 8005718:	4630      	mov	r0, r6
 800571a:	f7fb fa2d 	bl	8000b78 <__aeabi_d2iz>
 800571e:	9011      	str	r0, [sp, #68]	; 0x44
 8005720:	f7fa ff10 	bl	8000544 <__aeabi_i2d>
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	4630      	mov	r0, r6
 800572a:	4639      	mov	r1, r7
 800572c:	f7fa fdbc 	bl	80002a8 <__aeabi_dsub>
 8005730:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005732:	3330      	adds	r3, #48	; 0x30
 8005734:	f805 3b01 	strb.w	r3, [r5], #1
 8005738:	9b02      	ldr	r3, [sp, #8]
 800573a:	429d      	cmp	r5, r3
 800573c:	4606      	mov	r6, r0
 800573e:	460f      	mov	r7, r1
 8005740:	f04f 0200 	mov.w	r2, #0
 8005744:	d134      	bne.n	80057b0 <_dtoa_r+0x660>
 8005746:	4b19      	ldr	r3, [pc, #100]	; (80057ac <_dtoa_r+0x65c>)
 8005748:	ec51 0b18 	vmov	r0, r1, d8
 800574c:	f7fa fdae 	bl	80002ac <__adddf3>
 8005750:	4602      	mov	r2, r0
 8005752:	460b      	mov	r3, r1
 8005754:	4630      	mov	r0, r6
 8005756:	4639      	mov	r1, r7
 8005758:	f7fb f9ee 	bl	8000b38 <__aeabi_dcmpgt>
 800575c:	2800      	cmp	r0, #0
 800575e:	d175      	bne.n	800584c <_dtoa_r+0x6fc>
 8005760:	ec53 2b18 	vmov	r2, r3, d8
 8005764:	4911      	ldr	r1, [pc, #68]	; (80057ac <_dtoa_r+0x65c>)
 8005766:	2000      	movs	r0, #0
 8005768:	f7fa fd9e 	bl	80002a8 <__aeabi_dsub>
 800576c:	4602      	mov	r2, r0
 800576e:	460b      	mov	r3, r1
 8005770:	4630      	mov	r0, r6
 8005772:	4639      	mov	r1, r7
 8005774:	f7fb f9c2 	bl	8000afc <__aeabi_dcmplt>
 8005778:	2800      	cmp	r0, #0
 800577a:	f43f af27 	beq.w	80055cc <_dtoa_r+0x47c>
 800577e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005780:	1e6b      	subs	r3, r5, #1
 8005782:	930c      	str	r3, [sp, #48]	; 0x30
 8005784:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005788:	2b30      	cmp	r3, #48	; 0x30
 800578a:	d0f8      	beq.n	800577e <_dtoa_r+0x62e>
 800578c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005790:	e04a      	b.n	8005828 <_dtoa_r+0x6d8>
 8005792:	bf00      	nop
 8005794:	080089a8 	.word	0x080089a8
 8005798:	08008980 	.word	0x08008980
 800579c:	3ff00000 	.word	0x3ff00000
 80057a0:	40240000 	.word	0x40240000
 80057a4:	401c0000 	.word	0x401c0000
 80057a8:	40140000 	.word	0x40140000
 80057ac:	3fe00000 	.word	0x3fe00000
 80057b0:	4baf      	ldr	r3, [pc, #700]	; (8005a70 <_dtoa_r+0x920>)
 80057b2:	f7fa ff31 	bl	8000618 <__aeabi_dmul>
 80057b6:	4606      	mov	r6, r0
 80057b8:	460f      	mov	r7, r1
 80057ba:	e7ac      	b.n	8005716 <_dtoa_r+0x5c6>
 80057bc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80057c0:	9d00      	ldr	r5, [sp, #0]
 80057c2:	4642      	mov	r2, r8
 80057c4:	464b      	mov	r3, r9
 80057c6:	4630      	mov	r0, r6
 80057c8:	4639      	mov	r1, r7
 80057ca:	f7fb f84f 	bl	800086c <__aeabi_ddiv>
 80057ce:	f7fb f9d3 	bl	8000b78 <__aeabi_d2iz>
 80057d2:	9002      	str	r0, [sp, #8]
 80057d4:	f7fa feb6 	bl	8000544 <__aeabi_i2d>
 80057d8:	4642      	mov	r2, r8
 80057da:	464b      	mov	r3, r9
 80057dc:	f7fa ff1c 	bl	8000618 <__aeabi_dmul>
 80057e0:	4602      	mov	r2, r0
 80057e2:	460b      	mov	r3, r1
 80057e4:	4630      	mov	r0, r6
 80057e6:	4639      	mov	r1, r7
 80057e8:	f7fa fd5e 	bl	80002a8 <__aeabi_dsub>
 80057ec:	9e02      	ldr	r6, [sp, #8]
 80057ee:	9f01      	ldr	r7, [sp, #4]
 80057f0:	3630      	adds	r6, #48	; 0x30
 80057f2:	f805 6b01 	strb.w	r6, [r5], #1
 80057f6:	9e00      	ldr	r6, [sp, #0]
 80057f8:	1bae      	subs	r6, r5, r6
 80057fa:	42b7      	cmp	r7, r6
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	d137      	bne.n	8005872 <_dtoa_r+0x722>
 8005802:	f7fa fd53 	bl	80002ac <__adddf3>
 8005806:	4642      	mov	r2, r8
 8005808:	464b      	mov	r3, r9
 800580a:	4606      	mov	r6, r0
 800580c:	460f      	mov	r7, r1
 800580e:	f7fb f993 	bl	8000b38 <__aeabi_dcmpgt>
 8005812:	b9c8      	cbnz	r0, 8005848 <_dtoa_r+0x6f8>
 8005814:	4642      	mov	r2, r8
 8005816:	464b      	mov	r3, r9
 8005818:	4630      	mov	r0, r6
 800581a:	4639      	mov	r1, r7
 800581c:	f7fb f964 	bl	8000ae8 <__aeabi_dcmpeq>
 8005820:	b110      	cbz	r0, 8005828 <_dtoa_r+0x6d8>
 8005822:	9b02      	ldr	r3, [sp, #8]
 8005824:	07d9      	lsls	r1, r3, #31
 8005826:	d40f      	bmi.n	8005848 <_dtoa_r+0x6f8>
 8005828:	4620      	mov	r0, r4
 800582a:	4659      	mov	r1, fp
 800582c:	f000 fe6a 	bl	8006504 <_Bfree>
 8005830:	2300      	movs	r3, #0
 8005832:	702b      	strb	r3, [r5, #0]
 8005834:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005836:	f10a 0001 	add.w	r0, sl, #1
 800583a:	6018      	str	r0, [r3, #0]
 800583c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800583e:	2b00      	cmp	r3, #0
 8005840:	f43f acd8 	beq.w	80051f4 <_dtoa_r+0xa4>
 8005844:	601d      	str	r5, [r3, #0]
 8005846:	e4d5      	b.n	80051f4 <_dtoa_r+0xa4>
 8005848:	f8cd a01c 	str.w	sl, [sp, #28]
 800584c:	462b      	mov	r3, r5
 800584e:	461d      	mov	r5, r3
 8005850:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005854:	2a39      	cmp	r2, #57	; 0x39
 8005856:	d108      	bne.n	800586a <_dtoa_r+0x71a>
 8005858:	9a00      	ldr	r2, [sp, #0]
 800585a:	429a      	cmp	r2, r3
 800585c:	d1f7      	bne.n	800584e <_dtoa_r+0x6fe>
 800585e:	9a07      	ldr	r2, [sp, #28]
 8005860:	9900      	ldr	r1, [sp, #0]
 8005862:	3201      	adds	r2, #1
 8005864:	9207      	str	r2, [sp, #28]
 8005866:	2230      	movs	r2, #48	; 0x30
 8005868:	700a      	strb	r2, [r1, #0]
 800586a:	781a      	ldrb	r2, [r3, #0]
 800586c:	3201      	adds	r2, #1
 800586e:	701a      	strb	r2, [r3, #0]
 8005870:	e78c      	b.n	800578c <_dtoa_r+0x63c>
 8005872:	4b7f      	ldr	r3, [pc, #508]	; (8005a70 <_dtoa_r+0x920>)
 8005874:	2200      	movs	r2, #0
 8005876:	f7fa fecf 	bl	8000618 <__aeabi_dmul>
 800587a:	2200      	movs	r2, #0
 800587c:	2300      	movs	r3, #0
 800587e:	4606      	mov	r6, r0
 8005880:	460f      	mov	r7, r1
 8005882:	f7fb f931 	bl	8000ae8 <__aeabi_dcmpeq>
 8005886:	2800      	cmp	r0, #0
 8005888:	d09b      	beq.n	80057c2 <_dtoa_r+0x672>
 800588a:	e7cd      	b.n	8005828 <_dtoa_r+0x6d8>
 800588c:	9a08      	ldr	r2, [sp, #32]
 800588e:	2a00      	cmp	r2, #0
 8005890:	f000 80c4 	beq.w	8005a1c <_dtoa_r+0x8cc>
 8005894:	9a05      	ldr	r2, [sp, #20]
 8005896:	2a01      	cmp	r2, #1
 8005898:	f300 80a8 	bgt.w	80059ec <_dtoa_r+0x89c>
 800589c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800589e:	2a00      	cmp	r2, #0
 80058a0:	f000 80a0 	beq.w	80059e4 <_dtoa_r+0x894>
 80058a4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80058a8:	9e06      	ldr	r6, [sp, #24]
 80058aa:	4645      	mov	r5, r8
 80058ac:	9a04      	ldr	r2, [sp, #16]
 80058ae:	2101      	movs	r1, #1
 80058b0:	441a      	add	r2, r3
 80058b2:	4620      	mov	r0, r4
 80058b4:	4498      	add	r8, r3
 80058b6:	9204      	str	r2, [sp, #16]
 80058b8:	f000 ff2a 	bl	8006710 <__i2b>
 80058bc:	4607      	mov	r7, r0
 80058be:	2d00      	cmp	r5, #0
 80058c0:	dd0b      	ble.n	80058da <_dtoa_r+0x78a>
 80058c2:	9b04      	ldr	r3, [sp, #16]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	dd08      	ble.n	80058da <_dtoa_r+0x78a>
 80058c8:	42ab      	cmp	r3, r5
 80058ca:	9a04      	ldr	r2, [sp, #16]
 80058cc:	bfa8      	it	ge
 80058ce:	462b      	movge	r3, r5
 80058d0:	eba8 0803 	sub.w	r8, r8, r3
 80058d4:	1aed      	subs	r5, r5, r3
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	9304      	str	r3, [sp, #16]
 80058da:	9b06      	ldr	r3, [sp, #24]
 80058dc:	b1fb      	cbz	r3, 800591e <_dtoa_r+0x7ce>
 80058de:	9b08      	ldr	r3, [sp, #32]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f000 809f 	beq.w	8005a24 <_dtoa_r+0x8d4>
 80058e6:	2e00      	cmp	r6, #0
 80058e8:	dd11      	ble.n	800590e <_dtoa_r+0x7be>
 80058ea:	4639      	mov	r1, r7
 80058ec:	4632      	mov	r2, r6
 80058ee:	4620      	mov	r0, r4
 80058f0:	f000 ffca 	bl	8006888 <__pow5mult>
 80058f4:	465a      	mov	r2, fp
 80058f6:	4601      	mov	r1, r0
 80058f8:	4607      	mov	r7, r0
 80058fa:	4620      	mov	r0, r4
 80058fc:	f000 ff1e 	bl	800673c <__multiply>
 8005900:	4659      	mov	r1, fp
 8005902:	9007      	str	r0, [sp, #28]
 8005904:	4620      	mov	r0, r4
 8005906:	f000 fdfd 	bl	8006504 <_Bfree>
 800590a:	9b07      	ldr	r3, [sp, #28]
 800590c:	469b      	mov	fp, r3
 800590e:	9b06      	ldr	r3, [sp, #24]
 8005910:	1b9a      	subs	r2, r3, r6
 8005912:	d004      	beq.n	800591e <_dtoa_r+0x7ce>
 8005914:	4659      	mov	r1, fp
 8005916:	4620      	mov	r0, r4
 8005918:	f000 ffb6 	bl	8006888 <__pow5mult>
 800591c:	4683      	mov	fp, r0
 800591e:	2101      	movs	r1, #1
 8005920:	4620      	mov	r0, r4
 8005922:	f000 fef5 	bl	8006710 <__i2b>
 8005926:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005928:	2b00      	cmp	r3, #0
 800592a:	4606      	mov	r6, r0
 800592c:	dd7c      	ble.n	8005a28 <_dtoa_r+0x8d8>
 800592e:	461a      	mov	r2, r3
 8005930:	4601      	mov	r1, r0
 8005932:	4620      	mov	r0, r4
 8005934:	f000 ffa8 	bl	8006888 <__pow5mult>
 8005938:	9b05      	ldr	r3, [sp, #20]
 800593a:	2b01      	cmp	r3, #1
 800593c:	4606      	mov	r6, r0
 800593e:	dd76      	ble.n	8005a2e <_dtoa_r+0x8de>
 8005940:	2300      	movs	r3, #0
 8005942:	9306      	str	r3, [sp, #24]
 8005944:	6933      	ldr	r3, [r6, #16]
 8005946:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800594a:	6918      	ldr	r0, [r3, #16]
 800594c:	f000 fe90 	bl	8006670 <__hi0bits>
 8005950:	f1c0 0020 	rsb	r0, r0, #32
 8005954:	9b04      	ldr	r3, [sp, #16]
 8005956:	4418      	add	r0, r3
 8005958:	f010 001f 	ands.w	r0, r0, #31
 800595c:	f000 8086 	beq.w	8005a6c <_dtoa_r+0x91c>
 8005960:	f1c0 0320 	rsb	r3, r0, #32
 8005964:	2b04      	cmp	r3, #4
 8005966:	dd7f      	ble.n	8005a68 <_dtoa_r+0x918>
 8005968:	f1c0 001c 	rsb	r0, r0, #28
 800596c:	9b04      	ldr	r3, [sp, #16]
 800596e:	4403      	add	r3, r0
 8005970:	4480      	add	r8, r0
 8005972:	4405      	add	r5, r0
 8005974:	9304      	str	r3, [sp, #16]
 8005976:	f1b8 0f00 	cmp.w	r8, #0
 800597a:	dd05      	ble.n	8005988 <_dtoa_r+0x838>
 800597c:	4659      	mov	r1, fp
 800597e:	4642      	mov	r2, r8
 8005980:	4620      	mov	r0, r4
 8005982:	f000 ffdb 	bl	800693c <__lshift>
 8005986:	4683      	mov	fp, r0
 8005988:	9b04      	ldr	r3, [sp, #16]
 800598a:	2b00      	cmp	r3, #0
 800598c:	dd05      	ble.n	800599a <_dtoa_r+0x84a>
 800598e:	4631      	mov	r1, r6
 8005990:	461a      	mov	r2, r3
 8005992:	4620      	mov	r0, r4
 8005994:	f000 ffd2 	bl	800693c <__lshift>
 8005998:	4606      	mov	r6, r0
 800599a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800599c:	2b00      	cmp	r3, #0
 800599e:	d069      	beq.n	8005a74 <_dtoa_r+0x924>
 80059a0:	4631      	mov	r1, r6
 80059a2:	4658      	mov	r0, fp
 80059a4:	f001 f836 	bl	8006a14 <__mcmp>
 80059a8:	2800      	cmp	r0, #0
 80059aa:	da63      	bge.n	8005a74 <_dtoa_r+0x924>
 80059ac:	2300      	movs	r3, #0
 80059ae:	4659      	mov	r1, fp
 80059b0:	220a      	movs	r2, #10
 80059b2:	4620      	mov	r0, r4
 80059b4:	f000 fdc8 	bl	8006548 <__multadd>
 80059b8:	9b08      	ldr	r3, [sp, #32]
 80059ba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80059be:	4683      	mov	fp, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 818f 	beq.w	8005ce4 <_dtoa_r+0xb94>
 80059c6:	4639      	mov	r1, r7
 80059c8:	2300      	movs	r3, #0
 80059ca:	220a      	movs	r2, #10
 80059cc:	4620      	mov	r0, r4
 80059ce:	f000 fdbb 	bl	8006548 <__multadd>
 80059d2:	f1b9 0f00 	cmp.w	r9, #0
 80059d6:	4607      	mov	r7, r0
 80059d8:	f300 808e 	bgt.w	8005af8 <_dtoa_r+0x9a8>
 80059dc:	9b05      	ldr	r3, [sp, #20]
 80059de:	2b02      	cmp	r3, #2
 80059e0:	dc50      	bgt.n	8005a84 <_dtoa_r+0x934>
 80059e2:	e089      	b.n	8005af8 <_dtoa_r+0x9a8>
 80059e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80059e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80059ea:	e75d      	b.n	80058a8 <_dtoa_r+0x758>
 80059ec:	9b01      	ldr	r3, [sp, #4]
 80059ee:	1e5e      	subs	r6, r3, #1
 80059f0:	9b06      	ldr	r3, [sp, #24]
 80059f2:	42b3      	cmp	r3, r6
 80059f4:	bfbf      	itttt	lt
 80059f6:	9b06      	ldrlt	r3, [sp, #24]
 80059f8:	9606      	strlt	r6, [sp, #24]
 80059fa:	1af2      	sublt	r2, r6, r3
 80059fc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80059fe:	bfb6      	itet	lt
 8005a00:	189b      	addlt	r3, r3, r2
 8005a02:	1b9e      	subge	r6, r3, r6
 8005a04:	930d      	strlt	r3, [sp, #52]	; 0x34
 8005a06:	9b01      	ldr	r3, [sp, #4]
 8005a08:	bfb8      	it	lt
 8005a0a:	2600      	movlt	r6, #0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	bfb5      	itete	lt
 8005a10:	eba8 0503 	sublt.w	r5, r8, r3
 8005a14:	9b01      	ldrge	r3, [sp, #4]
 8005a16:	2300      	movlt	r3, #0
 8005a18:	4645      	movge	r5, r8
 8005a1a:	e747      	b.n	80058ac <_dtoa_r+0x75c>
 8005a1c:	9e06      	ldr	r6, [sp, #24]
 8005a1e:	9f08      	ldr	r7, [sp, #32]
 8005a20:	4645      	mov	r5, r8
 8005a22:	e74c      	b.n	80058be <_dtoa_r+0x76e>
 8005a24:	9a06      	ldr	r2, [sp, #24]
 8005a26:	e775      	b.n	8005914 <_dtoa_r+0x7c4>
 8005a28:	9b05      	ldr	r3, [sp, #20]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	dc18      	bgt.n	8005a60 <_dtoa_r+0x910>
 8005a2e:	9b02      	ldr	r3, [sp, #8]
 8005a30:	b9b3      	cbnz	r3, 8005a60 <_dtoa_r+0x910>
 8005a32:	9b03      	ldr	r3, [sp, #12]
 8005a34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a38:	b9a3      	cbnz	r3, 8005a64 <_dtoa_r+0x914>
 8005a3a:	9b03      	ldr	r3, [sp, #12]
 8005a3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a40:	0d1b      	lsrs	r3, r3, #20
 8005a42:	051b      	lsls	r3, r3, #20
 8005a44:	b12b      	cbz	r3, 8005a52 <_dtoa_r+0x902>
 8005a46:	9b04      	ldr	r3, [sp, #16]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	9304      	str	r3, [sp, #16]
 8005a4c:	f108 0801 	add.w	r8, r8, #1
 8005a50:	2301      	movs	r3, #1
 8005a52:	9306      	str	r3, [sp, #24]
 8005a54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f47f af74 	bne.w	8005944 <_dtoa_r+0x7f4>
 8005a5c:	2001      	movs	r0, #1
 8005a5e:	e779      	b.n	8005954 <_dtoa_r+0x804>
 8005a60:	2300      	movs	r3, #0
 8005a62:	e7f6      	b.n	8005a52 <_dtoa_r+0x902>
 8005a64:	9b02      	ldr	r3, [sp, #8]
 8005a66:	e7f4      	b.n	8005a52 <_dtoa_r+0x902>
 8005a68:	d085      	beq.n	8005976 <_dtoa_r+0x826>
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	301c      	adds	r0, #28
 8005a6e:	e77d      	b.n	800596c <_dtoa_r+0x81c>
 8005a70:	40240000 	.word	0x40240000
 8005a74:	9b01      	ldr	r3, [sp, #4]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	dc38      	bgt.n	8005aec <_dtoa_r+0x99c>
 8005a7a:	9b05      	ldr	r3, [sp, #20]
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	dd35      	ble.n	8005aec <_dtoa_r+0x99c>
 8005a80:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005a84:	f1b9 0f00 	cmp.w	r9, #0
 8005a88:	d10d      	bne.n	8005aa6 <_dtoa_r+0x956>
 8005a8a:	4631      	mov	r1, r6
 8005a8c:	464b      	mov	r3, r9
 8005a8e:	2205      	movs	r2, #5
 8005a90:	4620      	mov	r0, r4
 8005a92:	f000 fd59 	bl	8006548 <__multadd>
 8005a96:	4601      	mov	r1, r0
 8005a98:	4606      	mov	r6, r0
 8005a9a:	4658      	mov	r0, fp
 8005a9c:	f000 ffba 	bl	8006a14 <__mcmp>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	f73f adbd 	bgt.w	8005620 <_dtoa_r+0x4d0>
 8005aa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005aa8:	9d00      	ldr	r5, [sp, #0]
 8005aaa:	ea6f 0a03 	mvn.w	sl, r3
 8005aae:	f04f 0800 	mov.w	r8, #0
 8005ab2:	4631      	mov	r1, r6
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	f000 fd25 	bl	8006504 <_Bfree>
 8005aba:	2f00      	cmp	r7, #0
 8005abc:	f43f aeb4 	beq.w	8005828 <_dtoa_r+0x6d8>
 8005ac0:	f1b8 0f00 	cmp.w	r8, #0
 8005ac4:	d005      	beq.n	8005ad2 <_dtoa_r+0x982>
 8005ac6:	45b8      	cmp	r8, r7
 8005ac8:	d003      	beq.n	8005ad2 <_dtoa_r+0x982>
 8005aca:	4641      	mov	r1, r8
 8005acc:	4620      	mov	r0, r4
 8005ace:	f000 fd19 	bl	8006504 <_Bfree>
 8005ad2:	4639      	mov	r1, r7
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	f000 fd15 	bl	8006504 <_Bfree>
 8005ada:	e6a5      	b.n	8005828 <_dtoa_r+0x6d8>
 8005adc:	2600      	movs	r6, #0
 8005ade:	4637      	mov	r7, r6
 8005ae0:	e7e1      	b.n	8005aa6 <_dtoa_r+0x956>
 8005ae2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005ae4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005ae8:	4637      	mov	r7, r6
 8005aea:	e599      	b.n	8005620 <_dtoa_r+0x4d0>
 8005aec:	9b08      	ldr	r3, [sp, #32]
 8005aee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	f000 80fd 	beq.w	8005cf2 <_dtoa_r+0xba2>
 8005af8:	2d00      	cmp	r5, #0
 8005afa:	dd05      	ble.n	8005b08 <_dtoa_r+0x9b8>
 8005afc:	4639      	mov	r1, r7
 8005afe:	462a      	mov	r2, r5
 8005b00:	4620      	mov	r0, r4
 8005b02:	f000 ff1b 	bl	800693c <__lshift>
 8005b06:	4607      	mov	r7, r0
 8005b08:	9b06      	ldr	r3, [sp, #24]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d05c      	beq.n	8005bc8 <_dtoa_r+0xa78>
 8005b0e:	6879      	ldr	r1, [r7, #4]
 8005b10:	4620      	mov	r0, r4
 8005b12:	f000 fcb7 	bl	8006484 <_Balloc>
 8005b16:	4605      	mov	r5, r0
 8005b18:	b928      	cbnz	r0, 8005b26 <_dtoa_r+0x9d6>
 8005b1a:	4b80      	ldr	r3, [pc, #512]	; (8005d1c <_dtoa_r+0xbcc>)
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005b22:	f7ff bb2e 	b.w	8005182 <_dtoa_r+0x32>
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	3202      	adds	r2, #2
 8005b2a:	0092      	lsls	r2, r2, #2
 8005b2c:	f107 010c 	add.w	r1, r7, #12
 8005b30:	300c      	adds	r0, #12
 8005b32:	f000 fc99 	bl	8006468 <memcpy>
 8005b36:	2201      	movs	r2, #1
 8005b38:	4629      	mov	r1, r5
 8005b3a:	4620      	mov	r0, r4
 8005b3c:	f000 fefe 	bl	800693c <__lshift>
 8005b40:	9b00      	ldr	r3, [sp, #0]
 8005b42:	3301      	adds	r3, #1
 8005b44:	9301      	str	r3, [sp, #4]
 8005b46:	9b00      	ldr	r3, [sp, #0]
 8005b48:	444b      	add	r3, r9
 8005b4a:	9307      	str	r3, [sp, #28]
 8005b4c:	9b02      	ldr	r3, [sp, #8]
 8005b4e:	f003 0301 	and.w	r3, r3, #1
 8005b52:	46b8      	mov	r8, r7
 8005b54:	9306      	str	r3, [sp, #24]
 8005b56:	4607      	mov	r7, r0
 8005b58:	9b01      	ldr	r3, [sp, #4]
 8005b5a:	4631      	mov	r1, r6
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	4658      	mov	r0, fp
 8005b60:	9302      	str	r3, [sp, #8]
 8005b62:	f7ff fa69 	bl	8005038 <quorem>
 8005b66:	4603      	mov	r3, r0
 8005b68:	3330      	adds	r3, #48	; 0x30
 8005b6a:	9004      	str	r0, [sp, #16]
 8005b6c:	4641      	mov	r1, r8
 8005b6e:	4658      	mov	r0, fp
 8005b70:	9308      	str	r3, [sp, #32]
 8005b72:	f000 ff4f 	bl	8006a14 <__mcmp>
 8005b76:	463a      	mov	r2, r7
 8005b78:	4681      	mov	r9, r0
 8005b7a:	4631      	mov	r1, r6
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	f000 ff65 	bl	8006a4c <__mdiff>
 8005b82:	68c2      	ldr	r2, [r0, #12]
 8005b84:	9b08      	ldr	r3, [sp, #32]
 8005b86:	4605      	mov	r5, r0
 8005b88:	bb02      	cbnz	r2, 8005bcc <_dtoa_r+0xa7c>
 8005b8a:	4601      	mov	r1, r0
 8005b8c:	4658      	mov	r0, fp
 8005b8e:	f000 ff41 	bl	8006a14 <__mcmp>
 8005b92:	9b08      	ldr	r3, [sp, #32]
 8005b94:	4602      	mov	r2, r0
 8005b96:	4629      	mov	r1, r5
 8005b98:	4620      	mov	r0, r4
 8005b9a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8005b9e:	f000 fcb1 	bl	8006504 <_Bfree>
 8005ba2:	9b05      	ldr	r3, [sp, #20]
 8005ba4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ba6:	9d01      	ldr	r5, [sp, #4]
 8005ba8:	ea43 0102 	orr.w	r1, r3, r2
 8005bac:	9b06      	ldr	r3, [sp, #24]
 8005bae:	430b      	orrs	r3, r1
 8005bb0:	9b08      	ldr	r3, [sp, #32]
 8005bb2:	d10d      	bne.n	8005bd0 <_dtoa_r+0xa80>
 8005bb4:	2b39      	cmp	r3, #57	; 0x39
 8005bb6:	d029      	beq.n	8005c0c <_dtoa_r+0xabc>
 8005bb8:	f1b9 0f00 	cmp.w	r9, #0
 8005bbc:	dd01      	ble.n	8005bc2 <_dtoa_r+0xa72>
 8005bbe:	9b04      	ldr	r3, [sp, #16]
 8005bc0:	3331      	adds	r3, #49	; 0x31
 8005bc2:	9a02      	ldr	r2, [sp, #8]
 8005bc4:	7013      	strb	r3, [r2, #0]
 8005bc6:	e774      	b.n	8005ab2 <_dtoa_r+0x962>
 8005bc8:	4638      	mov	r0, r7
 8005bca:	e7b9      	b.n	8005b40 <_dtoa_r+0x9f0>
 8005bcc:	2201      	movs	r2, #1
 8005bce:	e7e2      	b.n	8005b96 <_dtoa_r+0xa46>
 8005bd0:	f1b9 0f00 	cmp.w	r9, #0
 8005bd4:	db06      	blt.n	8005be4 <_dtoa_r+0xa94>
 8005bd6:	9905      	ldr	r1, [sp, #20]
 8005bd8:	ea41 0909 	orr.w	r9, r1, r9
 8005bdc:	9906      	ldr	r1, [sp, #24]
 8005bde:	ea59 0101 	orrs.w	r1, r9, r1
 8005be2:	d120      	bne.n	8005c26 <_dtoa_r+0xad6>
 8005be4:	2a00      	cmp	r2, #0
 8005be6:	ddec      	ble.n	8005bc2 <_dtoa_r+0xa72>
 8005be8:	4659      	mov	r1, fp
 8005bea:	2201      	movs	r2, #1
 8005bec:	4620      	mov	r0, r4
 8005bee:	9301      	str	r3, [sp, #4]
 8005bf0:	f000 fea4 	bl	800693c <__lshift>
 8005bf4:	4631      	mov	r1, r6
 8005bf6:	4683      	mov	fp, r0
 8005bf8:	f000 ff0c 	bl	8006a14 <__mcmp>
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	9b01      	ldr	r3, [sp, #4]
 8005c00:	dc02      	bgt.n	8005c08 <_dtoa_r+0xab8>
 8005c02:	d1de      	bne.n	8005bc2 <_dtoa_r+0xa72>
 8005c04:	07da      	lsls	r2, r3, #31
 8005c06:	d5dc      	bpl.n	8005bc2 <_dtoa_r+0xa72>
 8005c08:	2b39      	cmp	r3, #57	; 0x39
 8005c0a:	d1d8      	bne.n	8005bbe <_dtoa_r+0xa6e>
 8005c0c:	9a02      	ldr	r2, [sp, #8]
 8005c0e:	2339      	movs	r3, #57	; 0x39
 8005c10:	7013      	strb	r3, [r2, #0]
 8005c12:	462b      	mov	r3, r5
 8005c14:	461d      	mov	r5, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005c1c:	2a39      	cmp	r2, #57	; 0x39
 8005c1e:	d050      	beq.n	8005cc2 <_dtoa_r+0xb72>
 8005c20:	3201      	adds	r2, #1
 8005c22:	701a      	strb	r2, [r3, #0]
 8005c24:	e745      	b.n	8005ab2 <_dtoa_r+0x962>
 8005c26:	2a00      	cmp	r2, #0
 8005c28:	dd03      	ble.n	8005c32 <_dtoa_r+0xae2>
 8005c2a:	2b39      	cmp	r3, #57	; 0x39
 8005c2c:	d0ee      	beq.n	8005c0c <_dtoa_r+0xabc>
 8005c2e:	3301      	adds	r3, #1
 8005c30:	e7c7      	b.n	8005bc2 <_dtoa_r+0xa72>
 8005c32:	9a01      	ldr	r2, [sp, #4]
 8005c34:	9907      	ldr	r1, [sp, #28]
 8005c36:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005c3a:	428a      	cmp	r2, r1
 8005c3c:	d02a      	beq.n	8005c94 <_dtoa_r+0xb44>
 8005c3e:	4659      	mov	r1, fp
 8005c40:	2300      	movs	r3, #0
 8005c42:	220a      	movs	r2, #10
 8005c44:	4620      	mov	r0, r4
 8005c46:	f000 fc7f 	bl	8006548 <__multadd>
 8005c4a:	45b8      	cmp	r8, r7
 8005c4c:	4683      	mov	fp, r0
 8005c4e:	f04f 0300 	mov.w	r3, #0
 8005c52:	f04f 020a 	mov.w	r2, #10
 8005c56:	4641      	mov	r1, r8
 8005c58:	4620      	mov	r0, r4
 8005c5a:	d107      	bne.n	8005c6c <_dtoa_r+0xb1c>
 8005c5c:	f000 fc74 	bl	8006548 <__multadd>
 8005c60:	4680      	mov	r8, r0
 8005c62:	4607      	mov	r7, r0
 8005c64:	9b01      	ldr	r3, [sp, #4]
 8005c66:	3301      	adds	r3, #1
 8005c68:	9301      	str	r3, [sp, #4]
 8005c6a:	e775      	b.n	8005b58 <_dtoa_r+0xa08>
 8005c6c:	f000 fc6c 	bl	8006548 <__multadd>
 8005c70:	4639      	mov	r1, r7
 8005c72:	4680      	mov	r8, r0
 8005c74:	2300      	movs	r3, #0
 8005c76:	220a      	movs	r2, #10
 8005c78:	4620      	mov	r0, r4
 8005c7a:	f000 fc65 	bl	8006548 <__multadd>
 8005c7e:	4607      	mov	r7, r0
 8005c80:	e7f0      	b.n	8005c64 <_dtoa_r+0xb14>
 8005c82:	f1b9 0f00 	cmp.w	r9, #0
 8005c86:	9a00      	ldr	r2, [sp, #0]
 8005c88:	bfcc      	ite	gt
 8005c8a:	464d      	movgt	r5, r9
 8005c8c:	2501      	movle	r5, #1
 8005c8e:	4415      	add	r5, r2
 8005c90:	f04f 0800 	mov.w	r8, #0
 8005c94:	4659      	mov	r1, fp
 8005c96:	2201      	movs	r2, #1
 8005c98:	4620      	mov	r0, r4
 8005c9a:	9301      	str	r3, [sp, #4]
 8005c9c:	f000 fe4e 	bl	800693c <__lshift>
 8005ca0:	4631      	mov	r1, r6
 8005ca2:	4683      	mov	fp, r0
 8005ca4:	f000 feb6 	bl	8006a14 <__mcmp>
 8005ca8:	2800      	cmp	r0, #0
 8005caa:	dcb2      	bgt.n	8005c12 <_dtoa_r+0xac2>
 8005cac:	d102      	bne.n	8005cb4 <_dtoa_r+0xb64>
 8005cae:	9b01      	ldr	r3, [sp, #4]
 8005cb0:	07db      	lsls	r3, r3, #31
 8005cb2:	d4ae      	bmi.n	8005c12 <_dtoa_r+0xac2>
 8005cb4:	462b      	mov	r3, r5
 8005cb6:	461d      	mov	r5, r3
 8005cb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cbc:	2a30      	cmp	r2, #48	; 0x30
 8005cbe:	d0fa      	beq.n	8005cb6 <_dtoa_r+0xb66>
 8005cc0:	e6f7      	b.n	8005ab2 <_dtoa_r+0x962>
 8005cc2:	9a00      	ldr	r2, [sp, #0]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d1a5      	bne.n	8005c14 <_dtoa_r+0xac4>
 8005cc8:	f10a 0a01 	add.w	sl, sl, #1
 8005ccc:	2331      	movs	r3, #49	; 0x31
 8005cce:	e779      	b.n	8005bc4 <_dtoa_r+0xa74>
 8005cd0:	4b13      	ldr	r3, [pc, #76]	; (8005d20 <_dtoa_r+0xbd0>)
 8005cd2:	f7ff baaf 	b.w	8005234 <_dtoa_r+0xe4>
 8005cd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f47f aa86 	bne.w	80051ea <_dtoa_r+0x9a>
 8005cde:	4b11      	ldr	r3, [pc, #68]	; (8005d24 <_dtoa_r+0xbd4>)
 8005ce0:	f7ff baa8 	b.w	8005234 <_dtoa_r+0xe4>
 8005ce4:	f1b9 0f00 	cmp.w	r9, #0
 8005ce8:	dc03      	bgt.n	8005cf2 <_dtoa_r+0xba2>
 8005cea:	9b05      	ldr	r3, [sp, #20]
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	f73f aec9 	bgt.w	8005a84 <_dtoa_r+0x934>
 8005cf2:	9d00      	ldr	r5, [sp, #0]
 8005cf4:	4631      	mov	r1, r6
 8005cf6:	4658      	mov	r0, fp
 8005cf8:	f7ff f99e 	bl	8005038 <quorem>
 8005cfc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005d00:	f805 3b01 	strb.w	r3, [r5], #1
 8005d04:	9a00      	ldr	r2, [sp, #0]
 8005d06:	1aaa      	subs	r2, r5, r2
 8005d08:	4591      	cmp	r9, r2
 8005d0a:	ddba      	ble.n	8005c82 <_dtoa_r+0xb32>
 8005d0c:	4659      	mov	r1, fp
 8005d0e:	2300      	movs	r3, #0
 8005d10:	220a      	movs	r2, #10
 8005d12:	4620      	mov	r0, r4
 8005d14:	f000 fc18 	bl	8006548 <__multadd>
 8005d18:	4683      	mov	fp, r0
 8005d1a:	e7eb      	b.n	8005cf4 <_dtoa_r+0xba4>
 8005d1c:	0800888c 	.word	0x0800888c
 8005d20:	08008a91 	.word	0x08008a91
 8005d24:	08008809 	.word	0x08008809

08005d28 <rshift>:
 8005d28:	6903      	ldr	r3, [r0, #16]
 8005d2a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005d2e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005d32:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005d36:	f100 0414 	add.w	r4, r0, #20
 8005d3a:	dd45      	ble.n	8005dc8 <rshift+0xa0>
 8005d3c:	f011 011f 	ands.w	r1, r1, #31
 8005d40:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005d44:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005d48:	d10c      	bne.n	8005d64 <rshift+0x3c>
 8005d4a:	f100 0710 	add.w	r7, r0, #16
 8005d4e:	4629      	mov	r1, r5
 8005d50:	42b1      	cmp	r1, r6
 8005d52:	d334      	bcc.n	8005dbe <rshift+0x96>
 8005d54:	1a9b      	subs	r3, r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	1eea      	subs	r2, r5, #3
 8005d5a:	4296      	cmp	r6, r2
 8005d5c:	bf38      	it	cc
 8005d5e:	2300      	movcc	r3, #0
 8005d60:	4423      	add	r3, r4
 8005d62:	e015      	b.n	8005d90 <rshift+0x68>
 8005d64:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005d68:	f1c1 0820 	rsb	r8, r1, #32
 8005d6c:	40cf      	lsrs	r7, r1
 8005d6e:	f105 0e04 	add.w	lr, r5, #4
 8005d72:	46a1      	mov	r9, r4
 8005d74:	4576      	cmp	r6, lr
 8005d76:	46f4      	mov	ip, lr
 8005d78:	d815      	bhi.n	8005da6 <rshift+0x7e>
 8005d7a:	1a9b      	subs	r3, r3, r2
 8005d7c:	009a      	lsls	r2, r3, #2
 8005d7e:	3a04      	subs	r2, #4
 8005d80:	3501      	adds	r5, #1
 8005d82:	42ae      	cmp	r6, r5
 8005d84:	bf38      	it	cc
 8005d86:	2200      	movcc	r2, #0
 8005d88:	18a3      	adds	r3, r4, r2
 8005d8a:	50a7      	str	r7, [r4, r2]
 8005d8c:	b107      	cbz	r7, 8005d90 <rshift+0x68>
 8005d8e:	3304      	adds	r3, #4
 8005d90:	1b1a      	subs	r2, r3, r4
 8005d92:	42a3      	cmp	r3, r4
 8005d94:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005d98:	bf08      	it	eq
 8005d9a:	2300      	moveq	r3, #0
 8005d9c:	6102      	str	r2, [r0, #16]
 8005d9e:	bf08      	it	eq
 8005da0:	6143      	streq	r3, [r0, #20]
 8005da2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005da6:	f8dc c000 	ldr.w	ip, [ip]
 8005daa:	fa0c fc08 	lsl.w	ip, ip, r8
 8005dae:	ea4c 0707 	orr.w	r7, ip, r7
 8005db2:	f849 7b04 	str.w	r7, [r9], #4
 8005db6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005dba:	40cf      	lsrs	r7, r1
 8005dbc:	e7da      	b.n	8005d74 <rshift+0x4c>
 8005dbe:	f851 cb04 	ldr.w	ip, [r1], #4
 8005dc2:	f847 cf04 	str.w	ip, [r7, #4]!
 8005dc6:	e7c3      	b.n	8005d50 <rshift+0x28>
 8005dc8:	4623      	mov	r3, r4
 8005dca:	e7e1      	b.n	8005d90 <rshift+0x68>

08005dcc <__hexdig_fun>:
 8005dcc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005dd0:	2b09      	cmp	r3, #9
 8005dd2:	d802      	bhi.n	8005dda <__hexdig_fun+0xe>
 8005dd4:	3820      	subs	r0, #32
 8005dd6:	b2c0      	uxtb	r0, r0
 8005dd8:	4770      	bx	lr
 8005dda:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005dde:	2b05      	cmp	r3, #5
 8005de0:	d801      	bhi.n	8005de6 <__hexdig_fun+0x1a>
 8005de2:	3847      	subs	r0, #71	; 0x47
 8005de4:	e7f7      	b.n	8005dd6 <__hexdig_fun+0xa>
 8005de6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005dea:	2b05      	cmp	r3, #5
 8005dec:	d801      	bhi.n	8005df2 <__hexdig_fun+0x26>
 8005dee:	3827      	subs	r0, #39	; 0x27
 8005df0:	e7f1      	b.n	8005dd6 <__hexdig_fun+0xa>
 8005df2:	2000      	movs	r0, #0
 8005df4:	4770      	bx	lr
	...

08005df8 <__gethex>:
 8005df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dfc:	ed2d 8b02 	vpush	{d8}
 8005e00:	b089      	sub	sp, #36	; 0x24
 8005e02:	ee08 0a10 	vmov	s16, r0
 8005e06:	9304      	str	r3, [sp, #16]
 8005e08:	4bbc      	ldr	r3, [pc, #752]	; (80060fc <__gethex+0x304>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	9301      	str	r3, [sp, #4]
 8005e0e:	4618      	mov	r0, r3
 8005e10:	468b      	mov	fp, r1
 8005e12:	4690      	mov	r8, r2
 8005e14:	f7fa f9ec 	bl	80001f0 <strlen>
 8005e18:	9b01      	ldr	r3, [sp, #4]
 8005e1a:	f8db 2000 	ldr.w	r2, [fp]
 8005e1e:	4403      	add	r3, r0
 8005e20:	4682      	mov	sl, r0
 8005e22:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005e26:	9305      	str	r3, [sp, #20]
 8005e28:	1c93      	adds	r3, r2, #2
 8005e2a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005e2e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005e32:	32fe      	adds	r2, #254	; 0xfe
 8005e34:	18d1      	adds	r1, r2, r3
 8005e36:	461f      	mov	r7, r3
 8005e38:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005e3c:	9100      	str	r1, [sp, #0]
 8005e3e:	2830      	cmp	r0, #48	; 0x30
 8005e40:	d0f8      	beq.n	8005e34 <__gethex+0x3c>
 8005e42:	f7ff ffc3 	bl	8005dcc <__hexdig_fun>
 8005e46:	4604      	mov	r4, r0
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	d13a      	bne.n	8005ec2 <__gethex+0xca>
 8005e4c:	9901      	ldr	r1, [sp, #4]
 8005e4e:	4652      	mov	r2, sl
 8005e50:	4638      	mov	r0, r7
 8005e52:	f001 fd6b 	bl	800792c <strncmp>
 8005e56:	4605      	mov	r5, r0
 8005e58:	2800      	cmp	r0, #0
 8005e5a:	d168      	bne.n	8005f2e <__gethex+0x136>
 8005e5c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005e60:	eb07 060a 	add.w	r6, r7, sl
 8005e64:	f7ff ffb2 	bl	8005dcc <__hexdig_fun>
 8005e68:	2800      	cmp	r0, #0
 8005e6a:	d062      	beq.n	8005f32 <__gethex+0x13a>
 8005e6c:	4633      	mov	r3, r6
 8005e6e:	7818      	ldrb	r0, [r3, #0]
 8005e70:	2830      	cmp	r0, #48	; 0x30
 8005e72:	461f      	mov	r7, r3
 8005e74:	f103 0301 	add.w	r3, r3, #1
 8005e78:	d0f9      	beq.n	8005e6e <__gethex+0x76>
 8005e7a:	f7ff ffa7 	bl	8005dcc <__hexdig_fun>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	fab0 f480 	clz	r4, r0
 8005e84:	0964      	lsrs	r4, r4, #5
 8005e86:	4635      	mov	r5, r6
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	463a      	mov	r2, r7
 8005e8c:	4616      	mov	r6, r2
 8005e8e:	3201      	adds	r2, #1
 8005e90:	7830      	ldrb	r0, [r6, #0]
 8005e92:	f7ff ff9b 	bl	8005dcc <__hexdig_fun>
 8005e96:	2800      	cmp	r0, #0
 8005e98:	d1f8      	bne.n	8005e8c <__gethex+0x94>
 8005e9a:	9901      	ldr	r1, [sp, #4]
 8005e9c:	4652      	mov	r2, sl
 8005e9e:	4630      	mov	r0, r6
 8005ea0:	f001 fd44 	bl	800792c <strncmp>
 8005ea4:	b980      	cbnz	r0, 8005ec8 <__gethex+0xd0>
 8005ea6:	b94d      	cbnz	r5, 8005ebc <__gethex+0xc4>
 8005ea8:	eb06 050a 	add.w	r5, r6, sl
 8005eac:	462a      	mov	r2, r5
 8005eae:	4616      	mov	r6, r2
 8005eb0:	3201      	adds	r2, #1
 8005eb2:	7830      	ldrb	r0, [r6, #0]
 8005eb4:	f7ff ff8a 	bl	8005dcc <__hexdig_fun>
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	d1f8      	bne.n	8005eae <__gethex+0xb6>
 8005ebc:	1bad      	subs	r5, r5, r6
 8005ebe:	00ad      	lsls	r5, r5, #2
 8005ec0:	e004      	b.n	8005ecc <__gethex+0xd4>
 8005ec2:	2400      	movs	r4, #0
 8005ec4:	4625      	mov	r5, r4
 8005ec6:	e7e0      	b.n	8005e8a <__gethex+0x92>
 8005ec8:	2d00      	cmp	r5, #0
 8005eca:	d1f7      	bne.n	8005ebc <__gethex+0xc4>
 8005ecc:	7833      	ldrb	r3, [r6, #0]
 8005ece:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005ed2:	2b50      	cmp	r3, #80	; 0x50
 8005ed4:	d13b      	bne.n	8005f4e <__gethex+0x156>
 8005ed6:	7873      	ldrb	r3, [r6, #1]
 8005ed8:	2b2b      	cmp	r3, #43	; 0x2b
 8005eda:	d02c      	beq.n	8005f36 <__gethex+0x13e>
 8005edc:	2b2d      	cmp	r3, #45	; 0x2d
 8005ede:	d02e      	beq.n	8005f3e <__gethex+0x146>
 8005ee0:	1c71      	adds	r1, r6, #1
 8005ee2:	f04f 0900 	mov.w	r9, #0
 8005ee6:	7808      	ldrb	r0, [r1, #0]
 8005ee8:	f7ff ff70 	bl	8005dcc <__hexdig_fun>
 8005eec:	1e43      	subs	r3, r0, #1
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	2b18      	cmp	r3, #24
 8005ef2:	d82c      	bhi.n	8005f4e <__gethex+0x156>
 8005ef4:	f1a0 0210 	sub.w	r2, r0, #16
 8005ef8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005efc:	f7ff ff66 	bl	8005dcc <__hexdig_fun>
 8005f00:	1e43      	subs	r3, r0, #1
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	2b18      	cmp	r3, #24
 8005f06:	d91d      	bls.n	8005f44 <__gethex+0x14c>
 8005f08:	f1b9 0f00 	cmp.w	r9, #0
 8005f0c:	d000      	beq.n	8005f10 <__gethex+0x118>
 8005f0e:	4252      	negs	r2, r2
 8005f10:	4415      	add	r5, r2
 8005f12:	f8cb 1000 	str.w	r1, [fp]
 8005f16:	b1e4      	cbz	r4, 8005f52 <__gethex+0x15a>
 8005f18:	9b00      	ldr	r3, [sp, #0]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	bf14      	ite	ne
 8005f1e:	2700      	movne	r7, #0
 8005f20:	2706      	moveq	r7, #6
 8005f22:	4638      	mov	r0, r7
 8005f24:	b009      	add	sp, #36	; 0x24
 8005f26:	ecbd 8b02 	vpop	{d8}
 8005f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f2e:	463e      	mov	r6, r7
 8005f30:	4625      	mov	r5, r4
 8005f32:	2401      	movs	r4, #1
 8005f34:	e7ca      	b.n	8005ecc <__gethex+0xd4>
 8005f36:	f04f 0900 	mov.w	r9, #0
 8005f3a:	1cb1      	adds	r1, r6, #2
 8005f3c:	e7d3      	b.n	8005ee6 <__gethex+0xee>
 8005f3e:	f04f 0901 	mov.w	r9, #1
 8005f42:	e7fa      	b.n	8005f3a <__gethex+0x142>
 8005f44:	230a      	movs	r3, #10
 8005f46:	fb03 0202 	mla	r2, r3, r2, r0
 8005f4a:	3a10      	subs	r2, #16
 8005f4c:	e7d4      	b.n	8005ef8 <__gethex+0x100>
 8005f4e:	4631      	mov	r1, r6
 8005f50:	e7df      	b.n	8005f12 <__gethex+0x11a>
 8005f52:	1bf3      	subs	r3, r6, r7
 8005f54:	3b01      	subs	r3, #1
 8005f56:	4621      	mov	r1, r4
 8005f58:	2b07      	cmp	r3, #7
 8005f5a:	dc0b      	bgt.n	8005f74 <__gethex+0x17c>
 8005f5c:	ee18 0a10 	vmov	r0, s16
 8005f60:	f000 fa90 	bl	8006484 <_Balloc>
 8005f64:	4604      	mov	r4, r0
 8005f66:	b940      	cbnz	r0, 8005f7a <__gethex+0x182>
 8005f68:	4b65      	ldr	r3, [pc, #404]	; (8006100 <__gethex+0x308>)
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	21de      	movs	r1, #222	; 0xde
 8005f6e:	4865      	ldr	r0, [pc, #404]	; (8006104 <__gethex+0x30c>)
 8005f70:	f001 fdb4 	bl	8007adc <__assert_func>
 8005f74:	3101      	adds	r1, #1
 8005f76:	105b      	asrs	r3, r3, #1
 8005f78:	e7ee      	b.n	8005f58 <__gethex+0x160>
 8005f7a:	f100 0914 	add.w	r9, r0, #20
 8005f7e:	f04f 0b00 	mov.w	fp, #0
 8005f82:	f1ca 0301 	rsb	r3, sl, #1
 8005f86:	f8cd 9008 	str.w	r9, [sp, #8]
 8005f8a:	f8cd b000 	str.w	fp, [sp]
 8005f8e:	9306      	str	r3, [sp, #24]
 8005f90:	42b7      	cmp	r7, r6
 8005f92:	d340      	bcc.n	8006016 <__gethex+0x21e>
 8005f94:	9802      	ldr	r0, [sp, #8]
 8005f96:	9b00      	ldr	r3, [sp, #0]
 8005f98:	f840 3b04 	str.w	r3, [r0], #4
 8005f9c:	eba0 0009 	sub.w	r0, r0, r9
 8005fa0:	1080      	asrs	r0, r0, #2
 8005fa2:	0146      	lsls	r6, r0, #5
 8005fa4:	6120      	str	r0, [r4, #16]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 fb62 	bl	8006670 <__hi0bits>
 8005fac:	1a30      	subs	r0, r6, r0
 8005fae:	f8d8 6000 	ldr.w	r6, [r8]
 8005fb2:	42b0      	cmp	r0, r6
 8005fb4:	dd63      	ble.n	800607e <__gethex+0x286>
 8005fb6:	1b87      	subs	r7, r0, r6
 8005fb8:	4639      	mov	r1, r7
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 fefc 	bl	8006db8 <__any_on>
 8005fc0:	4682      	mov	sl, r0
 8005fc2:	b1a8      	cbz	r0, 8005ff0 <__gethex+0x1f8>
 8005fc4:	1e7b      	subs	r3, r7, #1
 8005fc6:	1159      	asrs	r1, r3, #5
 8005fc8:	f003 021f 	and.w	r2, r3, #31
 8005fcc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005fd0:	f04f 0a01 	mov.w	sl, #1
 8005fd4:	fa0a f202 	lsl.w	r2, sl, r2
 8005fd8:	420a      	tst	r2, r1
 8005fda:	d009      	beq.n	8005ff0 <__gethex+0x1f8>
 8005fdc:	4553      	cmp	r3, sl
 8005fde:	dd05      	ble.n	8005fec <__gethex+0x1f4>
 8005fe0:	1eb9      	subs	r1, r7, #2
 8005fe2:	4620      	mov	r0, r4
 8005fe4:	f000 fee8 	bl	8006db8 <__any_on>
 8005fe8:	2800      	cmp	r0, #0
 8005fea:	d145      	bne.n	8006078 <__gethex+0x280>
 8005fec:	f04f 0a02 	mov.w	sl, #2
 8005ff0:	4639      	mov	r1, r7
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	f7ff fe98 	bl	8005d28 <rshift>
 8005ff8:	443d      	add	r5, r7
 8005ffa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005ffe:	42ab      	cmp	r3, r5
 8006000:	da4c      	bge.n	800609c <__gethex+0x2a4>
 8006002:	ee18 0a10 	vmov	r0, s16
 8006006:	4621      	mov	r1, r4
 8006008:	f000 fa7c 	bl	8006504 <_Bfree>
 800600c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800600e:	2300      	movs	r3, #0
 8006010:	6013      	str	r3, [r2, #0]
 8006012:	27a3      	movs	r7, #163	; 0xa3
 8006014:	e785      	b.n	8005f22 <__gethex+0x12a>
 8006016:	1e73      	subs	r3, r6, #1
 8006018:	9a05      	ldr	r2, [sp, #20]
 800601a:	9303      	str	r3, [sp, #12]
 800601c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006020:	4293      	cmp	r3, r2
 8006022:	d019      	beq.n	8006058 <__gethex+0x260>
 8006024:	f1bb 0f20 	cmp.w	fp, #32
 8006028:	d107      	bne.n	800603a <__gethex+0x242>
 800602a:	9b02      	ldr	r3, [sp, #8]
 800602c:	9a00      	ldr	r2, [sp, #0]
 800602e:	f843 2b04 	str.w	r2, [r3], #4
 8006032:	9302      	str	r3, [sp, #8]
 8006034:	2300      	movs	r3, #0
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	469b      	mov	fp, r3
 800603a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800603e:	f7ff fec5 	bl	8005dcc <__hexdig_fun>
 8006042:	9b00      	ldr	r3, [sp, #0]
 8006044:	f000 000f 	and.w	r0, r0, #15
 8006048:	fa00 f00b 	lsl.w	r0, r0, fp
 800604c:	4303      	orrs	r3, r0
 800604e:	9300      	str	r3, [sp, #0]
 8006050:	f10b 0b04 	add.w	fp, fp, #4
 8006054:	9b03      	ldr	r3, [sp, #12]
 8006056:	e00d      	b.n	8006074 <__gethex+0x27c>
 8006058:	9b03      	ldr	r3, [sp, #12]
 800605a:	9a06      	ldr	r2, [sp, #24]
 800605c:	4413      	add	r3, r2
 800605e:	42bb      	cmp	r3, r7
 8006060:	d3e0      	bcc.n	8006024 <__gethex+0x22c>
 8006062:	4618      	mov	r0, r3
 8006064:	9901      	ldr	r1, [sp, #4]
 8006066:	9307      	str	r3, [sp, #28]
 8006068:	4652      	mov	r2, sl
 800606a:	f001 fc5f 	bl	800792c <strncmp>
 800606e:	9b07      	ldr	r3, [sp, #28]
 8006070:	2800      	cmp	r0, #0
 8006072:	d1d7      	bne.n	8006024 <__gethex+0x22c>
 8006074:	461e      	mov	r6, r3
 8006076:	e78b      	b.n	8005f90 <__gethex+0x198>
 8006078:	f04f 0a03 	mov.w	sl, #3
 800607c:	e7b8      	b.n	8005ff0 <__gethex+0x1f8>
 800607e:	da0a      	bge.n	8006096 <__gethex+0x29e>
 8006080:	1a37      	subs	r7, r6, r0
 8006082:	4621      	mov	r1, r4
 8006084:	ee18 0a10 	vmov	r0, s16
 8006088:	463a      	mov	r2, r7
 800608a:	f000 fc57 	bl	800693c <__lshift>
 800608e:	1bed      	subs	r5, r5, r7
 8006090:	4604      	mov	r4, r0
 8006092:	f100 0914 	add.w	r9, r0, #20
 8006096:	f04f 0a00 	mov.w	sl, #0
 800609a:	e7ae      	b.n	8005ffa <__gethex+0x202>
 800609c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80060a0:	42a8      	cmp	r0, r5
 80060a2:	dd72      	ble.n	800618a <__gethex+0x392>
 80060a4:	1b45      	subs	r5, r0, r5
 80060a6:	42ae      	cmp	r6, r5
 80060a8:	dc36      	bgt.n	8006118 <__gethex+0x320>
 80060aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80060ae:	2b02      	cmp	r3, #2
 80060b0:	d02a      	beq.n	8006108 <__gethex+0x310>
 80060b2:	2b03      	cmp	r3, #3
 80060b4:	d02c      	beq.n	8006110 <__gethex+0x318>
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d115      	bne.n	80060e6 <__gethex+0x2ee>
 80060ba:	42ae      	cmp	r6, r5
 80060bc:	d113      	bne.n	80060e6 <__gethex+0x2ee>
 80060be:	2e01      	cmp	r6, #1
 80060c0:	d10b      	bne.n	80060da <__gethex+0x2e2>
 80060c2:	9a04      	ldr	r2, [sp, #16]
 80060c4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80060c8:	6013      	str	r3, [r2, #0]
 80060ca:	2301      	movs	r3, #1
 80060cc:	6123      	str	r3, [r4, #16]
 80060ce:	f8c9 3000 	str.w	r3, [r9]
 80060d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80060d4:	2762      	movs	r7, #98	; 0x62
 80060d6:	601c      	str	r4, [r3, #0]
 80060d8:	e723      	b.n	8005f22 <__gethex+0x12a>
 80060da:	1e71      	subs	r1, r6, #1
 80060dc:	4620      	mov	r0, r4
 80060de:	f000 fe6b 	bl	8006db8 <__any_on>
 80060e2:	2800      	cmp	r0, #0
 80060e4:	d1ed      	bne.n	80060c2 <__gethex+0x2ca>
 80060e6:	ee18 0a10 	vmov	r0, s16
 80060ea:	4621      	mov	r1, r4
 80060ec:	f000 fa0a 	bl	8006504 <_Bfree>
 80060f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80060f2:	2300      	movs	r3, #0
 80060f4:	6013      	str	r3, [r2, #0]
 80060f6:	2750      	movs	r7, #80	; 0x50
 80060f8:	e713      	b.n	8005f22 <__gethex+0x12a>
 80060fa:	bf00      	nop
 80060fc:	08008908 	.word	0x08008908
 8006100:	0800888c 	.word	0x0800888c
 8006104:	0800889d 	.word	0x0800889d
 8006108:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1eb      	bne.n	80060e6 <__gethex+0x2ee>
 800610e:	e7d8      	b.n	80060c2 <__gethex+0x2ca>
 8006110:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1d5      	bne.n	80060c2 <__gethex+0x2ca>
 8006116:	e7e6      	b.n	80060e6 <__gethex+0x2ee>
 8006118:	1e6f      	subs	r7, r5, #1
 800611a:	f1ba 0f00 	cmp.w	sl, #0
 800611e:	d131      	bne.n	8006184 <__gethex+0x38c>
 8006120:	b127      	cbz	r7, 800612c <__gethex+0x334>
 8006122:	4639      	mov	r1, r7
 8006124:	4620      	mov	r0, r4
 8006126:	f000 fe47 	bl	8006db8 <__any_on>
 800612a:	4682      	mov	sl, r0
 800612c:	117b      	asrs	r3, r7, #5
 800612e:	2101      	movs	r1, #1
 8006130:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006134:	f007 071f 	and.w	r7, r7, #31
 8006138:	fa01 f707 	lsl.w	r7, r1, r7
 800613c:	421f      	tst	r7, r3
 800613e:	4629      	mov	r1, r5
 8006140:	4620      	mov	r0, r4
 8006142:	bf18      	it	ne
 8006144:	f04a 0a02 	orrne.w	sl, sl, #2
 8006148:	1b76      	subs	r6, r6, r5
 800614a:	f7ff fded 	bl	8005d28 <rshift>
 800614e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006152:	2702      	movs	r7, #2
 8006154:	f1ba 0f00 	cmp.w	sl, #0
 8006158:	d048      	beq.n	80061ec <__gethex+0x3f4>
 800615a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800615e:	2b02      	cmp	r3, #2
 8006160:	d015      	beq.n	800618e <__gethex+0x396>
 8006162:	2b03      	cmp	r3, #3
 8006164:	d017      	beq.n	8006196 <__gethex+0x39e>
 8006166:	2b01      	cmp	r3, #1
 8006168:	d109      	bne.n	800617e <__gethex+0x386>
 800616a:	f01a 0f02 	tst.w	sl, #2
 800616e:	d006      	beq.n	800617e <__gethex+0x386>
 8006170:	f8d9 0000 	ldr.w	r0, [r9]
 8006174:	ea4a 0a00 	orr.w	sl, sl, r0
 8006178:	f01a 0f01 	tst.w	sl, #1
 800617c:	d10e      	bne.n	800619c <__gethex+0x3a4>
 800617e:	f047 0710 	orr.w	r7, r7, #16
 8006182:	e033      	b.n	80061ec <__gethex+0x3f4>
 8006184:	f04f 0a01 	mov.w	sl, #1
 8006188:	e7d0      	b.n	800612c <__gethex+0x334>
 800618a:	2701      	movs	r7, #1
 800618c:	e7e2      	b.n	8006154 <__gethex+0x35c>
 800618e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006190:	f1c3 0301 	rsb	r3, r3, #1
 8006194:	9315      	str	r3, [sp, #84]	; 0x54
 8006196:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006198:	2b00      	cmp	r3, #0
 800619a:	d0f0      	beq.n	800617e <__gethex+0x386>
 800619c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80061a0:	f104 0314 	add.w	r3, r4, #20
 80061a4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80061a8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80061ac:	f04f 0c00 	mov.w	ip, #0
 80061b0:	4618      	mov	r0, r3
 80061b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80061b6:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80061ba:	d01c      	beq.n	80061f6 <__gethex+0x3fe>
 80061bc:	3201      	adds	r2, #1
 80061be:	6002      	str	r2, [r0, #0]
 80061c0:	2f02      	cmp	r7, #2
 80061c2:	f104 0314 	add.w	r3, r4, #20
 80061c6:	d13f      	bne.n	8006248 <__gethex+0x450>
 80061c8:	f8d8 2000 	ldr.w	r2, [r8]
 80061cc:	3a01      	subs	r2, #1
 80061ce:	42b2      	cmp	r2, r6
 80061d0:	d10a      	bne.n	80061e8 <__gethex+0x3f0>
 80061d2:	1171      	asrs	r1, r6, #5
 80061d4:	2201      	movs	r2, #1
 80061d6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80061da:	f006 061f 	and.w	r6, r6, #31
 80061de:	fa02 f606 	lsl.w	r6, r2, r6
 80061e2:	421e      	tst	r6, r3
 80061e4:	bf18      	it	ne
 80061e6:	4617      	movne	r7, r2
 80061e8:	f047 0720 	orr.w	r7, r7, #32
 80061ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80061ee:	601c      	str	r4, [r3, #0]
 80061f0:	9b04      	ldr	r3, [sp, #16]
 80061f2:	601d      	str	r5, [r3, #0]
 80061f4:	e695      	b.n	8005f22 <__gethex+0x12a>
 80061f6:	4299      	cmp	r1, r3
 80061f8:	f843 cc04 	str.w	ip, [r3, #-4]
 80061fc:	d8d8      	bhi.n	80061b0 <__gethex+0x3b8>
 80061fe:	68a3      	ldr	r3, [r4, #8]
 8006200:	459b      	cmp	fp, r3
 8006202:	db19      	blt.n	8006238 <__gethex+0x440>
 8006204:	6861      	ldr	r1, [r4, #4]
 8006206:	ee18 0a10 	vmov	r0, s16
 800620a:	3101      	adds	r1, #1
 800620c:	f000 f93a 	bl	8006484 <_Balloc>
 8006210:	4681      	mov	r9, r0
 8006212:	b918      	cbnz	r0, 800621c <__gethex+0x424>
 8006214:	4b1a      	ldr	r3, [pc, #104]	; (8006280 <__gethex+0x488>)
 8006216:	4602      	mov	r2, r0
 8006218:	2184      	movs	r1, #132	; 0x84
 800621a:	e6a8      	b.n	8005f6e <__gethex+0x176>
 800621c:	6922      	ldr	r2, [r4, #16]
 800621e:	3202      	adds	r2, #2
 8006220:	f104 010c 	add.w	r1, r4, #12
 8006224:	0092      	lsls	r2, r2, #2
 8006226:	300c      	adds	r0, #12
 8006228:	f000 f91e 	bl	8006468 <memcpy>
 800622c:	4621      	mov	r1, r4
 800622e:	ee18 0a10 	vmov	r0, s16
 8006232:	f000 f967 	bl	8006504 <_Bfree>
 8006236:	464c      	mov	r4, r9
 8006238:	6923      	ldr	r3, [r4, #16]
 800623a:	1c5a      	adds	r2, r3, #1
 800623c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006240:	6122      	str	r2, [r4, #16]
 8006242:	2201      	movs	r2, #1
 8006244:	615a      	str	r2, [r3, #20]
 8006246:	e7bb      	b.n	80061c0 <__gethex+0x3c8>
 8006248:	6922      	ldr	r2, [r4, #16]
 800624a:	455a      	cmp	r2, fp
 800624c:	dd0b      	ble.n	8006266 <__gethex+0x46e>
 800624e:	2101      	movs	r1, #1
 8006250:	4620      	mov	r0, r4
 8006252:	f7ff fd69 	bl	8005d28 <rshift>
 8006256:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800625a:	3501      	adds	r5, #1
 800625c:	42ab      	cmp	r3, r5
 800625e:	f6ff aed0 	blt.w	8006002 <__gethex+0x20a>
 8006262:	2701      	movs	r7, #1
 8006264:	e7c0      	b.n	80061e8 <__gethex+0x3f0>
 8006266:	f016 061f 	ands.w	r6, r6, #31
 800626a:	d0fa      	beq.n	8006262 <__gethex+0x46a>
 800626c:	449a      	add	sl, r3
 800626e:	f1c6 0620 	rsb	r6, r6, #32
 8006272:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006276:	f000 f9fb 	bl	8006670 <__hi0bits>
 800627a:	42b0      	cmp	r0, r6
 800627c:	dbe7      	blt.n	800624e <__gethex+0x456>
 800627e:	e7f0      	b.n	8006262 <__gethex+0x46a>
 8006280:	0800888c 	.word	0x0800888c

08006284 <L_shift>:
 8006284:	f1c2 0208 	rsb	r2, r2, #8
 8006288:	0092      	lsls	r2, r2, #2
 800628a:	b570      	push	{r4, r5, r6, lr}
 800628c:	f1c2 0620 	rsb	r6, r2, #32
 8006290:	6843      	ldr	r3, [r0, #4]
 8006292:	6804      	ldr	r4, [r0, #0]
 8006294:	fa03 f506 	lsl.w	r5, r3, r6
 8006298:	432c      	orrs	r4, r5
 800629a:	40d3      	lsrs	r3, r2
 800629c:	6004      	str	r4, [r0, #0]
 800629e:	f840 3f04 	str.w	r3, [r0, #4]!
 80062a2:	4288      	cmp	r0, r1
 80062a4:	d3f4      	bcc.n	8006290 <L_shift+0xc>
 80062a6:	bd70      	pop	{r4, r5, r6, pc}

080062a8 <__match>:
 80062a8:	b530      	push	{r4, r5, lr}
 80062aa:	6803      	ldr	r3, [r0, #0]
 80062ac:	3301      	adds	r3, #1
 80062ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062b2:	b914      	cbnz	r4, 80062ba <__match+0x12>
 80062b4:	6003      	str	r3, [r0, #0]
 80062b6:	2001      	movs	r0, #1
 80062b8:	bd30      	pop	{r4, r5, pc}
 80062ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062be:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80062c2:	2d19      	cmp	r5, #25
 80062c4:	bf98      	it	ls
 80062c6:	3220      	addls	r2, #32
 80062c8:	42a2      	cmp	r2, r4
 80062ca:	d0f0      	beq.n	80062ae <__match+0x6>
 80062cc:	2000      	movs	r0, #0
 80062ce:	e7f3      	b.n	80062b8 <__match+0x10>

080062d0 <__hexnan>:
 80062d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d4:	680b      	ldr	r3, [r1, #0]
 80062d6:	6801      	ldr	r1, [r0, #0]
 80062d8:	115e      	asrs	r6, r3, #5
 80062da:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80062de:	f013 031f 	ands.w	r3, r3, #31
 80062e2:	b087      	sub	sp, #28
 80062e4:	bf18      	it	ne
 80062e6:	3604      	addne	r6, #4
 80062e8:	2500      	movs	r5, #0
 80062ea:	1f37      	subs	r7, r6, #4
 80062ec:	4682      	mov	sl, r0
 80062ee:	4690      	mov	r8, r2
 80062f0:	9301      	str	r3, [sp, #4]
 80062f2:	f846 5c04 	str.w	r5, [r6, #-4]
 80062f6:	46b9      	mov	r9, r7
 80062f8:	463c      	mov	r4, r7
 80062fa:	9502      	str	r5, [sp, #8]
 80062fc:	46ab      	mov	fp, r5
 80062fe:	784a      	ldrb	r2, [r1, #1]
 8006300:	1c4b      	adds	r3, r1, #1
 8006302:	9303      	str	r3, [sp, #12]
 8006304:	b342      	cbz	r2, 8006358 <__hexnan+0x88>
 8006306:	4610      	mov	r0, r2
 8006308:	9105      	str	r1, [sp, #20]
 800630a:	9204      	str	r2, [sp, #16]
 800630c:	f7ff fd5e 	bl	8005dcc <__hexdig_fun>
 8006310:	2800      	cmp	r0, #0
 8006312:	d14f      	bne.n	80063b4 <__hexnan+0xe4>
 8006314:	9a04      	ldr	r2, [sp, #16]
 8006316:	9905      	ldr	r1, [sp, #20]
 8006318:	2a20      	cmp	r2, #32
 800631a:	d818      	bhi.n	800634e <__hexnan+0x7e>
 800631c:	9b02      	ldr	r3, [sp, #8]
 800631e:	459b      	cmp	fp, r3
 8006320:	dd13      	ble.n	800634a <__hexnan+0x7a>
 8006322:	454c      	cmp	r4, r9
 8006324:	d206      	bcs.n	8006334 <__hexnan+0x64>
 8006326:	2d07      	cmp	r5, #7
 8006328:	dc04      	bgt.n	8006334 <__hexnan+0x64>
 800632a:	462a      	mov	r2, r5
 800632c:	4649      	mov	r1, r9
 800632e:	4620      	mov	r0, r4
 8006330:	f7ff ffa8 	bl	8006284 <L_shift>
 8006334:	4544      	cmp	r4, r8
 8006336:	d950      	bls.n	80063da <__hexnan+0x10a>
 8006338:	2300      	movs	r3, #0
 800633a:	f1a4 0904 	sub.w	r9, r4, #4
 800633e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006342:	f8cd b008 	str.w	fp, [sp, #8]
 8006346:	464c      	mov	r4, r9
 8006348:	461d      	mov	r5, r3
 800634a:	9903      	ldr	r1, [sp, #12]
 800634c:	e7d7      	b.n	80062fe <__hexnan+0x2e>
 800634e:	2a29      	cmp	r2, #41	; 0x29
 8006350:	d156      	bne.n	8006400 <__hexnan+0x130>
 8006352:	3102      	adds	r1, #2
 8006354:	f8ca 1000 	str.w	r1, [sl]
 8006358:	f1bb 0f00 	cmp.w	fp, #0
 800635c:	d050      	beq.n	8006400 <__hexnan+0x130>
 800635e:	454c      	cmp	r4, r9
 8006360:	d206      	bcs.n	8006370 <__hexnan+0xa0>
 8006362:	2d07      	cmp	r5, #7
 8006364:	dc04      	bgt.n	8006370 <__hexnan+0xa0>
 8006366:	462a      	mov	r2, r5
 8006368:	4649      	mov	r1, r9
 800636a:	4620      	mov	r0, r4
 800636c:	f7ff ff8a 	bl	8006284 <L_shift>
 8006370:	4544      	cmp	r4, r8
 8006372:	d934      	bls.n	80063de <__hexnan+0x10e>
 8006374:	f1a8 0204 	sub.w	r2, r8, #4
 8006378:	4623      	mov	r3, r4
 800637a:	f853 1b04 	ldr.w	r1, [r3], #4
 800637e:	f842 1f04 	str.w	r1, [r2, #4]!
 8006382:	429f      	cmp	r7, r3
 8006384:	d2f9      	bcs.n	800637a <__hexnan+0xaa>
 8006386:	1b3b      	subs	r3, r7, r4
 8006388:	f023 0303 	bic.w	r3, r3, #3
 800638c:	3304      	adds	r3, #4
 800638e:	3401      	adds	r4, #1
 8006390:	3e03      	subs	r6, #3
 8006392:	42b4      	cmp	r4, r6
 8006394:	bf88      	it	hi
 8006396:	2304      	movhi	r3, #4
 8006398:	4443      	add	r3, r8
 800639a:	2200      	movs	r2, #0
 800639c:	f843 2b04 	str.w	r2, [r3], #4
 80063a0:	429f      	cmp	r7, r3
 80063a2:	d2fb      	bcs.n	800639c <__hexnan+0xcc>
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	b91b      	cbnz	r3, 80063b0 <__hexnan+0xe0>
 80063a8:	4547      	cmp	r7, r8
 80063aa:	d127      	bne.n	80063fc <__hexnan+0x12c>
 80063ac:	2301      	movs	r3, #1
 80063ae:	603b      	str	r3, [r7, #0]
 80063b0:	2005      	movs	r0, #5
 80063b2:	e026      	b.n	8006402 <__hexnan+0x132>
 80063b4:	3501      	adds	r5, #1
 80063b6:	2d08      	cmp	r5, #8
 80063b8:	f10b 0b01 	add.w	fp, fp, #1
 80063bc:	dd06      	ble.n	80063cc <__hexnan+0xfc>
 80063be:	4544      	cmp	r4, r8
 80063c0:	d9c3      	bls.n	800634a <__hexnan+0x7a>
 80063c2:	2300      	movs	r3, #0
 80063c4:	f844 3c04 	str.w	r3, [r4, #-4]
 80063c8:	2501      	movs	r5, #1
 80063ca:	3c04      	subs	r4, #4
 80063cc:	6822      	ldr	r2, [r4, #0]
 80063ce:	f000 000f 	and.w	r0, r0, #15
 80063d2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80063d6:	6022      	str	r2, [r4, #0]
 80063d8:	e7b7      	b.n	800634a <__hexnan+0x7a>
 80063da:	2508      	movs	r5, #8
 80063dc:	e7b5      	b.n	800634a <__hexnan+0x7a>
 80063de:	9b01      	ldr	r3, [sp, #4]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d0df      	beq.n	80063a4 <__hexnan+0xd4>
 80063e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80063e8:	f1c3 0320 	rsb	r3, r3, #32
 80063ec:	fa22 f303 	lsr.w	r3, r2, r3
 80063f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80063f4:	401a      	ands	r2, r3
 80063f6:	f846 2c04 	str.w	r2, [r6, #-4]
 80063fa:	e7d3      	b.n	80063a4 <__hexnan+0xd4>
 80063fc:	3f04      	subs	r7, #4
 80063fe:	e7d1      	b.n	80063a4 <__hexnan+0xd4>
 8006400:	2004      	movs	r0, #4
 8006402:	b007      	add	sp, #28
 8006404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006408 <_localeconv_r>:
 8006408:	4800      	ldr	r0, [pc, #0]	; (800640c <_localeconv_r+0x4>)
 800640a:	4770      	bx	lr
 800640c:	20000168 	.word	0x20000168

08006410 <_lseek_r>:
 8006410:	b538      	push	{r3, r4, r5, lr}
 8006412:	4d07      	ldr	r5, [pc, #28]	; (8006430 <_lseek_r+0x20>)
 8006414:	4604      	mov	r4, r0
 8006416:	4608      	mov	r0, r1
 8006418:	4611      	mov	r1, r2
 800641a:	2200      	movs	r2, #0
 800641c:	602a      	str	r2, [r5, #0]
 800641e:	461a      	mov	r2, r3
 8006420:	f7fb fb18 	bl	8001a54 <_lseek>
 8006424:	1c43      	adds	r3, r0, #1
 8006426:	d102      	bne.n	800642e <_lseek_r+0x1e>
 8006428:	682b      	ldr	r3, [r5, #0]
 800642a:	b103      	cbz	r3, 800642e <_lseek_r+0x1e>
 800642c:	6023      	str	r3, [r4, #0]
 800642e:	bd38      	pop	{r3, r4, r5, pc}
 8006430:	200002b4 	.word	0x200002b4

08006434 <malloc>:
 8006434:	4b02      	ldr	r3, [pc, #8]	; (8006440 <malloc+0xc>)
 8006436:	4601      	mov	r1, r0
 8006438:	6818      	ldr	r0, [r3, #0]
 800643a:	f000 bd3d 	b.w	8006eb8 <_malloc_r>
 800643e:	bf00      	nop
 8006440:	20000010 	.word	0x20000010

08006444 <__ascii_mbtowc>:
 8006444:	b082      	sub	sp, #8
 8006446:	b901      	cbnz	r1, 800644a <__ascii_mbtowc+0x6>
 8006448:	a901      	add	r1, sp, #4
 800644a:	b142      	cbz	r2, 800645e <__ascii_mbtowc+0x1a>
 800644c:	b14b      	cbz	r3, 8006462 <__ascii_mbtowc+0x1e>
 800644e:	7813      	ldrb	r3, [r2, #0]
 8006450:	600b      	str	r3, [r1, #0]
 8006452:	7812      	ldrb	r2, [r2, #0]
 8006454:	1e10      	subs	r0, r2, #0
 8006456:	bf18      	it	ne
 8006458:	2001      	movne	r0, #1
 800645a:	b002      	add	sp, #8
 800645c:	4770      	bx	lr
 800645e:	4610      	mov	r0, r2
 8006460:	e7fb      	b.n	800645a <__ascii_mbtowc+0x16>
 8006462:	f06f 0001 	mvn.w	r0, #1
 8006466:	e7f8      	b.n	800645a <__ascii_mbtowc+0x16>

08006468 <memcpy>:
 8006468:	440a      	add	r2, r1
 800646a:	4291      	cmp	r1, r2
 800646c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006470:	d100      	bne.n	8006474 <memcpy+0xc>
 8006472:	4770      	bx	lr
 8006474:	b510      	push	{r4, lr}
 8006476:	f811 4b01 	ldrb.w	r4, [r1], #1
 800647a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800647e:	4291      	cmp	r1, r2
 8006480:	d1f9      	bne.n	8006476 <memcpy+0xe>
 8006482:	bd10      	pop	{r4, pc}

08006484 <_Balloc>:
 8006484:	b570      	push	{r4, r5, r6, lr}
 8006486:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006488:	4604      	mov	r4, r0
 800648a:	460d      	mov	r5, r1
 800648c:	b976      	cbnz	r6, 80064ac <_Balloc+0x28>
 800648e:	2010      	movs	r0, #16
 8006490:	f7ff ffd0 	bl	8006434 <malloc>
 8006494:	4602      	mov	r2, r0
 8006496:	6260      	str	r0, [r4, #36]	; 0x24
 8006498:	b920      	cbnz	r0, 80064a4 <_Balloc+0x20>
 800649a:	4b18      	ldr	r3, [pc, #96]	; (80064fc <_Balloc+0x78>)
 800649c:	4818      	ldr	r0, [pc, #96]	; (8006500 <_Balloc+0x7c>)
 800649e:	2166      	movs	r1, #102	; 0x66
 80064a0:	f001 fb1c 	bl	8007adc <__assert_func>
 80064a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064a8:	6006      	str	r6, [r0, #0]
 80064aa:	60c6      	str	r6, [r0, #12]
 80064ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80064ae:	68f3      	ldr	r3, [r6, #12]
 80064b0:	b183      	cbz	r3, 80064d4 <_Balloc+0x50>
 80064b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80064ba:	b9b8      	cbnz	r0, 80064ec <_Balloc+0x68>
 80064bc:	2101      	movs	r1, #1
 80064be:	fa01 f605 	lsl.w	r6, r1, r5
 80064c2:	1d72      	adds	r2, r6, #5
 80064c4:	0092      	lsls	r2, r2, #2
 80064c6:	4620      	mov	r0, r4
 80064c8:	f000 fc97 	bl	8006dfa <_calloc_r>
 80064cc:	b160      	cbz	r0, 80064e8 <_Balloc+0x64>
 80064ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064d2:	e00e      	b.n	80064f2 <_Balloc+0x6e>
 80064d4:	2221      	movs	r2, #33	; 0x21
 80064d6:	2104      	movs	r1, #4
 80064d8:	4620      	mov	r0, r4
 80064da:	f000 fc8e 	bl	8006dfa <_calloc_r>
 80064de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064e0:	60f0      	str	r0, [r6, #12]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d1e4      	bne.n	80064b2 <_Balloc+0x2e>
 80064e8:	2000      	movs	r0, #0
 80064ea:	bd70      	pop	{r4, r5, r6, pc}
 80064ec:	6802      	ldr	r2, [r0, #0]
 80064ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064f2:	2300      	movs	r3, #0
 80064f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064f8:	e7f7      	b.n	80064ea <_Balloc+0x66>
 80064fa:	bf00      	nop
 80064fc:	08008816 	.word	0x08008816
 8006500:	0800891c 	.word	0x0800891c

08006504 <_Bfree>:
 8006504:	b570      	push	{r4, r5, r6, lr}
 8006506:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006508:	4605      	mov	r5, r0
 800650a:	460c      	mov	r4, r1
 800650c:	b976      	cbnz	r6, 800652c <_Bfree+0x28>
 800650e:	2010      	movs	r0, #16
 8006510:	f7ff ff90 	bl	8006434 <malloc>
 8006514:	4602      	mov	r2, r0
 8006516:	6268      	str	r0, [r5, #36]	; 0x24
 8006518:	b920      	cbnz	r0, 8006524 <_Bfree+0x20>
 800651a:	4b09      	ldr	r3, [pc, #36]	; (8006540 <_Bfree+0x3c>)
 800651c:	4809      	ldr	r0, [pc, #36]	; (8006544 <_Bfree+0x40>)
 800651e:	218a      	movs	r1, #138	; 0x8a
 8006520:	f001 fadc 	bl	8007adc <__assert_func>
 8006524:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006528:	6006      	str	r6, [r0, #0]
 800652a:	60c6      	str	r6, [r0, #12]
 800652c:	b13c      	cbz	r4, 800653e <_Bfree+0x3a>
 800652e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006530:	6862      	ldr	r2, [r4, #4]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006538:	6021      	str	r1, [r4, #0]
 800653a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800653e:	bd70      	pop	{r4, r5, r6, pc}
 8006540:	08008816 	.word	0x08008816
 8006544:	0800891c 	.word	0x0800891c

08006548 <__multadd>:
 8006548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800654c:	690e      	ldr	r6, [r1, #16]
 800654e:	4607      	mov	r7, r0
 8006550:	4698      	mov	r8, r3
 8006552:	460c      	mov	r4, r1
 8006554:	f101 0014 	add.w	r0, r1, #20
 8006558:	2300      	movs	r3, #0
 800655a:	6805      	ldr	r5, [r0, #0]
 800655c:	b2a9      	uxth	r1, r5
 800655e:	fb02 8101 	mla	r1, r2, r1, r8
 8006562:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006566:	0c2d      	lsrs	r5, r5, #16
 8006568:	fb02 c505 	mla	r5, r2, r5, ip
 800656c:	b289      	uxth	r1, r1
 800656e:	3301      	adds	r3, #1
 8006570:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006574:	429e      	cmp	r6, r3
 8006576:	f840 1b04 	str.w	r1, [r0], #4
 800657a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800657e:	dcec      	bgt.n	800655a <__multadd+0x12>
 8006580:	f1b8 0f00 	cmp.w	r8, #0
 8006584:	d022      	beq.n	80065cc <__multadd+0x84>
 8006586:	68a3      	ldr	r3, [r4, #8]
 8006588:	42b3      	cmp	r3, r6
 800658a:	dc19      	bgt.n	80065c0 <__multadd+0x78>
 800658c:	6861      	ldr	r1, [r4, #4]
 800658e:	4638      	mov	r0, r7
 8006590:	3101      	adds	r1, #1
 8006592:	f7ff ff77 	bl	8006484 <_Balloc>
 8006596:	4605      	mov	r5, r0
 8006598:	b928      	cbnz	r0, 80065a6 <__multadd+0x5e>
 800659a:	4602      	mov	r2, r0
 800659c:	4b0d      	ldr	r3, [pc, #52]	; (80065d4 <__multadd+0x8c>)
 800659e:	480e      	ldr	r0, [pc, #56]	; (80065d8 <__multadd+0x90>)
 80065a0:	21b5      	movs	r1, #181	; 0xb5
 80065a2:	f001 fa9b 	bl	8007adc <__assert_func>
 80065a6:	6922      	ldr	r2, [r4, #16]
 80065a8:	3202      	adds	r2, #2
 80065aa:	f104 010c 	add.w	r1, r4, #12
 80065ae:	0092      	lsls	r2, r2, #2
 80065b0:	300c      	adds	r0, #12
 80065b2:	f7ff ff59 	bl	8006468 <memcpy>
 80065b6:	4621      	mov	r1, r4
 80065b8:	4638      	mov	r0, r7
 80065ba:	f7ff ffa3 	bl	8006504 <_Bfree>
 80065be:	462c      	mov	r4, r5
 80065c0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80065c4:	3601      	adds	r6, #1
 80065c6:	f8c3 8014 	str.w	r8, [r3, #20]
 80065ca:	6126      	str	r6, [r4, #16]
 80065cc:	4620      	mov	r0, r4
 80065ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065d2:	bf00      	nop
 80065d4:	0800888c 	.word	0x0800888c
 80065d8:	0800891c 	.word	0x0800891c

080065dc <__s2b>:
 80065dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065e0:	460c      	mov	r4, r1
 80065e2:	4615      	mov	r5, r2
 80065e4:	461f      	mov	r7, r3
 80065e6:	2209      	movs	r2, #9
 80065e8:	3308      	adds	r3, #8
 80065ea:	4606      	mov	r6, r0
 80065ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80065f0:	2100      	movs	r1, #0
 80065f2:	2201      	movs	r2, #1
 80065f4:	429a      	cmp	r2, r3
 80065f6:	db09      	blt.n	800660c <__s2b+0x30>
 80065f8:	4630      	mov	r0, r6
 80065fa:	f7ff ff43 	bl	8006484 <_Balloc>
 80065fe:	b940      	cbnz	r0, 8006612 <__s2b+0x36>
 8006600:	4602      	mov	r2, r0
 8006602:	4b19      	ldr	r3, [pc, #100]	; (8006668 <__s2b+0x8c>)
 8006604:	4819      	ldr	r0, [pc, #100]	; (800666c <__s2b+0x90>)
 8006606:	21ce      	movs	r1, #206	; 0xce
 8006608:	f001 fa68 	bl	8007adc <__assert_func>
 800660c:	0052      	lsls	r2, r2, #1
 800660e:	3101      	adds	r1, #1
 8006610:	e7f0      	b.n	80065f4 <__s2b+0x18>
 8006612:	9b08      	ldr	r3, [sp, #32]
 8006614:	6143      	str	r3, [r0, #20]
 8006616:	2d09      	cmp	r5, #9
 8006618:	f04f 0301 	mov.w	r3, #1
 800661c:	6103      	str	r3, [r0, #16]
 800661e:	dd16      	ble.n	800664e <__s2b+0x72>
 8006620:	f104 0909 	add.w	r9, r4, #9
 8006624:	46c8      	mov	r8, r9
 8006626:	442c      	add	r4, r5
 8006628:	f818 3b01 	ldrb.w	r3, [r8], #1
 800662c:	4601      	mov	r1, r0
 800662e:	3b30      	subs	r3, #48	; 0x30
 8006630:	220a      	movs	r2, #10
 8006632:	4630      	mov	r0, r6
 8006634:	f7ff ff88 	bl	8006548 <__multadd>
 8006638:	45a0      	cmp	r8, r4
 800663a:	d1f5      	bne.n	8006628 <__s2b+0x4c>
 800663c:	f1a5 0408 	sub.w	r4, r5, #8
 8006640:	444c      	add	r4, r9
 8006642:	1b2d      	subs	r5, r5, r4
 8006644:	1963      	adds	r3, r4, r5
 8006646:	42bb      	cmp	r3, r7
 8006648:	db04      	blt.n	8006654 <__s2b+0x78>
 800664a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800664e:	340a      	adds	r4, #10
 8006650:	2509      	movs	r5, #9
 8006652:	e7f6      	b.n	8006642 <__s2b+0x66>
 8006654:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006658:	4601      	mov	r1, r0
 800665a:	3b30      	subs	r3, #48	; 0x30
 800665c:	220a      	movs	r2, #10
 800665e:	4630      	mov	r0, r6
 8006660:	f7ff ff72 	bl	8006548 <__multadd>
 8006664:	e7ee      	b.n	8006644 <__s2b+0x68>
 8006666:	bf00      	nop
 8006668:	0800888c 	.word	0x0800888c
 800666c:	0800891c 	.word	0x0800891c

08006670 <__hi0bits>:
 8006670:	0c03      	lsrs	r3, r0, #16
 8006672:	041b      	lsls	r3, r3, #16
 8006674:	b9d3      	cbnz	r3, 80066ac <__hi0bits+0x3c>
 8006676:	0400      	lsls	r0, r0, #16
 8006678:	2310      	movs	r3, #16
 800667a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800667e:	bf04      	itt	eq
 8006680:	0200      	lsleq	r0, r0, #8
 8006682:	3308      	addeq	r3, #8
 8006684:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006688:	bf04      	itt	eq
 800668a:	0100      	lsleq	r0, r0, #4
 800668c:	3304      	addeq	r3, #4
 800668e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006692:	bf04      	itt	eq
 8006694:	0080      	lsleq	r0, r0, #2
 8006696:	3302      	addeq	r3, #2
 8006698:	2800      	cmp	r0, #0
 800669a:	db05      	blt.n	80066a8 <__hi0bits+0x38>
 800669c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80066a0:	f103 0301 	add.w	r3, r3, #1
 80066a4:	bf08      	it	eq
 80066a6:	2320      	moveq	r3, #32
 80066a8:	4618      	mov	r0, r3
 80066aa:	4770      	bx	lr
 80066ac:	2300      	movs	r3, #0
 80066ae:	e7e4      	b.n	800667a <__hi0bits+0xa>

080066b0 <__lo0bits>:
 80066b0:	6803      	ldr	r3, [r0, #0]
 80066b2:	f013 0207 	ands.w	r2, r3, #7
 80066b6:	4601      	mov	r1, r0
 80066b8:	d00b      	beq.n	80066d2 <__lo0bits+0x22>
 80066ba:	07da      	lsls	r2, r3, #31
 80066bc:	d424      	bmi.n	8006708 <__lo0bits+0x58>
 80066be:	0798      	lsls	r0, r3, #30
 80066c0:	bf49      	itett	mi
 80066c2:	085b      	lsrmi	r3, r3, #1
 80066c4:	089b      	lsrpl	r3, r3, #2
 80066c6:	2001      	movmi	r0, #1
 80066c8:	600b      	strmi	r3, [r1, #0]
 80066ca:	bf5c      	itt	pl
 80066cc:	600b      	strpl	r3, [r1, #0]
 80066ce:	2002      	movpl	r0, #2
 80066d0:	4770      	bx	lr
 80066d2:	b298      	uxth	r0, r3
 80066d4:	b9b0      	cbnz	r0, 8006704 <__lo0bits+0x54>
 80066d6:	0c1b      	lsrs	r3, r3, #16
 80066d8:	2010      	movs	r0, #16
 80066da:	f013 0fff 	tst.w	r3, #255	; 0xff
 80066de:	bf04      	itt	eq
 80066e0:	0a1b      	lsreq	r3, r3, #8
 80066e2:	3008      	addeq	r0, #8
 80066e4:	071a      	lsls	r2, r3, #28
 80066e6:	bf04      	itt	eq
 80066e8:	091b      	lsreq	r3, r3, #4
 80066ea:	3004      	addeq	r0, #4
 80066ec:	079a      	lsls	r2, r3, #30
 80066ee:	bf04      	itt	eq
 80066f0:	089b      	lsreq	r3, r3, #2
 80066f2:	3002      	addeq	r0, #2
 80066f4:	07da      	lsls	r2, r3, #31
 80066f6:	d403      	bmi.n	8006700 <__lo0bits+0x50>
 80066f8:	085b      	lsrs	r3, r3, #1
 80066fa:	f100 0001 	add.w	r0, r0, #1
 80066fe:	d005      	beq.n	800670c <__lo0bits+0x5c>
 8006700:	600b      	str	r3, [r1, #0]
 8006702:	4770      	bx	lr
 8006704:	4610      	mov	r0, r2
 8006706:	e7e8      	b.n	80066da <__lo0bits+0x2a>
 8006708:	2000      	movs	r0, #0
 800670a:	4770      	bx	lr
 800670c:	2020      	movs	r0, #32
 800670e:	4770      	bx	lr

08006710 <__i2b>:
 8006710:	b510      	push	{r4, lr}
 8006712:	460c      	mov	r4, r1
 8006714:	2101      	movs	r1, #1
 8006716:	f7ff feb5 	bl	8006484 <_Balloc>
 800671a:	4602      	mov	r2, r0
 800671c:	b928      	cbnz	r0, 800672a <__i2b+0x1a>
 800671e:	4b05      	ldr	r3, [pc, #20]	; (8006734 <__i2b+0x24>)
 8006720:	4805      	ldr	r0, [pc, #20]	; (8006738 <__i2b+0x28>)
 8006722:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006726:	f001 f9d9 	bl	8007adc <__assert_func>
 800672a:	2301      	movs	r3, #1
 800672c:	6144      	str	r4, [r0, #20]
 800672e:	6103      	str	r3, [r0, #16]
 8006730:	bd10      	pop	{r4, pc}
 8006732:	bf00      	nop
 8006734:	0800888c 	.word	0x0800888c
 8006738:	0800891c 	.word	0x0800891c

0800673c <__multiply>:
 800673c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006740:	4614      	mov	r4, r2
 8006742:	690a      	ldr	r2, [r1, #16]
 8006744:	6923      	ldr	r3, [r4, #16]
 8006746:	429a      	cmp	r2, r3
 8006748:	bfb8      	it	lt
 800674a:	460b      	movlt	r3, r1
 800674c:	460d      	mov	r5, r1
 800674e:	bfbc      	itt	lt
 8006750:	4625      	movlt	r5, r4
 8006752:	461c      	movlt	r4, r3
 8006754:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006758:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800675c:	68ab      	ldr	r3, [r5, #8]
 800675e:	6869      	ldr	r1, [r5, #4]
 8006760:	eb0a 0709 	add.w	r7, sl, r9
 8006764:	42bb      	cmp	r3, r7
 8006766:	b085      	sub	sp, #20
 8006768:	bfb8      	it	lt
 800676a:	3101      	addlt	r1, #1
 800676c:	f7ff fe8a 	bl	8006484 <_Balloc>
 8006770:	b930      	cbnz	r0, 8006780 <__multiply+0x44>
 8006772:	4602      	mov	r2, r0
 8006774:	4b42      	ldr	r3, [pc, #264]	; (8006880 <__multiply+0x144>)
 8006776:	4843      	ldr	r0, [pc, #268]	; (8006884 <__multiply+0x148>)
 8006778:	f240 115d 	movw	r1, #349	; 0x15d
 800677c:	f001 f9ae 	bl	8007adc <__assert_func>
 8006780:	f100 0614 	add.w	r6, r0, #20
 8006784:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006788:	4633      	mov	r3, r6
 800678a:	2200      	movs	r2, #0
 800678c:	4543      	cmp	r3, r8
 800678e:	d31e      	bcc.n	80067ce <__multiply+0x92>
 8006790:	f105 0c14 	add.w	ip, r5, #20
 8006794:	f104 0314 	add.w	r3, r4, #20
 8006798:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800679c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80067a0:	9202      	str	r2, [sp, #8]
 80067a2:	ebac 0205 	sub.w	r2, ip, r5
 80067a6:	3a15      	subs	r2, #21
 80067a8:	f022 0203 	bic.w	r2, r2, #3
 80067ac:	3204      	adds	r2, #4
 80067ae:	f105 0115 	add.w	r1, r5, #21
 80067b2:	458c      	cmp	ip, r1
 80067b4:	bf38      	it	cc
 80067b6:	2204      	movcc	r2, #4
 80067b8:	9201      	str	r2, [sp, #4]
 80067ba:	9a02      	ldr	r2, [sp, #8]
 80067bc:	9303      	str	r3, [sp, #12]
 80067be:	429a      	cmp	r2, r3
 80067c0:	d808      	bhi.n	80067d4 <__multiply+0x98>
 80067c2:	2f00      	cmp	r7, #0
 80067c4:	dc55      	bgt.n	8006872 <__multiply+0x136>
 80067c6:	6107      	str	r7, [r0, #16]
 80067c8:	b005      	add	sp, #20
 80067ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ce:	f843 2b04 	str.w	r2, [r3], #4
 80067d2:	e7db      	b.n	800678c <__multiply+0x50>
 80067d4:	f8b3 a000 	ldrh.w	sl, [r3]
 80067d8:	f1ba 0f00 	cmp.w	sl, #0
 80067dc:	d020      	beq.n	8006820 <__multiply+0xe4>
 80067de:	f105 0e14 	add.w	lr, r5, #20
 80067e2:	46b1      	mov	r9, r6
 80067e4:	2200      	movs	r2, #0
 80067e6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80067ea:	f8d9 b000 	ldr.w	fp, [r9]
 80067ee:	b2a1      	uxth	r1, r4
 80067f0:	fa1f fb8b 	uxth.w	fp, fp
 80067f4:	fb0a b101 	mla	r1, sl, r1, fp
 80067f8:	4411      	add	r1, r2
 80067fa:	f8d9 2000 	ldr.w	r2, [r9]
 80067fe:	0c24      	lsrs	r4, r4, #16
 8006800:	0c12      	lsrs	r2, r2, #16
 8006802:	fb0a 2404 	mla	r4, sl, r4, r2
 8006806:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800680a:	b289      	uxth	r1, r1
 800680c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006810:	45f4      	cmp	ip, lr
 8006812:	f849 1b04 	str.w	r1, [r9], #4
 8006816:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800681a:	d8e4      	bhi.n	80067e6 <__multiply+0xaa>
 800681c:	9901      	ldr	r1, [sp, #4]
 800681e:	5072      	str	r2, [r6, r1]
 8006820:	9a03      	ldr	r2, [sp, #12]
 8006822:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006826:	3304      	adds	r3, #4
 8006828:	f1b9 0f00 	cmp.w	r9, #0
 800682c:	d01f      	beq.n	800686e <__multiply+0x132>
 800682e:	6834      	ldr	r4, [r6, #0]
 8006830:	f105 0114 	add.w	r1, r5, #20
 8006834:	46b6      	mov	lr, r6
 8006836:	f04f 0a00 	mov.w	sl, #0
 800683a:	880a      	ldrh	r2, [r1, #0]
 800683c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006840:	fb09 b202 	mla	r2, r9, r2, fp
 8006844:	4492      	add	sl, r2
 8006846:	b2a4      	uxth	r4, r4
 8006848:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800684c:	f84e 4b04 	str.w	r4, [lr], #4
 8006850:	f851 4b04 	ldr.w	r4, [r1], #4
 8006854:	f8be 2000 	ldrh.w	r2, [lr]
 8006858:	0c24      	lsrs	r4, r4, #16
 800685a:	fb09 2404 	mla	r4, r9, r4, r2
 800685e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006862:	458c      	cmp	ip, r1
 8006864:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006868:	d8e7      	bhi.n	800683a <__multiply+0xfe>
 800686a:	9a01      	ldr	r2, [sp, #4]
 800686c:	50b4      	str	r4, [r6, r2]
 800686e:	3604      	adds	r6, #4
 8006870:	e7a3      	b.n	80067ba <__multiply+0x7e>
 8006872:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1a5      	bne.n	80067c6 <__multiply+0x8a>
 800687a:	3f01      	subs	r7, #1
 800687c:	e7a1      	b.n	80067c2 <__multiply+0x86>
 800687e:	bf00      	nop
 8006880:	0800888c 	.word	0x0800888c
 8006884:	0800891c 	.word	0x0800891c

08006888 <__pow5mult>:
 8006888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800688c:	4615      	mov	r5, r2
 800688e:	f012 0203 	ands.w	r2, r2, #3
 8006892:	4606      	mov	r6, r0
 8006894:	460f      	mov	r7, r1
 8006896:	d007      	beq.n	80068a8 <__pow5mult+0x20>
 8006898:	4c25      	ldr	r4, [pc, #148]	; (8006930 <__pow5mult+0xa8>)
 800689a:	3a01      	subs	r2, #1
 800689c:	2300      	movs	r3, #0
 800689e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80068a2:	f7ff fe51 	bl	8006548 <__multadd>
 80068a6:	4607      	mov	r7, r0
 80068a8:	10ad      	asrs	r5, r5, #2
 80068aa:	d03d      	beq.n	8006928 <__pow5mult+0xa0>
 80068ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80068ae:	b97c      	cbnz	r4, 80068d0 <__pow5mult+0x48>
 80068b0:	2010      	movs	r0, #16
 80068b2:	f7ff fdbf 	bl	8006434 <malloc>
 80068b6:	4602      	mov	r2, r0
 80068b8:	6270      	str	r0, [r6, #36]	; 0x24
 80068ba:	b928      	cbnz	r0, 80068c8 <__pow5mult+0x40>
 80068bc:	4b1d      	ldr	r3, [pc, #116]	; (8006934 <__pow5mult+0xac>)
 80068be:	481e      	ldr	r0, [pc, #120]	; (8006938 <__pow5mult+0xb0>)
 80068c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80068c4:	f001 f90a 	bl	8007adc <__assert_func>
 80068c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80068cc:	6004      	str	r4, [r0, #0]
 80068ce:	60c4      	str	r4, [r0, #12]
 80068d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80068d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80068d8:	b94c      	cbnz	r4, 80068ee <__pow5mult+0x66>
 80068da:	f240 2171 	movw	r1, #625	; 0x271
 80068de:	4630      	mov	r0, r6
 80068e0:	f7ff ff16 	bl	8006710 <__i2b>
 80068e4:	2300      	movs	r3, #0
 80068e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80068ea:	4604      	mov	r4, r0
 80068ec:	6003      	str	r3, [r0, #0]
 80068ee:	f04f 0900 	mov.w	r9, #0
 80068f2:	07eb      	lsls	r3, r5, #31
 80068f4:	d50a      	bpl.n	800690c <__pow5mult+0x84>
 80068f6:	4639      	mov	r1, r7
 80068f8:	4622      	mov	r2, r4
 80068fa:	4630      	mov	r0, r6
 80068fc:	f7ff ff1e 	bl	800673c <__multiply>
 8006900:	4639      	mov	r1, r7
 8006902:	4680      	mov	r8, r0
 8006904:	4630      	mov	r0, r6
 8006906:	f7ff fdfd 	bl	8006504 <_Bfree>
 800690a:	4647      	mov	r7, r8
 800690c:	106d      	asrs	r5, r5, #1
 800690e:	d00b      	beq.n	8006928 <__pow5mult+0xa0>
 8006910:	6820      	ldr	r0, [r4, #0]
 8006912:	b938      	cbnz	r0, 8006924 <__pow5mult+0x9c>
 8006914:	4622      	mov	r2, r4
 8006916:	4621      	mov	r1, r4
 8006918:	4630      	mov	r0, r6
 800691a:	f7ff ff0f 	bl	800673c <__multiply>
 800691e:	6020      	str	r0, [r4, #0]
 8006920:	f8c0 9000 	str.w	r9, [r0]
 8006924:	4604      	mov	r4, r0
 8006926:	e7e4      	b.n	80068f2 <__pow5mult+0x6a>
 8006928:	4638      	mov	r0, r7
 800692a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800692e:	bf00      	nop
 8006930:	08008a70 	.word	0x08008a70
 8006934:	08008816 	.word	0x08008816
 8006938:	0800891c 	.word	0x0800891c

0800693c <__lshift>:
 800693c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006940:	460c      	mov	r4, r1
 8006942:	6849      	ldr	r1, [r1, #4]
 8006944:	6923      	ldr	r3, [r4, #16]
 8006946:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800694a:	68a3      	ldr	r3, [r4, #8]
 800694c:	4607      	mov	r7, r0
 800694e:	4691      	mov	r9, r2
 8006950:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006954:	f108 0601 	add.w	r6, r8, #1
 8006958:	42b3      	cmp	r3, r6
 800695a:	db0b      	blt.n	8006974 <__lshift+0x38>
 800695c:	4638      	mov	r0, r7
 800695e:	f7ff fd91 	bl	8006484 <_Balloc>
 8006962:	4605      	mov	r5, r0
 8006964:	b948      	cbnz	r0, 800697a <__lshift+0x3e>
 8006966:	4602      	mov	r2, r0
 8006968:	4b28      	ldr	r3, [pc, #160]	; (8006a0c <__lshift+0xd0>)
 800696a:	4829      	ldr	r0, [pc, #164]	; (8006a10 <__lshift+0xd4>)
 800696c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006970:	f001 f8b4 	bl	8007adc <__assert_func>
 8006974:	3101      	adds	r1, #1
 8006976:	005b      	lsls	r3, r3, #1
 8006978:	e7ee      	b.n	8006958 <__lshift+0x1c>
 800697a:	2300      	movs	r3, #0
 800697c:	f100 0114 	add.w	r1, r0, #20
 8006980:	f100 0210 	add.w	r2, r0, #16
 8006984:	4618      	mov	r0, r3
 8006986:	4553      	cmp	r3, sl
 8006988:	db33      	blt.n	80069f2 <__lshift+0xb6>
 800698a:	6920      	ldr	r0, [r4, #16]
 800698c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006990:	f104 0314 	add.w	r3, r4, #20
 8006994:	f019 091f 	ands.w	r9, r9, #31
 8006998:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800699c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80069a0:	d02b      	beq.n	80069fa <__lshift+0xbe>
 80069a2:	f1c9 0e20 	rsb	lr, r9, #32
 80069a6:	468a      	mov	sl, r1
 80069a8:	2200      	movs	r2, #0
 80069aa:	6818      	ldr	r0, [r3, #0]
 80069ac:	fa00 f009 	lsl.w	r0, r0, r9
 80069b0:	4302      	orrs	r2, r0
 80069b2:	f84a 2b04 	str.w	r2, [sl], #4
 80069b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80069ba:	459c      	cmp	ip, r3
 80069bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80069c0:	d8f3      	bhi.n	80069aa <__lshift+0x6e>
 80069c2:	ebac 0304 	sub.w	r3, ip, r4
 80069c6:	3b15      	subs	r3, #21
 80069c8:	f023 0303 	bic.w	r3, r3, #3
 80069cc:	3304      	adds	r3, #4
 80069ce:	f104 0015 	add.w	r0, r4, #21
 80069d2:	4584      	cmp	ip, r0
 80069d4:	bf38      	it	cc
 80069d6:	2304      	movcc	r3, #4
 80069d8:	50ca      	str	r2, [r1, r3]
 80069da:	b10a      	cbz	r2, 80069e0 <__lshift+0xa4>
 80069dc:	f108 0602 	add.w	r6, r8, #2
 80069e0:	3e01      	subs	r6, #1
 80069e2:	4638      	mov	r0, r7
 80069e4:	612e      	str	r6, [r5, #16]
 80069e6:	4621      	mov	r1, r4
 80069e8:	f7ff fd8c 	bl	8006504 <_Bfree>
 80069ec:	4628      	mov	r0, r5
 80069ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80069f6:	3301      	adds	r3, #1
 80069f8:	e7c5      	b.n	8006986 <__lshift+0x4a>
 80069fa:	3904      	subs	r1, #4
 80069fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a00:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a04:	459c      	cmp	ip, r3
 8006a06:	d8f9      	bhi.n	80069fc <__lshift+0xc0>
 8006a08:	e7ea      	b.n	80069e0 <__lshift+0xa4>
 8006a0a:	bf00      	nop
 8006a0c:	0800888c 	.word	0x0800888c
 8006a10:	0800891c 	.word	0x0800891c

08006a14 <__mcmp>:
 8006a14:	b530      	push	{r4, r5, lr}
 8006a16:	6902      	ldr	r2, [r0, #16]
 8006a18:	690c      	ldr	r4, [r1, #16]
 8006a1a:	1b12      	subs	r2, r2, r4
 8006a1c:	d10e      	bne.n	8006a3c <__mcmp+0x28>
 8006a1e:	f100 0314 	add.w	r3, r0, #20
 8006a22:	3114      	adds	r1, #20
 8006a24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006a28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006a2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006a30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006a34:	42a5      	cmp	r5, r4
 8006a36:	d003      	beq.n	8006a40 <__mcmp+0x2c>
 8006a38:	d305      	bcc.n	8006a46 <__mcmp+0x32>
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	4610      	mov	r0, r2
 8006a3e:	bd30      	pop	{r4, r5, pc}
 8006a40:	4283      	cmp	r3, r0
 8006a42:	d3f3      	bcc.n	8006a2c <__mcmp+0x18>
 8006a44:	e7fa      	b.n	8006a3c <__mcmp+0x28>
 8006a46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a4a:	e7f7      	b.n	8006a3c <__mcmp+0x28>

08006a4c <__mdiff>:
 8006a4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a50:	460c      	mov	r4, r1
 8006a52:	4606      	mov	r6, r0
 8006a54:	4611      	mov	r1, r2
 8006a56:	4620      	mov	r0, r4
 8006a58:	4617      	mov	r7, r2
 8006a5a:	f7ff ffdb 	bl	8006a14 <__mcmp>
 8006a5e:	1e05      	subs	r5, r0, #0
 8006a60:	d110      	bne.n	8006a84 <__mdiff+0x38>
 8006a62:	4629      	mov	r1, r5
 8006a64:	4630      	mov	r0, r6
 8006a66:	f7ff fd0d 	bl	8006484 <_Balloc>
 8006a6a:	b930      	cbnz	r0, 8006a7a <__mdiff+0x2e>
 8006a6c:	4b39      	ldr	r3, [pc, #228]	; (8006b54 <__mdiff+0x108>)
 8006a6e:	4602      	mov	r2, r0
 8006a70:	f240 2132 	movw	r1, #562	; 0x232
 8006a74:	4838      	ldr	r0, [pc, #224]	; (8006b58 <__mdiff+0x10c>)
 8006a76:	f001 f831 	bl	8007adc <__assert_func>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006a80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a84:	bfa4      	itt	ge
 8006a86:	463b      	movge	r3, r7
 8006a88:	4627      	movge	r7, r4
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	6879      	ldr	r1, [r7, #4]
 8006a8e:	bfa6      	itte	ge
 8006a90:	461c      	movge	r4, r3
 8006a92:	2500      	movge	r5, #0
 8006a94:	2501      	movlt	r5, #1
 8006a96:	f7ff fcf5 	bl	8006484 <_Balloc>
 8006a9a:	b920      	cbnz	r0, 8006aa6 <__mdiff+0x5a>
 8006a9c:	4b2d      	ldr	r3, [pc, #180]	; (8006b54 <__mdiff+0x108>)
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006aa4:	e7e6      	b.n	8006a74 <__mdiff+0x28>
 8006aa6:	693e      	ldr	r6, [r7, #16]
 8006aa8:	60c5      	str	r5, [r0, #12]
 8006aaa:	6925      	ldr	r5, [r4, #16]
 8006aac:	f107 0114 	add.w	r1, r7, #20
 8006ab0:	f104 0914 	add.w	r9, r4, #20
 8006ab4:	f100 0e14 	add.w	lr, r0, #20
 8006ab8:	f107 0210 	add.w	r2, r7, #16
 8006abc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006ac0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006ac4:	46f2      	mov	sl, lr
 8006ac6:	2700      	movs	r7, #0
 8006ac8:	f859 3b04 	ldr.w	r3, [r9], #4
 8006acc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006ad0:	fa1f f883 	uxth.w	r8, r3
 8006ad4:	fa17 f78b 	uxtah	r7, r7, fp
 8006ad8:	0c1b      	lsrs	r3, r3, #16
 8006ada:	eba7 0808 	sub.w	r8, r7, r8
 8006ade:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006ae2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006ae6:	fa1f f888 	uxth.w	r8, r8
 8006aea:	141f      	asrs	r7, r3, #16
 8006aec:	454d      	cmp	r5, r9
 8006aee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006af2:	f84a 3b04 	str.w	r3, [sl], #4
 8006af6:	d8e7      	bhi.n	8006ac8 <__mdiff+0x7c>
 8006af8:	1b2b      	subs	r3, r5, r4
 8006afa:	3b15      	subs	r3, #21
 8006afc:	f023 0303 	bic.w	r3, r3, #3
 8006b00:	3304      	adds	r3, #4
 8006b02:	3415      	adds	r4, #21
 8006b04:	42a5      	cmp	r5, r4
 8006b06:	bf38      	it	cc
 8006b08:	2304      	movcc	r3, #4
 8006b0a:	4419      	add	r1, r3
 8006b0c:	4473      	add	r3, lr
 8006b0e:	469e      	mov	lr, r3
 8006b10:	460d      	mov	r5, r1
 8006b12:	4565      	cmp	r5, ip
 8006b14:	d30e      	bcc.n	8006b34 <__mdiff+0xe8>
 8006b16:	f10c 0203 	add.w	r2, ip, #3
 8006b1a:	1a52      	subs	r2, r2, r1
 8006b1c:	f022 0203 	bic.w	r2, r2, #3
 8006b20:	3903      	subs	r1, #3
 8006b22:	458c      	cmp	ip, r1
 8006b24:	bf38      	it	cc
 8006b26:	2200      	movcc	r2, #0
 8006b28:	441a      	add	r2, r3
 8006b2a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006b2e:	b17b      	cbz	r3, 8006b50 <__mdiff+0x104>
 8006b30:	6106      	str	r6, [r0, #16]
 8006b32:	e7a5      	b.n	8006a80 <__mdiff+0x34>
 8006b34:	f855 8b04 	ldr.w	r8, [r5], #4
 8006b38:	fa17 f488 	uxtah	r4, r7, r8
 8006b3c:	1422      	asrs	r2, r4, #16
 8006b3e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006b42:	b2a4      	uxth	r4, r4
 8006b44:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006b48:	f84e 4b04 	str.w	r4, [lr], #4
 8006b4c:	1417      	asrs	r7, r2, #16
 8006b4e:	e7e0      	b.n	8006b12 <__mdiff+0xc6>
 8006b50:	3e01      	subs	r6, #1
 8006b52:	e7ea      	b.n	8006b2a <__mdiff+0xde>
 8006b54:	0800888c 	.word	0x0800888c
 8006b58:	0800891c 	.word	0x0800891c

08006b5c <__ulp>:
 8006b5c:	b082      	sub	sp, #8
 8006b5e:	ed8d 0b00 	vstr	d0, [sp]
 8006b62:	9b01      	ldr	r3, [sp, #4]
 8006b64:	4912      	ldr	r1, [pc, #72]	; (8006bb0 <__ulp+0x54>)
 8006b66:	4019      	ands	r1, r3
 8006b68:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8006b6c:	2900      	cmp	r1, #0
 8006b6e:	dd05      	ble.n	8006b7c <__ulp+0x20>
 8006b70:	2200      	movs	r2, #0
 8006b72:	460b      	mov	r3, r1
 8006b74:	ec43 2b10 	vmov	d0, r2, r3
 8006b78:	b002      	add	sp, #8
 8006b7a:	4770      	bx	lr
 8006b7c:	4249      	negs	r1, r1
 8006b7e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8006b82:	ea4f 5021 	mov.w	r0, r1, asr #20
 8006b86:	f04f 0200 	mov.w	r2, #0
 8006b8a:	f04f 0300 	mov.w	r3, #0
 8006b8e:	da04      	bge.n	8006b9a <__ulp+0x3e>
 8006b90:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8006b94:	fa41 f300 	asr.w	r3, r1, r0
 8006b98:	e7ec      	b.n	8006b74 <__ulp+0x18>
 8006b9a:	f1a0 0114 	sub.w	r1, r0, #20
 8006b9e:	291e      	cmp	r1, #30
 8006ba0:	bfda      	itte	le
 8006ba2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8006ba6:	fa20 f101 	lsrle.w	r1, r0, r1
 8006baa:	2101      	movgt	r1, #1
 8006bac:	460a      	mov	r2, r1
 8006bae:	e7e1      	b.n	8006b74 <__ulp+0x18>
 8006bb0:	7ff00000 	.word	0x7ff00000

08006bb4 <__b2d>:
 8006bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bb6:	6905      	ldr	r5, [r0, #16]
 8006bb8:	f100 0714 	add.w	r7, r0, #20
 8006bbc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006bc0:	1f2e      	subs	r6, r5, #4
 8006bc2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8006bc6:	4620      	mov	r0, r4
 8006bc8:	f7ff fd52 	bl	8006670 <__hi0bits>
 8006bcc:	f1c0 0320 	rsb	r3, r0, #32
 8006bd0:	280a      	cmp	r0, #10
 8006bd2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8006c50 <__b2d+0x9c>
 8006bd6:	600b      	str	r3, [r1, #0]
 8006bd8:	dc14      	bgt.n	8006c04 <__b2d+0x50>
 8006bda:	f1c0 0e0b 	rsb	lr, r0, #11
 8006bde:	fa24 f10e 	lsr.w	r1, r4, lr
 8006be2:	42b7      	cmp	r7, r6
 8006be4:	ea41 030c 	orr.w	r3, r1, ip
 8006be8:	bf34      	ite	cc
 8006bea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006bee:	2100      	movcs	r1, #0
 8006bf0:	3015      	adds	r0, #21
 8006bf2:	fa04 f000 	lsl.w	r0, r4, r0
 8006bf6:	fa21 f10e 	lsr.w	r1, r1, lr
 8006bfa:	ea40 0201 	orr.w	r2, r0, r1
 8006bfe:	ec43 2b10 	vmov	d0, r2, r3
 8006c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c04:	42b7      	cmp	r7, r6
 8006c06:	bf3a      	itte	cc
 8006c08:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006c0c:	f1a5 0608 	subcc.w	r6, r5, #8
 8006c10:	2100      	movcs	r1, #0
 8006c12:	380b      	subs	r0, #11
 8006c14:	d017      	beq.n	8006c46 <__b2d+0x92>
 8006c16:	f1c0 0c20 	rsb	ip, r0, #32
 8006c1a:	fa04 f500 	lsl.w	r5, r4, r0
 8006c1e:	42be      	cmp	r6, r7
 8006c20:	fa21 f40c 	lsr.w	r4, r1, ip
 8006c24:	ea45 0504 	orr.w	r5, r5, r4
 8006c28:	bf8c      	ite	hi
 8006c2a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006c2e:	2400      	movls	r4, #0
 8006c30:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8006c34:	fa01 f000 	lsl.w	r0, r1, r0
 8006c38:	fa24 f40c 	lsr.w	r4, r4, ip
 8006c3c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006c40:	ea40 0204 	orr.w	r2, r0, r4
 8006c44:	e7db      	b.n	8006bfe <__b2d+0x4a>
 8006c46:	ea44 030c 	orr.w	r3, r4, ip
 8006c4a:	460a      	mov	r2, r1
 8006c4c:	e7d7      	b.n	8006bfe <__b2d+0x4a>
 8006c4e:	bf00      	nop
 8006c50:	3ff00000 	.word	0x3ff00000

08006c54 <__d2b>:
 8006c54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c58:	4689      	mov	r9, r1
 8006c5a:	2101      	movs	r1, #1
 8006c5c:	ec57 6b10 	vmov	r6, r7, d0
 8006c60:	4690      	mov	r8, r2
 8006c62:	f7ff fc0f 	bl	8006484 <_Balloc>
 8006c66:	4604      	mov	r4, r0
 8006c68:	b930      	cbnz	r0, 8006c78 <__d2b+0x24>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	4b25      	ldr	r3, [pc, #148]	; (8006d04 <__d2b+0xb0>)
 8006c6e:	4826      	ldr	r0, [pc, #152]	; (8006d08 <__d2b+0xb4>)
 8006c70:	f240 310a 	movw	r1, #778	; 0x30a
 8006c74:	f000 ff32 	bl	8007adc <__assert_func>
 8006c78:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006c7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006c80:	bb35      	cbnz	r5, 8006cd0 <__d2b+0x7c>
 8006c82:	2e00      	cmp	r6, #0
 8006c84:	9301      	str	r3, [sp, #4]
 8006c86:	d028      	beq.n	8006cda <__d2b+0x86>
 8006c88:	4668      	mov	r0, sp
 8006c8a:	9600      	str	r6, [sp, #0]
 8006c8c:	f7ff fd10 	bl	80066b0 <__lo0bits>
 8006c90:	9900      	ldr	r1, [sp, #0]
 8006c92:	b300      	cbz	r0, 8006cd6 <__d2b+0x82>
 8006c94:	9a01      	ldr	r2, [sp, #4]
 8006c96:	f1c0 0320 	rsb	r3, r0, #32
 8006c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c9e:	430b      	orrs	r3, r1
 8006ca0:	40c2      	lsrs	r2, r0
 8006ca2:	6163      	str	r3, [r4, #20]
 8006ca4:	9201      	str	r2, [sp, #4]
 8006ca6:	9b01      	ldr	r3, [sp, #4]
 8006ca8:	61a3      	str	r3, [r4, #24]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	bf14      	ite	ne
 8006cae:	2202      	movne	r2, #2
 8006cb0:	2201      	moveq	r2, #1
 8006cb2:	6122      	str	r2, [r4, #16]
 8006cb4:	b1d5      	cbz	r5, 8006cec <__d2b+0x98>
 8006cb6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006cba:	4405      	add	r5, r0
 8006cbc:	f8c9 5000 	str.w	r5, [r9]
 8006cc0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006cc4:	f8c8 0000 	str.w	r0, [r8]
 8006cc8:	4620      	mov	r0, r4
 8006cca:	b003      	add	sp, #12
 8006ccc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cd4:	e7d5      	b.n	8006c82 <__d2b+0x2e>
 8006cd6:	6161      	str	r1, [r4, #20]
 8006cd8:	e7e5      	b.n	8006ca6 <__d2b+0x52>
 8006cda:	a801      	add	r0, sp, #4
 8006cdc:	f7ff fce8 	bl	80066b0 <__lo0bits>
 8006ce0:	9b01      	ldr	r3, [sp, #4]
 8006ce2:	6163      	str	r3, [r4, #20]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	6122      	str	r2, [r4, #16]
 8006ce8:	3020      	adds	r0, #32
 8006cea:	e7e3      	b.n	8006cb4 <__d2b+0x60>
 8006cec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006cf0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006cf4:	f8c9 0000 	str.w	r0, [r9]
 8006cf8:	6918      	ldr	r0, [r3, #16]
 8006cfa:	f7ff fcb9 	bl	8006670 <__hi0bits>
 8006cfe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d02:	e7df      	b.n	8006cc4 <__d2b+0x70>
 8006d04:	0800888c 	.word	0x0800888c
 8006d08:	0800891c 	.word	0x0800891c

08006d0c <__ratio>:
 8006d0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d10:	4688      	mov	r8, r1
 8006d12:	4669      	mov	r1, sp
 8006d14:	4681      	mov	r9, r0
 8006d16:	f7ff ff4d 	bl	8006bb4 <__b2d>
 8006d1a:	a901      	add	r1, sp, #4
 8006d1c:	4640      	mov	r0, r8
 8006d1e:	ec55 4b10 	vmov	r4, r5, d0
 8006d22:	f7ff ff47 	bl	8006bb4 <__b2d>
 8006d26:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d2a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006d2e:	eba3 0c02 	sub.w	ip, r3, r2
 8006d32:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006d36:	1a9b      	subs	r3, r3, r2
 8006d38:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006d3c:	ec51 0b10 	vmov	r0, r1, d0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	bfd6      	itet	le
 8006d44:	460a      	movle	r2, r1
 8006d46:	462a      	movgt	r2, r5
 8006d48:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006d4c:	468b      	mov	fp, r1
 8006d4e:	462f      	mov	r7, r5
 8006d50:	bfd4      	ite	le
 8006d52:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006d56:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	ee10 2a10 	vmov	r2, s0
 8006d60:	465b      	mov	r3, fp
 8006d62:	4639      	mov	r1, r7
 8006d64:	f7f9 fd82 	bl	800086c <__aeabi_ddiv>
 8006d68:	ec41 0b10 	vmov	d0, r0, r1
 8006d6c:	b003      	add	sp, #12
 8006d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006d72 <__copybits>:
 8006d72:	3901      	subs	r1, #1
 8006d74:	b570      	push	{r4, r5, r6, lr}
 8006d76:	1149      	asrs	r1, r1, #5
 8006d78:	6914      	ldr	r4, [r2, #16]
 8006d7a:	3101      	adds	r1, #1
 8006d7c:	f102 0314 	add.w	r3, r2, #20
 8006d80:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006d84:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006d88:	1f05      	subs	r5, r0, #4
 8006d8a:	42a3      	cmp	r3, r4
 8006d8c:	d30c      	bcc.n	8006da8 <__copybits+0x36>
 8006d8e:	1aa3      	subs	r3, r4, r2
 8006d90:	3b11      	subs	r3, #17
 8006d92:	f023 0303 	bic.w	r3, r3, #3
 8006d96:	3211      	adds	r2, #17
 8006d98:	42a2      	cmp	r2, r4
 8006d9a:	bf88      	it	hi
 8006d9c:	2300      	movhi	r3, #0
 8006d9e:	4418      	add	r0, r3
 8006da0:	2300      	movs	r3, #0
 8006da2:	4288      	cmp	r0, r1
 8006da4:	d305      	bcc.n	8006db2 <__copybits+0x40>
 8006da6:	bd70      	pop	{r4, r5, r6, pc}
 8006da8:	f853 6b04 	ldr.w	r6, [r3], #4
 8006dac:	f845 6f04 	str.w	r6, [r5, #4]!
 8006db0:	e7eb      	b.n	8006d8a <__copybits+0x18>
 8006db2:	f840 3b04 	str.w	r3, [r0], #4
 8006db6:	e7f4      	b.n	8006da2 <__copybits+0x30>

08006db8 <__any_on>:
 8006db8:	f100 0214 	add.w	r2, r0, #20
 8006dbc:	6900      	ldr	r0, [r0, #16]
 8006dbe:	114b      	asrs	r3, r1, #5
 8006dc0:	4298      	cmp	r0, r3
 8006dc2:	b510      	push	{r4, lr}
 8006dc4:	db11      	blt.n	8006dea <__any_on+0x32>
 8006dc6:	dd0a      	ble.n	8006dde <__any_on+0x26>
 8006dc8:	f011 011f 	ands.w	r1, r1, #31
 8006dcc:	d007      	beq.n	8006dde <__any_on+0x26>
 8006dce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006dd2:	fa24 f001 	lsr.w	r0, r4, r1
 8006dd6:	fa00 f101 	lsl.w	r1, r0, r1
 8006dda:	428c      	cmp	r4, r1
 8006ddc:	d10b      	bne.n	8006df6 <__any_on+0x3e>
 8006dde:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d803      	bhi.n	8006dee <__any_on+0x36>
 8006de6:	2000      	movs	r0, #0
 8006de8:	bd10      	pop	{r4, pc}
 8006dea:	4603      	mov	r3, r0
 8006dec:	e7f7      	b.n	8006dde <__any_on+0x26>
 8006dee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006df2:	2900      	cmp	r1, #0
 8006df4:	d0f5      	beq.n	8006de2 <__any_on+0x2a>
 8006df6:	2001      	movs	r0, #1
 8006df8:	e7f6      	b.n	8006de8 <__any_on+0x30>

08006dfa <_calloc_r>:
 8006dfa:	b513      	push	{r0, r1, r4, lr}
 8006dfc:	434a      	muls	r2, r1
 8006dfe:	4611      	mov	r1, r2
 8006e00:	9201      	str	r2, [sp, #4]
 8006e02:	f000 f859 	bl	8006eb8 <_malloc_r>
 8006e06:	4604      	mov	r4, r0
 8006e08:	b118      	cbz	r0, 8006e12 <_calloc_r+0x18>
 8006e0a:	9a01      	ldr	r2, [sp, #4]
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	f7fc faf1 	bl	80033f4 <memset>
 8006e12:	4620      	mov	r0, r4
 8006e14:	b002      	add	sp, #8
 8006e16:	bd10      	pop	{r4, pc}

08006e18 <_free_r>:
 8006e18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e1a:	2900      	cmp	r1, #0
 8006e1c:	d048      	beq.n	8006eb0 <_free_r+0x98>
 8006e1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e22:	9001      	str	r0, [sp, #4]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	f1a1 0404 	sub.w	r4, r1, #4
 8006e2a:	bfb8      	it	lt
 8006e2c:	18e4      	addlt	r4, r4, r3
 8006e2e:	f001 f859 	bl	8007ee4 <__malloc_lock>
 8006e32:	4a20      	ldr	r2, [pc, #128]	; (8006eb4 <_free_r+0x9c>)
 8006e34:	9801      	ldr	r0, [sp, #4]
 8006e36:	6813      	ldr	r3, [r2, #0]
 8006e38:	4615      	mov	r5, r2
 8006e3a:	b933      	cbnz	r3, 8006e4a <_free_r+0x32>
 8006e3c:	6063      	str	r3, [r4, #4]
 8006e3e:	6014      	str	r4, [r2, #0]
 8006e40:	b003      	add	sp, #12
 8006e42:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e46:	f001 b853 	b.w	8007ef0 <__malloc_unlock>
 8006e4a:	42a3      	cmp	r3, r4
 8006e4c:	d90b      	bls.n	8006e66 <_free_r+0x4e>
 8006e4e:	6821      	ldr	r1, [r4, #0]
 8006e50:	1862      	adds	r2, r4, r1
 8006e52:	4293      	cmp	r3, r2
 8006e54:	bf04      	itt	eq
 8006e56:	681a      	ldreq	r2, [r3, #0]
 8006e58:	685b      	ldreq	r3, [r3, #4]
 8006e5a:	6063      	str	r3, [r4, #4]
 8006e5c:	bf04      	itt	eq
 8006e5e:	1852      	addeq	r2, r2, r1
 8006e60:	6022      	streq	r2, [r4, #0]
 8006e62:	602c      	str	r4, [r5, #0]
 8006e64:	e7ec      	b.n	8006e40 <_free_r+0x28>
 8006e66:	461a      	mov	r2, r3
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	b10b      	cbz	r3, 8006e70 <_free_r+0x58>
 8006e6c:	42a3      	cmp	r3, r4
 8006e6e:	d9fa      	bls.n	8006e66 <_free_r+0x4e>
 8006e70:	6811      	ldr	r1, [r2, #0]
 8006e72:	1855      	adds	r5, r2, r1
 8006e74:	42a5      	cmp	r5, r4
 8006e76:	d10b      	bne.n	8006e90 <_free_r+0x78>
 8006e78:	6824      	ldr	r4, [r4, #0]
 8006e7a:	4421      	add	r1, r4
 8006e7c:	1854      	adds	r4, r2, r1
 8006e7e:	42a3      	cmp	r3, r4
 8006e80:	6011      	str	r1, [r2, #0]
 8006e82:	d1dd      	bne.n	8006e40 <_free_r+0x28>
 8006e84:	681c      	ldr	r4, [r3, #0]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	6053      	str	r3, [r2, #4]
 8006e8a:	4421      	add	r1, r4
 8006e8c:	6011      	str	r1, [r2, #0]
 8006e8e:	e7d7      	b.n	8006e40 <_free_r+0x28>
 8006e90:	d902      	bls.n	8006e98 <_free_r+0x80>
 8006e92:	230c      	movs	r3, #12
 8006e94:	6003      	str	r3, [r0, #0]
 8006e96:	e7d3      	b.n	8006e40 <_free_r+0x28>
 8006e98:	6825      	ldr	r5, [r4, #0]
 8006e9a:	1961      	adds	r1, r4, r5
 8006e9c:	428b      	cmp	r3, r1
 8006e9e:	bf04      	itt	eq
 8006ea0:	6819      	ldreq	r1, [r3, #0]
 8006ea2:	685b      	ldreq	r3, [r3, #4]
 8006ea4:	6063      	str	r3, [r4, #4]
 8006ea6:	bf04      	itt	eq
 8006ea8:	1949      	addeq	r1, r1, r5
 8006eaa:	6021      	streq	r1, [r4, #0]
 8006eac:	6054      	str	r4, [r2, #4]
 8006eae:	e7c7      	b.n	8006e40 <_free_r+0x28>
 8006eb0:	b003      	add	sp, #12
 8006eb2:	bd30      	pop	{r4, r5, pc}
 8006eb4:	200002a8 	.word	0x200002a8

08006eb8 <_malloc_r>:
 8006eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eba:	1ccd      	adds	r5, r1, #3
 8006ebc:	f025 0503 	bic.w	r5, r5, #3
 8006ec0:	3508      	adds	r5, #8
 8006ec2:	2d0c      	cmp	r5, #12
 8006ec4:	bf38      	it	cc
 8006ec6:	250c      	movcc	r5, #12
 8006ec8:	2d00      	cmp	r5, #0
 8006eca:	4606      	mov	r6, r0
 8006ecc:	db01      	blt.n	8006ed2 <_malloc_r+0x1a>
 8006ece:	42a9      	cmp	r1, r5
 8006ed0:	d903      	bls.n	8006eda <_malloc_r+0x22>
 8006ed2:	230c      	movs	r3, #12
 8006ed4:	6033      	str	r3, [r6, #0]
 8006ed6:	2000      	movs	r0, #0
 8006ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eda:	f001 f803 	bl	8007ee4 <__malloc_lock>
 8006ede:	4921      	ldr	r1, [pc, #132]	; (8006f64 <_malloc_r+0xac>)
 8006ee0:	680a      	ldr	r2, [r1, #0]
 8006ee2:	4614      	mov	r4, r2
 8006ee4:	b99c      	cbnz	r4, 8006f0e <_malloc_r+0x56>
 8006ee6:	4f20      	ldr	r7, [pc, #128]	; (8006f68 <_malloc_r+0xb0>)
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	b923      	cbnz	r3, 8006ef6 <_malloc_r+0x3e>
 8006eec:	4621      	mov	r1, r4
 8006eee:	4630      	mov	r0, r6
 8006ef0:	f000 fcd2 	bl	8007898 <_sbrk_r>
 8006ef4:	6038      	str	r0, [r7, #0]
 8006ef6:	4629      	mov	r1, r5
 8006ef8:	4630      	mov	r0, r6
 8006efa:	f000 fccd 	bl	8007898 <_sbrk_r>
 8006efe:	1c43      	adds	r3, r0, #1
 8006f00:	d123      	bne.n	8006f4a <_malloc_r+0x92>
 8006f02:	230c      	movs	r3, #12
 8006f04:	6033      	str	r3, [r6, #0]
 8006f06:	4630      	mov	r0, r6
 8006f08:	f000 fff2 	bl	8007ef0 <__malloc_unlock>
 8006f0c:	e7e3      	b.n	8006ed6 <_malloc_r+0x1e>
 8006f0e:	6823      	ldr	r3, [r4, #0]
 8006f10:	1b5b      	subs	r3, r3, r5
 8006f12:	d417      	bmi.n	8006f44 <_malloc_r+0x8c>
 8006f14:	2b0b      	cmp	r3, #11
 8006f16:	d903      	bls.n	8006f20 <_malloc_r+0x68>
 8006f18:	6023      	str	r3, [r4, #0]
 8006f1a:	441c      	add	r4, r3
 8006f1c:	6025      	str	r5, [r4, #0]
 8006f1e:	e004      	b.n	8006f2a <_malloc_r+0x72>
 8006f20:	6863      	ldr	r3, [r4, #4]
 8006f22:	42a2      	cmp	r2, r4
 8006f24:	bf0c      	ite	eq
 8006f26:	600b      	streq	r3, [r1, #0]
 8006f28:	6053      	strne	r3, [r2, #4]
 8006f2a:	4630      	mov	r0, r6
 8006f2c:	f000 ffe0 	bl	8007ef0 <__malloc_unlock>
 8006f30:	f104 000b 	add.w	r0, r4, #11
 8006f34:	1d23      	adds	r3, r4, #4
 8006f36:	f020 0007 	bic.w	r0, r0, #7
 8006f3a:	1ac2      	subs	r2, r0, r3
 8006f3c:	d0cc      	beq.n	8006ed8 <_malloc_r+0x20>
 8006f3e:	1a1b      	subs	r3, r3, r0
 8006f40:	50a3      	str	r3, [r4, r2]
 8006f42:	e7c9      	b.n	8006ed8 <_malloc_r+0x20>
 8006f44:	4622      	mov	r2, r4
 8006f46:	6864      	ldr	r4, [r4, #4]
 8006f48:	e7cc      	b.n	8006ee4 <_malloc_r+0x2c>
 8006f4a:	1cc4      	adds	r4, r0, #3
 8006f4c:	f024 0403 	bic.w	r4, r4, #3
 8006f50:	42a0      	cmp	r0, r4
 8006f52:	d0e3      	beq.n	8006f1c <_malloc_r+0x64>
 8006f54:	1a21      	subs	r1, r4, r0
 8006f56:	4630      	mov	r0, r6
 8006f58:	f000 fc9e 	bl	8007898 <_sbrk_r>
 8006f5c:	3001      	adds	r0, #1
 8006f5e:	d1dd      	bne.n	8006f1c <_malloc_r+0x64>
 8006f60:	e7cf      	b.n	8006f02 <_malloc_r+0x4a>
 8006f62:	bf00      	nop
 8006f64:	200002a8 	.word	0x200002a8
 8006f68:	200002ac 	.word	0x200002ac

08006f6c <__ssputs_r>:
 8006f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f70:	688e      	ldr	r6, [r1, #8]
 8006f72:	429e      	cmp	r6, r3
 8006f74:	4682      	mov	sl, r0
 8006f76:	460c      	mov	r4, r1
 8006f78:	4690      	mov	r8, r2
 8006f7a:	461f      	mov	r7, r3
 8006f7c:	d838      	bhi.n	8006ff0 <__ssputs_r+0x84>
 8006f7e:	898a      	ldrh	r2, [r1, #12]
 8006f80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f84:	d032      	beq.n	8006fec <__ssputs_r+0x80>
 8006f86:	6825      	ldr	r5, [r4, #0]
 8006f88:	6909      	ldr	r1, [r1, #16]
 8006f8a:	eba5 0901 	sub.w	r9, r5, r1
 8006f8e:	6965      	ldr	r5, [r4, #20]
 8006f90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f98:	3301      	adds	r3, #1
 8006f9a:	444b      	add	r3, r9
 8006f9c:	106d      	asrs	r5, r5, #1
 8006f9e:	429d      	cmp	r5, r3
 8006fa0:	bf38      	it	cc
 8006fa2:	461d      	movcc	r5, r3
 8006fa4:	0553      	lsls	r3, r2, #21
 8006fa6:	d531      	bpl.n	800700c <__ssputs_r+0xa0>
 8006fa8:	4629      	mov	r1, r5
 8006faa:	f7ff ff85 	bl	8006eb8 <_malloc_r>
 8006fae:	4606      	mov	r6, r0
 8006fb0:	b950      	cbnz	r0, 8006fc8 <__ssputs_r+0x5c>
 8006fb2:	230c      	movs	r3, #12
 8006fb4:	f8ca 3000 	str.w	r3, [sl]
 8006fb8:	89a3      	ldrh	r3, [r4, #12]
 8006fba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fbe:	81a3      	strh	r3, [r4, #12]
 8006fc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fc8:	6921      	ldr	r1, [r4, #16]
 8006fca:	464a      	mov	r2, r9
 8006fcc:	f7ff fa4c 	bl	8006468 <memcpy>
 8006fd0:	89a3      	ldrh	r3, [r4, #12]
 8006fd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006fd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fda:	81a3      	strh	r3, [r4, #12]
 8006fdc:	6126      	str	r6, [r4, #16]
 8006fde:	6165      	str	r5, [r4, #20]
 8006fe0:	444e      	add	r6, r9
 8006fe2:	eba5 0509 	sub.w	r5, r5, r9
 8006fe6:	6026      	str	r6, [r4, #0]
 8006fe8:	60a5      	str	r5, [r4, #8]
 8006fea:	463e      	mov	r6, r7
 8006fec:	42be      	cmp	r6, r7
 8006fee:	d900      	bls.n	8006ff2 <__ssputs_r+0x86>
 8006ff0:	463e      	mov	r6, r7
 8006ff2:	4632      	mov	r2, r6
 8006ff4:	6820      	ldr	r0, [r4, #0]
 8006ff6:	4641      	mov	r1, r8
 8006ff8:	f000 ff5a 	bl	8007eb0 <memmove>
 8006ffc:	68a3      	ldr	r3, [r4, #8]
 8006ffe:	6822      	ldr	r2, [r4, #0]
 8007000:	1b9b      	subs	r3, r3, r6
 8007002:	4432      	add	r2, r6
 8007004:	60a3      	str	r3, [r4, #8]
 8007006:	6022      	str	r2, [r4, #0]
 8007008:	2000      	movs	r0, #0
 800700a:	e7db      	b.n	8006fc4 <__ssputs_r+0x58>
 800700c:	462a      	mov	r2, r5
 800700e:	f000 ff75 	bl	8007efc <_realloc_r>
 8007012:	4606      	mov	r6, r0
 8007014:	2800      	cmp	r0, #0
 8007016:	d1e1      	bne.n	8006fdc <__ssputs_r+0x70>
 8007018:	6921      	ldr	r1, [r4, #16]
 800701a:	4650      	mov	r0, sl
 800701c:	f7ff fefc 	bl	8006e18 <_free_r>
 8007020:	e7c7      	b.n	8006fb2 <__ssputs_r+0x46>
	...

08007024 <_svfiprintf_r>:
 8007024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007028:	4698      	mov	r8, r3
 800702a:	898b      	ldrh	r3, [r1, #12]
 800702c:	061b      	lsls	r3, r3, #24
 800702e:	b09d      	sub	sp, #116	; 0x74
 8007030:	4607      	mov	r7, r0
 8007032:	460d      	mov	r5, r1
 8007034:	4614      	mov	r4, r2
 8007036:	d50e      	bpl.n	8007056 <_svfiprintf_r+0x32>
 8007038:	690b      	ldr	r3, [r1, #16]
 800703a:	b963      	cbnz	r3, 8007056 <_svfiprintf_r+0x32>
 800703c:	2140      	movs	r1, #64	; 0x40
 800703e:	f7ff ff3b 	bl	8006eb8 <_malloc_r>
 8007042:	6028      	str	r0, [r5, #0]
 8007044:	6128      	str	r0, [r5, #16]
 8007046:	b920      	cbnz	r0, 8007052 <_svfiprintf_r+0x2e>
 8007048:	230c      	movs	r3, #12
 800704a:	603b      	str	r3, [r7, #0]
 800704c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007050:	e0d1      	b.n	80071f6 <_svfiprintf_r+0x1d2>
 8007052:	2340      	movs	r3, #64	; 0x40
 8007054:	616b      	str	r3, [r5, #20]
 8007056:	2300      	movs	r3, #0
 8007058:	9309      	str	r3, [sp, #36]	; 0x24
 800705a:	2320      	movs	r3, #32
 800705c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007060:	f8cd 800c 	str.w	r8, [sp, #12]
 8007064:	2330      	movs	r3, #48	; 0x30
 8007066:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007210 <_svfiprintf_r+0x1ec>
 800706a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800706e:	f04f 0901 	mov.w	r9, #1
 8007072:	4623      	mov	r3, r4
 8007074:	469a      	mov	sl, r3
 8007076:	f813 2b01 	ldrb.w	r2, [r3], #1
 800707a:	b10a      	cbz	r2, 8007080 <_svfiprintf_r+0x5c>
 800707c:	2a25      	cmp	r2, #37	; 0x25
 800707e:	d1f9      	bne.n	8007074 <_svfiprintf_r+0x50>
 8007080:	ebba 0b04 	subs.w	fp, sl, r4
 8007084:	d00b      	beq.n	800709e <_svfiprintf_r+0x7a>
 8007086:	465b      	mov	r3, fp
 8007088:	4622      	mov	r2, r4
 800708a:	4629      	mov	r1, r5
 800708c:	4638      	mov	r0, r7
 800708e:	f7ff ff6d 	bl	8006f6c <__ssputs_r>
 8007092:	3001      	adds	r0, #1
 8007094:	f000 80aa 	beq.w	80071ec <_svfiprintf_r+0x1c8>
 8007098:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800709a:	445a      	add	r2, fp
 800709c:	9209      	str	r2, [sp, #36]	; 0x24
 800709e:	f89a 3000 	ldrb.w	r3, [sl]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f000 80a2 	beq.w	80071ec <_svfiprintf_r+0x1c8>
 80070a8:	2300      	movs	r3, #0
 80070aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80070ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070b2:	f10a 0a01 	add.w	sl, sl, #1
 80070b6:	9304      	str	r3, [sp, #16]
 80070b8:	9307      	str	r3, [sp, #28]
 80070ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070be:	931a      	str	r3, [sp, #104]	; 0x68
 80070c0:	4654      	mov	r4, sl
 80070c2:	2205      	movs	r2, #5
 80070c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070c8:	4851      	ldr	r0, [pc, #324]	; (8007210 <_svfiprintf_r+0x1ec>)
 80070ca:	f7f9 f899 	bl	8000200 <memchr>
 80070ce:	9a04      	ldr	r2, [sp, #16]
 80070d0:	b9d8      	cbnz	r0, 800710a <_svfiprintf_r+0xe6>
 80070d2:	06d0      	lsls	r0, r2, #27
 80070d4:	bf44      	itt	mi
 80070d6:	2320      	movmi	r3, #32
 80070d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070dc:	0711      	lsls	r1, r2, #28
 80070de:	bf44      	itt	mi
 80070e0:	232b      	movmi	r3, #43	; 0x2b
 80070e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070e6:	f89a 3000 	ldrb.w	r3, [sl]
 80070ea:	2b2a      	cmp	r3, #42	; 0x2a
 80070ec:	d015      	beq.n	800711a <_svfiprintf_r+0xf6>
 80070ee:	9a07      	ldr	r2, [sp, #28]
 80070f0:	4654      	mov	r4, sl
 80070f2:	2000      	movs	r0, #0
 80070f4:	f04f 0c0a 	mov.w	ip, #10
 80070f8:	4621      	mov	r1, r4
 80070fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070fe:	3b30      	subs	r3, #48	; 0x30
 8007100:	2b09      	cmp	r3, #9
 8007102:	d94e      	bls.n	80071a2 <_svfiprintf_r+0x17e>
 8007104:	b1b0      	cbz	r0, 8007134 <_svfiprintf_r+0x110>
 8007106:	9207      	str	r2, [sp, #28]
 8007108:	e014      	b.n	8007134 <_svfiprintf_r+0x110>
 800710a:	eba0 0308 	sub.w	r3, r0, r8
 800710e:	fa09 f303 	lsl.w	r3, r9, r3
 8007112:	4313      	orrs	r3, r2
 8007114:	9304      	str	r3, [sp, #16]
 8007116:	46a2      	mov	sl, r4
 8007118:	e7d2      	b.n	80070c0 <_svfiprintf_r+0x9c>
 800711a:	9b03      	ldr	r3, [sp, #12]
 800711c:	1d19      	adds	r1, r3, #4
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	9103      	str	r1, [sp, #12]
 8007122:	2b00      	cmp	r3, #0
 8007124:	bfbb      	ittet	lt
 8007126:	425b      	neglt	r3, r3
 8007128:	f042 0202 	orrlt.w	r2, r2, #2
 800712c:	9307      	strge	r3, [sp, #28]
 800712e:	9307      	strlt	r3, [sp, #28]
 8007130:	bfb8      	it	lt
 8007132:	9204      	strlt	r2, [sp, #16]
 8007134:	7823      	ldrb	r3, [r4, #0]
 8007136:	2b2e      	cmp	r3, #46	; 0x2e
 8007138:	d10c      	bne.n	8007154 <_svfiprintf_r+0x130>
 800713a:	7863      	ldrb	r3, [r4, #1]
 800713c:	2b2a      	cmp	r3, #42	; 0x2a
 800713e:	d135      	bne.n	80071ac <_svfiprintf_r+0x188>
 8007140:	9b03      	ldr	r3, [sp, #12]
 8007142:	1d1a      	adds	r2, r3, #4
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	9203      	str	r2, [sp, #12]
 8007148:	2b00      	cmp	r3, #0
 800714a:	bfb8      	it	lt
 800714c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007150:	3402      	adds	r4, #2
 8007152:	9305      	str	r3, [sp, #20]
 8007154:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007220 <_svfiprintf_r+0x1fc>
 8007158:	7821      	ldrb	r1, [r4, #0]
 800715a:	2203      	movs	r2, #3
 800715c:	4650      	mov	r0, sl
 800715e:	f7f9 f84f 	bl	8000200 <memchr>
 8007162:	b140      	cbz	r0, 8007176 <_svfiprintf_r+0x152>
 8007164:	2340      	movs	r3, #64	; 0x40
 8007166:	eba0 000a 	sub.w	r0, r0, sl
 800716a:	fa03 f000 	lsl.w	r0, r3, r0
 800716e:	9b04      	ldr	r3, [sp, #16]
 8007170:	4303      	orrs	r3, r0
 8007172:	3401      	adds	r4, #1
 8007174:	9304      	str	r3, [sp, #16]
 8007176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800717a:	4826      	ldr	r0, [pc, #152]	; (8007214 <_svfiprintf_r+0x1f0>)
 800717c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007180:	2206      	movs	r2, #6
 8007182:	f7f9 f83d 	bl	8000200 <memchr>
 8007186:	2800      	cmp	r0, #0
 8007188:	d038      	beq.n	80071fc <_svfiprintf_r+0x1d8>
 800718a:	4b23      	ldr	r3, [pc, #140]	; (8007218 <_svfiprintf_r+0x1f4>)
 800718c:	bb1b      	cbnz	r3, 80071d6 <_svfiprintf_r+0x1b2>
 800718e:	9b03      	ldr	r3, [sp, #12]
 8007190:	3307      	adds	r3, #7
 8007192:	f023 0307 	bic.w	r3, r3, #7
 8007196:	3308      	adds	r3, #8
 8007198:	9303      	str	r3, [sp, #12]
 800719a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800719c:	4433      	add	r3, r6
 800719e:	9309      	str	r3, [sp, #36]	; 0x24
 80071a0:	e767      	b.n	8007072 <_svfiprintf_r+0x4e>
 80071a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80071a6:	460c      	mov	r4, r1
 80071a8:	2001      	movs	r0, #1
 80071aa:	e7a5      	b.n	80070f8 <_svfiprintf_r+0xd4>
 80071ac:	2300      	movs	r3, #0
 80071ae:	3401      	adds	r4, #1
 80071b0:	9305      	str	r3, [sp, #20]
 80071b2:	4619      	mov	r1, r3
 80071b4:	f04f 0c0a 	mov.w	ip, #10
 80071b8:	4620      	mov	r0, r4
 80071ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071be:	3a30      	subs	r2, #48	; 0x30
 80071c0:	2a09      	cmp	r2, #9
 80071c2:	d903      	bls.n	80071cc <_svfiprintf_r+0x1a8>
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d0c5      	beq.n	8007154 <_svfiprintf_r+0x130>
 80071c8:	9105      	str	r1, [sp, #20]
 80071ca:	e7c3      	b.n	8007154 <_svfiprintf_r+0x130>
 80071cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80071d0:	4604      	mov	r4, r0
 80071d2:	2301      	movs	r3, #1
 80071d4:	e7f0      	b.n	80071b8 <_svfiprintf_r+0x194>
 80071d6:	ab03      	add	r3, sp, #12
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	462a      	mov	r2, r5
 80071dc:	4b0f      	ldr	r3, [pc, #60]	; (800721c <_svfiprintf_r+0x1f8>)
 80071de:	a904      	add	r1, sp, #16
 80071e0:	4638      	mov	r0, r7
 80071e2:	f7fc f9af 	bl	8003544 <_printf_float>
 80071e6:	1c42      	adds	r2, r0, #1
 80071e8:	4606      	mov	r6, r0
 80071ea:	d1d6      	bne.n	800719a <_svfiprintf_r+0x176>
 80071ec:	89ab      	ldrh	r3, [r5, #12]
 80071ee:	065b      	lsls	r3, r3, #25
 80071f0:	f53f af2c 	bmi.w	800704c <_svfiprintf_r+0x28>
 80071f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071f6:	b01d      	add	sp, #116	; 0x74
 80071f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071fc:	ab03      	add	r3, sp, #12
 80071fe:	9300      	str	r3, [sp, #0]
 8007200:	462a      	mov	r2, r5
 8007202:	4b06      	ldr	r3, [pc, #24]	; (800721c <_svfiprintf_r+0x1f8>)
 8007204:	a904      	add	r1, sp, #16
 8007206:	4638      	mov	r0, r7
 8007208:	f7fc fc40 	bl	8003a8c <_printf_i>
 800720c:	e7eb      	b.n	80071e6 <_svfiprintf_r+0x1c2>
 800720e:	bf00      	nop
 8007210:	08008a7c 	.word	0x08008a7c
 8007214:	08008a86 	.word	0x08008a86
 8007218:	08003545 	.word	0x08003545
 800721c:	08006f6d 	.word	0x08006f6d
 8007220:	08008a82 	.word	0x08008a82

08007224 <_sungetc_r>:
 8007224:	b538      	push	{r3, r4, r5, lr}
 8007226:	1c4b      	adds	r3, r1, #1
 8007228:	4614      	mov	r4, r2
 800722a:	d103      	bne.n	8007234 <_sungetc_r+0x10>
 800722c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007230:	4628      	mov	r0, r5
 8007232:	bd38      	pop	{r3, r4, r5, pc}
 8007234:	8993      	ldrh	r3, [r2, #12]
 8007236:	f023 0320 	bic.w	r3, r3, #32
 800723a:	8193      	strh	r3, [r2, #12]
 800723c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800723e:	6852      	ldr	r2, [r2, #4]
 8007240:	b2cd      	uxtb	r5, r1
 8007242:	b18b      	cbz	r3, 8007268 <_sungetc_r+0x44>
 8007244:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007246:	4293      	cmp	r3, r2
 8007248:	dd08      	ble.n	800725c <_sungetc_r+0x38>
 800724a:	6823      	ldr	r3, [r4, #0]
 800724c:	1e5a      	subs	r2, r3, #1
 800724e:	6022      	str	r2, [r4, #0]
 8007250:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007254:	6863      	ldr	r3, [r4, #4]
 8007256:	3301      	adds	r3, #1
 8007258:	6063      	str	r3, [r4, #4]
 800725a:	e7e9      	b.n	8007230 <_sungetc_r+0xc>
 800725c:	4621      	mov	r1, r4
 800725e:	f000 fbf5 	bl	8007a4c <__submore>
 8007262:	2800      	cmp	r0, #0
 8007264:	d0f1      	beq.n	800724a <_sungetc_r+0x26>
 8007266:	e7e1      	b.n	800722c <_sungetc_r+0x8>
 8007268:	6921      	ldr	r1, [r4, #16]
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	b151      	cbz	r1, 8007284 <_sungetc_r+0x60>
 800726e:	4299      	cmp	r1, r3
 8007270:	d208      	bcs.n	8007284 <_sungetc_r+0x60>
 8007272:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8007276:	42a9      	cmp	r1, r5
 8007278:	d104      	bne.n	8007284 <_sungetc_r+0x60>
 800727a:	3b01      	subs	r3, #1
 800727c:	3201      	adds	r2, #1
 800727e:	6023      	str	r3, [r4, #0]
 8007280:	6062      	str	r2, [r4, #4]
 8007282:	e7d5      	b.n	8007230 <_sungetc_r+0xc>
 8007284:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8007288:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800728c:	6363      	str	r3, [r4, #52]	; 0x34
 800728e:	2303      	movs	r3, #3
 8007290:	63a3      	str	r3, [r4, #56]	; 0x38
 8007292:	4623      	mov	r3, r4
 8007294:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007298:	6023      	str	r3, [r4, #0]
 800729a:	2301      	movs	r3, #1
 800729c:	e7dc      	b.n	8007258 <_sungetc_r+0x34>

0800729e <__ssrefill_r>:
 800729e:	b510      	push	{r4, lr}
 80072a0:	460c      	mov	r4, r1
 80072a2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80072a4:	b169      	cbz	r1, 80072c2 <__ssrefill_r+0x24>
 80072a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072aa:	4299      	cmp	r1, r3
 80072ac:	d001      	beq.n	80072b2 <__ssrefill_r+0x14>
 80072ae:	f7ff fdb3 	bl	8006e18 <_free_r>
 80072b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80072b4:	6063      	str	r3, [r4, #4]
 80072b6:	2000      	movs	r0, #0
 80072b8:	6360      	str	r0, [r4, #52]	; 0x34
 80072ba:	b113      	cbz	r3, 80072c2 <__ssrefill_r+0x24>
 80072bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80072be:	6023      	str	r3, [r4, #0]
 80072c0:	bd10      	pop	{r4, pc}
 80072c2:	6923      	ldr	r3, [r4, #16]
 80072c4:	6023      	str	r3, [r4, #0]
 80072c6:	2300      	movs	r3, #0
 80072c8:	6063      	str	r3, [r4, #4]
 80072ca:	89a3      	ldrh	r3, [r4, #12]
 80072cc:	f043 0320 	orr.w	r3, r3, #32
 80072d0:	81a3      	strh	r3, [r4, #12]
 80072d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072d6:	e7f3      	b.n	80072c0 <__ssrefill_r+0x22>

080072d8 <__ssvfiscanf_r>:
 80072d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072dc:	460c      	mov	r4, r1
 80072de:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80072e2:	2100      	movs	r1, #0
 80072e4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80072e8:	49b2      	ldr	r1, [pc, #712]	; (80075b4 <__ssvfiscanf_r+0x2dc>)
 80072ea:	91a0      	str	r1, [sp, #640]	; 0x280
 80072ec:	f10d 0804 	add.w	r8, sp, #4
 80072f0:	49b1      	ldr	r1, [pc, #708]	; (80075b8 <__ssvfiscanf_r+0x2e0>)
 80072f2:	4fb2      	ldr	r7, [pc, #712]	; (80075bc <__ssvfiscanf_r+0x2e4>)
 80072f4:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 80075c0 <__ssvfiscanf_r+0x2e8>
 80072f8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80072fc:	4606      	mov	r6, r0
 80072fe:	91a1      	str	r1, [sp, #644]	; 0x284
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	f892 a000 	ldrb.w	sl, [r2]
 8007306:	f1ba 0f00 	cmp.w	sl, #0
 800730a:	f000 8151 	beq.w	80075b0 <__ssvfiscanf_r+0x2d8>
 800730e:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8007312:	f013 0308 	ands.w	r3, r3, #8
 8007316:	f102 0501 	add.w	r5, r2, #1
 800731a:	d019      	beq.n	8007350 <__ssvfiscanf_r+0x78>
 800731c:	6863      	ldr	r3, [r4, #4]
 800731e:	2b00      	cmp	r3, #0
 8007320:	dd0f      	ble.n	8007342 <__ssvfiscanf_r+0x6a>
 8007322:	6823      	ldr	r3, [r4, #0]
 8007324:	781a      	ldrb	r2, [r3, #0]
 8007326:	5cba      	ldrb	r2, [r7, r2]
 8007328:	0712      	lsls	r2, r2, #28
 800732a:	d401      	bmi.n	8007330 <__ssvfiscanf_r+0x58>
 800732c:	462a      	mov	r2, r5
 800732e:	e7e8      	b.n	8007302 <__ssvfiscanf_r+0x2a>
 8007330:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007332:	3201      	adds	r2, #1
 8007334:	9245      	str	r2, [sp, #276]	; 0x114
 8007336:	6862      	ldr	r2, [r4, #4]
 8007338:	3301      	adds	r3, #1
 800733a:	3a01      	subs	r2, #1
 800733c:	6062      	str	r2, [r4, #4]
 800733e:	6023      	str	r3, [r4, #0]
 8007340:	e7ec      	b.n	800731c <__ssvfiscanf_r+0x44>
 8007342:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007344:	4621      	mov	r1, r4
 8007346:	4630      	mov	r0, r6
 8007348:	4798      	blx	r3
 800734a:	2800      	cmp	r0, #0
 800734c:	d0e9      	beq.n	8007322 <__ssvfiscanf_r+0x4a>
 800734e:	e7ed      	b.n	800732c <__ssvfiscanf_r+0x54>
 8007350:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8007354:	f040 8083 	bne.w	800745e <__ssvfiscanf_r+0x186>
 8007358:	9341      	str	r3, [sp, #260]	; 0x104
 800735a:	9343      	str	r3, [sp, #268]	; 0x10c
 800735c:	7853      	ldrb	r3, [r2, #1]
 800735e:	2b2a      	cmp	r3, #42	; 0x2a
 8007360:	bf02      	ittt	eq
 8007362:	2310      	moveq	r3, #16
 8007364:	1c95      	addeq	r5, r2, #2
 8007366:	9341      	streq	r3, [sp, #260]	; 0x104
 8007368:	220a      	movs	r2, #10
 800736a:	46ab      	mov	fp, r5
 800736c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8007370:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8007374:	2b09      	cmp	r3, #9
 8007376:	d91d      	bls.n	80073b4 <__ssvfiscanf_r+0xdc>
 8007378:	4891      	ldr	r0, [pc, #580]	; (80075c0 <__ssvfiscanf_r+0x2e8>)
 800737a:	2203      	movs	r2, #3
 800737c:	f7f8 ff40 	bl	8000200 <memchr>
 8007380:	b140      	cbz	r0, 8007394 <__ssvfiscanf_r+0xbc>
 8007382:	2301      	movs	r3, #1
 8007384:	eba0 0009 	sub.w	r0, r0, r9
 8007388:	fa03 f000 	lsl.w	r0, r3, r0
 800738c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800738e:	4318      	orrs	r0, r3
 8007390:	9041      	str	r0, [sp, #260]	; 0x104
 8007392:	465d      	mov	r5, fp
 8007394:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007398:	2b78      	cmp	r3, #120	; 0x78
 800739a:	d806      	bhi.n	80073aa <__ssvfiscanf_r+0xd2>
 800739c:	2b57      	cmp	r3, #87	; 0x57
 800739e:	d810      	bhi.n	80073c2 <__ssvfiscanf_r+0xea>
 80073a0:	2b25      	cmp	r3, #37	; 0x25
 80073a2:	d05c      	beq.n	800745e <__ssvfiscanf_r+0x186>
 80073a4:	d856      	bhi.n	8007454 <__ssvfiscanf_r+0x17c>
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d074      	beq.n	8007494 <__ssvfiscanf_r+0x1bc>
 80073aa:	2303      	movs	r3, #3
 80073ac:	9347      	str	r3, [sp, #284]	; 0x11c
 80073ae:	230a      	movs	r3, #10
 80073b0:	9342      	str	r3, [sp, #264]	; 0x108
 80073b2:	e081      	b.n	80074b8 <__ssvfiscanf_r+0x1e0>
 80073b4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80073b6:	fb02 1303 	mla	r3, r2, r3, r1
 80073ba:	3b30      	subs	r3, #48	; 0x30
 80073bc:	9343      	str	r3, [sp, #268]	; 0x10c
 80073be:	465d      	mov	r5, fp
 80073c0:	e7d3      	b.n	800736a <__ssvfiscanf_r+0x92>
 80073c2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80073c6:	2a20      	cmp	r2, #32
 80073c8:	d8ef      	bhi.n	80073aa <__ssvfiscanf_r+0xd2>
 80073ca:	a101      	add	r1, pc, #4	; (adr r1, 80073d0 <__ssvfiscanf_r+0xf8>)
 80073cc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80073d0:	080074a3 	.word	0x080074a3
 80073d4:	080073ab 	.word	0x080073ab
 80073d8:	080073ab 	.word	0x080073ab
 80073dc:	08007501 	.word	0x08007501
 80073e0:	080073ab 	.word	0x080073ab
 80073e4:	080073ab 	.word	0x080073ab
 80073e8:	080073ab 	.word	0x080073ab
 80073ec:	080073ab 	.word	0x080073ab
 80073f0:	080073ab 	.word	0x080073ab
 80073f4:	080073ab 	.word	0x080073ab
 80073f8:	080073ab 	.word	0x080073ab
 80073fc:	08007517 	.word	0x08007517
 8007400:	080074ed 	.word	0x080074ed
 8007404:	0800745b 	.word	0x0800745b
 8007408:	0800745b 	.word	0x0800745b
 800740c:	0800745b 	.word	0x0800745b
 8007410:	080073ab 	.word	0x080073ab
 8007414:	080074f1 	.word	0x080074f1
 8007418:	080073ab 	.word	0x080073ab
 800741c:	080073ab 	.word	0x080073ab
 8007420:	080073ab 	.word	0x080073ab
 8007424:	080073ab 	.word	0x080073ab
 8007428:	08007527 	.word	0x08007527
 800742c:	080074f9 	.word	0x080074f9
 8007430:	0800749b 	.word	0x0800749b
 8007434:	080073ab 	.word	0x080073ab
 8007438:	080073ab 	.word	0x080073ab
 800743c:	08007523 	.word	0x08007523
 8007440:	080073ab 	.word	0x080073ab
 8007444:	080074ed 	.word	0x080074ed
 8007448:	080073ab 	.word	0x080073ab
 800744c:	080073ab 	.word	0x080073ab
 8007450:	080074a3 	.word	0x080074a3
 8007454:	3b45      	subs	r3, #69	; 0x45
 8007456:	2b02      	cmp	r3, #2
 8007458:	d8a7      	bhi.n	80073aa <__ssvfiscanf_r+0xd2>
 800745a:	2305      	movs	r3, #5
 800745c:	e02b      	b.n	80074b6 <__ssvfiscanf_r+0x1de>
 800745e:	6863      	ldr	r3, [r4, #4]
 8007460:	2b00      	cmp	r3, #0
 8007462:	dd0d      	ble.n	8007480 <__ssvfiscanf_r+0x1a8>
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	781a      	ldrb	r2, [r3, #0]
 8007468:	4552      	cmp	r2, sl
 800746a:	f040 80a1 	bne.w	80075b0 <__ssvfiscanf_r+0x2d8>
 800746e:	3301      	adds	r3, #1
 8007470:	6862      	ldr	r2, [r4, #4]
 8007472:	6023      	str	r3, [r4, #0]
 8007474:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8007476:	3a01      	subs	r2, #1
 8007478:	3301      	adds	r3, #1
 800747a:	6062      	str	r2, [r4, #4]
 800747c:	9345      	str	r3, [sp, #276]	; 0x114
 800747e:	e755      	b.n	800732c <__ssvfiscanf_r+0x54>
 8007480:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007482:	4621      	mov	r1, r4
 8007484:	4630      	mov	r0, r6
 8007486:	4798      	blx	r3
 8007488:	2800      	cmp	r0, #0
 800748a:	d0eb      	beq.n	8007464 <__ssvfiscanf_r+0x18c>
 800748c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800748e:	2800      	cmp	r0, #0
 8007490:	f040 8084 	bne.w	800759c <__ssvfiscanf_r+0x2c4>
 8007494:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007498:	e086      	b.n	80075a8 <__ssvfiscanf_r+0x2d0>
 800749a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800749c:	f042 0220 	orr.w	r2, r2, #32
 80074a0:	9241      	str	r2, [sp, #260]	; 0x104
 80074a2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80074a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074a8:	9241      	str	r2, [sp, #260]	; 0x104
 80074aa:	2210      	movs	r2, #16
 80074ac:	2b6f      	cmp	r3, #111	; 0x6f
 80074ae:	9242      	str	r2, [sp, #264]	; 0x108
 80074b0:	bf34      	ite	cc
 80074b2:	2303      	movcc	r3, #3
 80074b4:	2304      	movcs	r3, #4
 80074b6:	9347      	str	r3, [sp, #284]	; 0x11c
 80074b8:	6863      	ldr	r3, [r4, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	dd41      	ble.n	8007542 <__ssvfiscanf_r+0x26a>
 80074be:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80074c0:	0659      	lsls	r1, r3, #25
 80074c2:	d404      	bmi.n	80074ce <__ssvfiscanf_r+0x1f6>
 80074c4:	6823      	ldr	r3, [r4, #0]
 80074c6:	781a      	ldrb	r2, [r3, #0]
 80074c8:	5cba      	ldrb	r2, [r7, r2]
 80074ca:	0712      	lsls	r2, r2, #28
 80074cc:	d440      	bmi.n	8007550 <__ssvfiscanf_r+0x278>
 80074ce:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80074d0:	2b02      	cmp	r3, #2
 80074d2:	dc4f      	bgt.n	8007574 <__ssvfiscanf_r+0x29c>
 80074d4:	466b      	mov	r3, sp
 80074d6:	4622      	mov	r2, r4
 80074d8:	a941      	add	r1, sp, #260	; 0x104
 80074da:	4630      	mov	r0, r6
 80074dc:	f000 f874 	bl	80075c8 <_scanf_chars>
 80074e0:	2801      	cmp	r0, #1
 80074e2:	d065      	beq.n	80075b0 <__ssvfiscanf_r+0x2d8>
 80074e4:	2802      	cmp	r0, #2
 80074e6:	f47f af21 	bne.w	800732c <__ssvfiscanf_r+0x54>
 80074ea:	e7cf      	b.n	800748c <__ssvfiscanf_r+0x1b4>
 80074ec:	220a      	movs	r2, #10
 80074ee:	e7dd      	b.n	80074ac <__ssvfiscanf_r+0x1d4>
 80074f0:	2300      	movs	r3, #0
 80074f2:	9342      	str	r3, [sp, #264]	; 0x108
 80074f4:	2303      	movs	r3, #3
 80074f6:	e7de      	b.n	80074b6 <__ssvfiscanf_r+0x1de>
 80074f8:	2308      	movs	r3, #8
 80074fa:	9342      	str	r3, [sp, #264]	; 0x108
 80074fc:	2304      	movs	r3, #4
 80074fe:	e7da      	b.n	80074b6 <__ssvfiscanf_r+0x1de>
 8007500:	4629      	mov	r1, r5
 8007502:	4640      	mov	r0, r8
 8007504:	f000 f9d8 	bl	80078b8 <__sccl>
 8007508:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800750a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800750e:	9341      	str	r3, [sp, #260]	; 0x104
 8007510:	4605      	mov	r5, r0
 8007512:	2301      	movs	r3, #1
 8007514:	e7cf      	b.n	80074b6 <__ssvfiscanf_r+0x1de>
 8007516:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007518:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800751c:	9341      	str	r3, [sp, #260]	; 0x104
 800751e:	2300      	movs	r3, #0
 8007520:	e7c9      	b.n	80074b6 <__ssvfiscanf_r+0x1de>
 8007522:	2302      	movs	r3, #2
 8007524:	e7c7      	b.n	80074b6 <__ssvfiscanf_r+0x1de>
 8007526:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007528:	06c3      	lsls	r3, r0, #27
 800752a:	f53f aeff 	bmi.w	800732c <__ssvfiscanf_r+0x54>
 800752e:	9b00      	ldr	r3, [sp, #0]
 8007530:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007532:	1d19      	adds	r1, r3, #4
 8007534:	9100      	str	r1, [sp, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	07c0      	lsls	r0, r0, #31
 800753a:	bf4c      	ite	mi
 800753c:	801a      	strhmi	r2, [r3, #0]
 800753e:	601a      	strpl	r2, [r3, #0]
 8007540:	e6f4      	b.n	800732c <__ssvfiscanf_r+0x54>
 8007542:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007544:	4621      	mov	r1, r4
 8007546:	4630      	mov	r0, r6
 8007548:	4798      	blx	r3
 800754a:	2800      	cmp	r0, #0
 800754c:	d0b7      	beq.n	80074be <__ssvfiscanf_r+0x1e6>
 800754e:	e79d      	b.n	800748c <__ssvfiscanf_r+0x1b4>
 8007550:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007552:	3201      	adds	r2, #1
 8007554:	9245      	str	r2, [sp, #276]	; 0x114
 8007556:	6862      	ldr	r2, [r4, #4]
 8007558:	3a01      	subs	r2, #1
 800755a:	2a00      	cmp	r2, #0
 800755c:	6062      	str	r2, [r4, #4]
 800755e:	dd02      	ble.n	8007566 <__ssvfiscanf_r+0x28e>
 8007560:	3301      	adds	r3, #1
 8007562:	6023      	str	r3, [r4, #0]
 8007564:	e7ae      	b.n	80074c4 <__ssvfiscanf_r+0x1ec>
 8007566:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007568:	4621      	mov	r1, r4
 800756a:	4630      	mov	r0, r6
 800756c:	4798      	blx	r3
 800756e:	2800      	cmp	r0, #0
 8007570:	d0a8      	beq.n	80074c4 <__ssvfiscanf_r+0x1ec>
 8007572:	e78b      	b.n	800748c <__ssvfiscanf_r+0x1b4>
 8007574:	2b04      	cmp	r3, #4
 8007576:	dc06      	bgt.n	8007586 <__ssvfiscanf_r+0x2ae>
 8007578:	466b      	mov	r3, sp
 800757a:	4622      	mov	r2, r4
 800757c:	a941      	add	r1, sp, #260	; 0x104
 800757e:	4630      	mov	r0, r6
 8007580:	f000 f87a 	bl	8007678 <_scanf_i>
 8007584:	e7ac      	b.n	80074e0 <__ssvfiscanf_r+0x208>
 8007586:	4b0f      	ldr	r3, [pc, #60]	; (80075c4 <__ssvfiscanf_r+0x2ec>)
 8007588:	2b00      	cmp	r3, #0
 800758a:	f43f aecf 	beq.w	800732c <__ssvfiscanf_r+0x54>
 800758e:	466b      	mov	r3, sp
 8007590:	4622      	mov	r2, r4
 8007592:	a941      	add	r1, sp, #260	; 0x104
 8007594:	4630      	mov	r0, r6
 8007596:	f7fc fb9f 	bl	8003cd8 <_scanf_float>
 800759a:	e7a1      	b.n	80074e0 <__ssvfiscanf_r+0x208>
 800759c:	89a3      	ldrh	r3, [r4, #12]
 800759e:	f013 0f40 	tst.w	r3, #64	; 0x40
 80075a2:	bf18      	it	ne
 80075a4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80075a8:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80075ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80075b2:	e7f9      	b.n	80075a8 <__ssvfiscanf_r+0x2d0>
 80075b4:	08007225 	.word	0x08007225
 80075b8:	0800729f 	.word	0x0800729f
 80075bc:	08008709 	.word	0x08008709
 80075c0:	08008a82 	.word	0x08008a82
 80075c4:	08003cd9 	.word	0x08003cd9

080075c8 <_scanf_chars>:
 80075c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075cc:	4615      	mov	r5, r2
 80075ce:	688a      	ldr	r2, [r1, #8]
 80075d0:	4680      	mov	r8, r0
 80075d2:	460c      	mov	r4, r1
 80075d4:	b932      	cbnz	r2, 80075e4 <_scanf_chars+0x1c>
 80075d6:	698a      	ldr	r2, [r1, #24]
 80075d8:	2a00      	cmp	r2, #0
 80075da:	bf0c      	ite	eq
 80075dc:	2201      	moveq	r2, #1
 80075de:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 80075e2:	608a      	str	r2, [r1, #8]
 80075e4:	6822      	ldr	r2, [r4, #0]
 80075e6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8007674 <_scanf_chars+0xac>
 80075ea:	06d1      	lsls	r1, r2, #27
 80075ec:	bf5f      	itttt	pl
 80075ee:	681a      	ldrpl	r2, [r3, #0]
 80075f0:	1d11      	addpl	r1, r2, #4
 80075f2:	6019      	strpl	r1, [r3, #0]
 80075f4:	6816      	ldrpl	r6, [r2, #0]
 80075f6:	2700      	movs	r7, #0
 80075f8:	69a0      	ldr	r0, [r4, #24]
 80075fa:	b188      	cbz	r0, 8007620 <_scanf_chars+0x58>
 80075fc:	2801      	cmp	r0, #1
 80075fe:	d107      	bne.n	8007610 <_scanf_chars+0x48>
 8007600:	682b      	ldr	r3, [r5, #0]
 8007602:	781a      	ldrb	r2, [r3, #0]
 8007604:	6963      	ldr	r3, [r4, #20]
 8007606:	5c9b      	ldrb	r3, [r3, r2]
 8007608:	b953      	cbnz	r3, 8007620 <_scanf_chars+0x58>
 800760a:	bb27      	cbnz	r7, 8007656 <_scanf_chars+0x8e>
 800760c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007610:	2802      	cmp	r0, #2
 8007612:	d120      	bne.n	8007656 <_scanf_chars+0x8e>
 8007614:	682b      	ldr	r3, [r5, #0]
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	f813 3009 	ldrb.w	r3, [r3, r9]
 800761c:	071b      	lsls	r3, r3, #28
 800761e:	d41a      	bmi.n	8007656 <_scanf_chars+0x8e>
 8007620:	6823      	ldr	r3, [r4, #0]
 8007622:	06da      	lsls	r2, r3, #27
 8007624:	bf5e      	ittt	pl
 8007626:	682b      	ldrpl	r3, [r5, #0]
 8007628:	781b      	ldrbpl	r3, [r3, #0]
 800762a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800762e:	682a      	ldr	r2, [r5, #0]
 8007630:	686b      	ldr	r3, [r5, #4]
 8007632:	3201      	adds	r2, #1
 8007634:	602a      	str	r2, [r5, #0]
 8007636:	68a2      	ldr	r2, [r4, #8]
 8007638:	3b01      	subs	r3, #1
 800763a:	3a01      	subs	r2, #1
 800763c:	606b      	str	r3, [r5, #4]
 800763e:	3701      	adds	r7, #1
 8007640:	60a2      	str	r2, [r4, #8]
 8007642:	b142      	cbz	r2, 8007656 <_scanf_chars+0x8e>
 8007644:	2b00      	cmp	r3, #0
 8007646:	dcd7      	bgt.n	80075f8 <_scanf_chars+0x30>
 8007648:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800764c:	4629      	mov	r1, r5
 800764e:	4640      	mov	r0, r8
 8007650:	4798      	blx	r3
 8007652:	2800      	cmp	r0, #0
 8007654:	d0d0      	beq.n	80075f8 <_scanf_chars+0x30>
 8007656:	6823      	ldr	r3, [r4, #0]
 8007658:	f013 0310 	ands.w	r3, r3, #16
 800765c:	d105      	bne.n	800766a <_scanf_chars+0xa2>
 800765e:	68e2      	ldr	r2, [r4, #12]
 8007660:	3201      	adds	r2, #1
 8007662:	60e2      	str	r2, [r4, #12]
 8007664:	69a2      	ldr	r2, [r4, #24]
 8007666:	b102      	cbz	r2, 800766a <_scanf_chars+0xa2>
 8007668:	7033      	strb	r3, [r6, #0]
 800766a:	6923      	ldr	r3, [r4, #16]
 800766c:	441f      	add	r7, r3
 800766e:	6127      	str	r7, [r4, #16]
 8007670:	2000      	movs	r0, #0
 8007672:	e7cb      	b.n	800760c <_scanf_chars+0x44>
 8007674:	08008709 	.word	0x08008709

08007678 <_scanf_i>:
 8007678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800767c:	4698      	mov	r8, r3
 800767e:	4b74      	ldr	r3, [pc, #464]	; (8007850 <_scanf_i+0x1d8>)
 8007680:	460c      	mov	r4, r1
 8007682:	4682      	mov	sl, r0
 8007684:	4616      	mov	r6, r2
 8007686:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800768a:	b087      	sub	sp, #28
 800768c:	ab03      	add	r3, sp, #12
 800768e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007692:	4b70      	ldr	r3, [pc, #448]	; (8007854 <_scanf_i+0x1dc>)
 8007694:	69a1      	ldr	r1, [r4, #24]
 8007696:	4a70      	ldr	r2, [pc, #448]	; (8007858 <_scanf_i+0x1e0>)
 8007698:	2903      	cmp	r1, #3
 800769a:	bf18      	it	ne
 800769c:	461a      	movne	r2, r3
 800769e:	68a3      	ldr	r3, [r4, #8]
 80076a0:	9201      	str	r2, [sp, #4]
 80076a2:	1e5a      	subs	r2, r3, #1
 80076a4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80076a8:	bf88      	it	hi
 80076aa:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80076ae:	4627      	mov	r7, r4
 80076b0:	bf82      	ittt	hi
 80076b2:	eb03 0905 	addhi.w	r9, r3, r5
 80076b6:	f240 135d 	movwhi	r3, #349	; 0x15d
 80076ba:	60a3      	strhi	r3, [r4, #8]
 80076bc:	f857 3b1c 	ldr.w	r3, [r7], #28
 80076c0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80076c4:	bf98      	it	ls
 80076c6:	f04f 0900 	movls.w	r9, #0
 80076ca:	6023      	str	r3, [r4, #0]
 80076cc:	463d      	mov	r5, r7
 80076ce:	f04f 0b00 	mov.w	fp, #0
 80076d2:	6831      	ldr	r1, [r6, #0]
 80076d4:	ab03      	add	r3, sp, #12
 80076d6:	7809      	ldrb	r1, [r1, #0]
 80076d8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80076dc:	2202      	movs	r2, #2
 80076de:	f7f8 fd8f 	bl	8000200 <memchr>
 80076e2:	b328      	cbz	r0, 8007730 <_scanf_i+0xb8>
 80076e4:	f1bb 0f01 	cmp.w	fp, #1
 80076e8:	d159      	bne.n	800779e <_scanf_i+0x126>
 80076ea:	6862      	ldr	r2, [r4, #4]
 80076ec:	b92a      	cbnz	r2, 80076fa <_scanf_i+0x82>
 80076ee:	6822      	ldr	r2, [r4, #0]
 80076f0:	2308      	movs	r3, #8
 80076f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076f6:	6063      	str	r3, [r4, #4]
 80076f8:	6022      	str	r2, [r4, #0]
 80076fa:	6822      	ldr	r2, [r4, #0]
 80076fc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8007700:	6022      	str	r2, [r4, #0]
 8007702:	68a2      	ldr	r2, [r4, #8]
 8007704:	1e51      	subs	r1, r2, #1
 8007706:	60a1      	str	r1, [r4, #8]
 8007708:	b192      	cbz	r2, 8007730 <_scanf_i+0xb8>
 800770a:	6832      	ldr	r2, [r6, #0]
 800770c:	1c51      	adds	r1, r2, #1
 800770e:	6031      	str	r1, [r6, #0]
 8007710:	7812      	ldrb	r2, [r2, #0]
 8007712:	f805 2b01 	strb.w	r2, [r5], #1
 8007716:	6872      	ldr	r2, [r6, #4]
 8007718:	3a01      	subs	r2, #1
 800771a:	2a00      	cmp	r2, #0
 800771c:	6072      	str	r2, [r6, #4]
 800771e:	dc07      	bgt.n	8007730 <_scanf_i+0xb8>
 8007720:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8007724:	4631      	mov	r1, r6
 8007726:	4650      	mov	r0, sl
 8007728:	4790      	blx	r2
 800772a:	2800      	cmp	r0, #0
 800772c:	f040 8085 	bne.w	800783a <_scanf_i+0x1c2>
 8007730:	f10b 0b01 	add.w	fp, fp, #1
 8007734:	f1bb 0f03 	cmp.w	fp, #3
 8007738:	d1cb      	bne.n	80076d2 <_scanf_i+0x5a>
 800773a:	6863      	ldr	r3, [r4, #4]
 800773c:	b90b      	cbnz	r3, 8007742 <_scanf_i+0xca>
 800773e:	230a      	movs	r3, #10
 8007740:	6063      	str	r3, [r4, #4]
 8007742:	6863      	ldr	r3, [r4, #4]
 8007744:	4945      	ldr	r1, [pc, #276]	; (800785c <_scanf_i+0x1e4>)
 8007746:	6960      	ldr	r0, [r4, #20]
 8007748:	1ac9      	subs	r1, r1, r3
 800774a:	f000 f8b5 	bl	80078b8 <__sccl>
 800774e:	f04f 0b00 	mov.w	fp, #0
 8007752:	68a3      	ldr	r3, [r4, #8]
 8007754:	6822      	ldr	r2, [r4, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d03d      	beq.n	80077d6 <_scanf_i+0x15e>
 800775a:	6831      	ldr	r1, [r6, #0]
 800775c:	6960      	ldr	r0, [r4, #20]
 800775e:	f891 c000 	ldrb.w	ip, [r1]
 8007762:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007766:	2800      	cmp	r0, #0
 8007768:	d035      	beq.n	80077d6 <_scanf_i+0x15e>
 800776a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800776e:	d124      	bne.n	80077ba <_scanf_i+0x142>
 8007770:	0510      	lsls	r0, r2, #20
 8007772:	d522      	bpl.n	80077ba <_scanf_i+0x142>
 8007774:	f10b 0b01 	add.w	fp, fp, #1
 8007778:	f1b9 0f00 	cmp.w	r9, #0
 800777c:	d003      	beq.n	8007786 <_scanf_i+0x10e>
 800777e:	3301      	adds	r3, #1
 8007780:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8007784:	60a3      	str	r3, [r4, #8]
 8007786:	6873      	ldr	r3, [r6, #4]
 8007788:	3b01      	subs	r3, #1
 800778a:	2b00      	cmp	r3, #0
 800778c:	6073      	str	r3, [r6, #4]
 800778e:	dd1b      	ble.n	80077c8 <_scanf_i+0x150>
 8007790:	6833      	ldr	r3, [r6, #0]
 8007792:	3301      	adds	r3, #1
 8007794:	6033      	str	r3, [r6, #0]
 8007796:	68a3      	ldr	r3, [r4, #8]
 8007798:	3b01      	subs	r3, #1
 800779a:	60a3      	str	r3, [r4, #8]
 800779c:	e7d9      	b.n	8007752 <_scanf_i+0xda>
 800779e:	f1bb 0f02 	cmp.w	fp, #2
 80077a2:	d1ae      	bne.n	8007702 <_scanf_i+0x8a>
 80077a4:	6822      	ldr	r2, [r4, #0]
 80077a6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80077aa:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80077ae:	d1bf      	bne.n	8007730 <_scanf_i+0xb8>
 80077b0:	2310      	movs	r3, #16
 80077b2:	6063      	str	r3, [r4, #4]
 80077b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80077b8:	e7a2      	b.n	8007700 <_scanf_i+0x88>
 80077ba:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80077be:	6022      	str	r2, [r4, #0]
 80077c0:	780b      	ldrb	r3, [r1, #0]
 80077c2:	f805 3b01 	strb.w	r3, [r5], #1
 80077c6:	e7de      	b.n	8007786 <_scanf_i+0x10e>
 80077c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80077cc:	4631      	mov	r1, r6
 80077ce:	4650      	mov	r0, sl
 80077d0:	4798      	blx	r3
 80077d2:	2800      	cmp	r0, #0
 80077d4:	d0df      	beq.n	8007796 <_scanf_i+0x11e>
 80077d6:	6823      	ldr	r3, [r4, #0]
 80077d8:	05d9      	lsls	r1, r3, #23
 80077da:	d50d      	bpl.n	80077f8 <_scanf_i+0x180>
 80077dc:	42bd      	cmp	r5, r7
 80077de:	d909      	bls.n	80077f4 <_scanf_i+0x17c>
 80077e0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80077e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077e8:	4632      	mov	r2, r6
 80077ea:	4650      	mov	r0, sl
 80077ec:	4798      	blx	r3
 80077ee:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80077f2:	464d      	mov	r5, r9
 80077f4:	42bd      	cmp	r5, r7
 80077f6:	d028      	beq.n	800784a <_scanf_i+0x1d2>
 80077f8:	6822      	ldr	r2, [r4, #0]
 80077fa:	f012 0210 	ands.w	r2, r2, #16
 80077fe:	d113      	bne.n	8007828 <_scanf_i+0x1b0>
 8007800:	702a      	strb	r2, [r5, #0]
 8007802:	6863      	ldr	r3, [r4, #4]
 8007804:	9e01      	ldr	r6, [sp, #4]
 8007806:	4639      	mov	r1, r7
 8007808:	4650      	mov	r0, sl
 800780a:	47b0      	blx	r6
 800780c:	f8d8 3000 	ldr.w	r3, [r8]
 8007810:	6821      	ldr	r1, [r4, #0]
 8007812:	1d1a      	adds	r2, r3, #4
 8007814:	f8c8 2000 	str.w	r2, [r8]
 8007818:	f011 0f20 	tst.w	r1, #32
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	d00f      	beq.n	8007840 <_scanf_i+0x1c8>
 8007820:	6018      	str	r0, [r3, #0]
 8007822:	68e3      	ldr	r3, [r4, #12]
 8007824:	3301      	adds	r3, #1
 8007826:	60e3      	str	r3, [r4, #12]
 8007828:	1bed      	subs	r5, r5, r7
 800782a:	44ab      	add	fp, r5
 800782c:	6925      	ldr	r5, [r4, #16]
 800782e:	445d      	add	r5, fp
 8007830:	6125      	str	r5, [r4, #16]
 8007832:	2000      	movs	r0, #0
 8007834:	b007      	add	sp, #28
 8007836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800783a:	f04f 0b00 	mov.w	fp, #0
 800783e:	e7ca      	b.n	80077d6 <_scanf_i+0x15e>
 8007840:	07ca      	lsls	r2, r1, #31
 8007842:	bf4c      	ite	mi
 8007844:	8018      	strhmi	r0, [r3, #0]
 8007846:	6018      	strpl	r0, [r3, #0]
 8007848:	e7eb      	b.n	8007822 <_scanf_i+0x1aa>
 800784a:	2001      	movs	r0, #1
 800784c:	e7f2      	b.n	8007834 <_scanf_i+0x1bc>
 800784e:	bf00      	nop
 8007850:	08008668 	.word	0x08008668
 8007854:	08007a49 	.word	0x08007a49
 8007858:	08004ff1 	.word	0x08004ff1
 800785c:	08008aa6 	.word	0x08008aa6

08007860 <_read_r>:
 8007860:	b538      	push	{r3, r4, r5, lr}
 8007862:	4d07      	ldr	r5, [pc, #28]	; (8007880 <_read_r+0x20>)
 8007864:	4604      	mov	r4, r0
 8007866:	4608      	mov	r0, r1
 8007868:	4611      	mov	r1, r2
 800786a:	2200      	movs	r2, #0
 800786c:	602a      	str	r2, [r5, #0]
 800786e:	461a      	mov	r2, r3
 8007870:	f7fa f890 	bl	8001994 <_read>
 8007874:	1c43      	adds	r3, r0, #1
 8007876:	d102      	bne.n	800787e <_read_r+0x1e>
 8007878:	682b      	ldr	r3, [r5, #0]
 800787a:	b103      	cbz	r3, 800787e <_read_r+0x1e>
 800787c:	6023      	str	r3, [r4, #0]
 800787e:	bd38      	pop	{r3, r4, r5, pc}
 8007880:	200002b4 	.word	0x200002b4
 8007884:	00000000 	.word	0x00000000

08007888 <nan>:
 8007888:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007890 <nan+0x8>
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	00000000 	.word	0x00000000
 8007894:	7ff80000 	.word	0x7ff80000

08007898 <_sbrk_r>:
 8007898:	b538      	push	{r3, r4, r5, lr}
 800789a:	4d06      	ldr	r5, [pc, #24]	; (80078b4 <_sbrk_r+0x1c>)
 800789c:	2300      	movs	r3, #0
 800789e:	4604      	mov	r4, r0
 80078a0:	4608      	mov	r0, r1
 80078a2:	602b      	str	r3, [r5, #0]
 80078a4:	f7fa f8e4 	bl	8001a70 <_sbrk>
 80078a8:	1c43      	adds	r3, r0, #1
 80078aa:	d102      	bne.n	80078b2 <_sbrk_r+0x1a>
 80078ac:	682b      	ldr	r3, [r5, #0]
 80078ae:	b103      	cbz	r3, 80078b2 <_sbrk_r+0x1a>
 80078b0:	6023      	str	r3, [r4, #0]
 80078b2:	bd38      	pop	{r3, r4, r5, pc}
 80078b4:	200002b4 	.word	0x200002b4

080078b8 <__sccl>:
 80078b8:	b570      	push	{r4, r5, r6, lr}
 80078ba:	780b      	ldrb	r3, [r1, #0]
 80078bc:	4604      	mov	r4, r0
 80078be:	2b5e      	cmp	r3, #94	; 0x5e
 80078c0:	bf0b      	itete	eq
 80078c2:	784b      	ldrbeq	r3, [r1, #1]
 80078c4:	1c48      	addne	r0, r1, #1
 80078c6:	1c88      	addeq	r0, r1, #2
 80078c8:	2200      	movne	r2, #0
 80078ca:	bf08      	it	eq
 80078cc:	2201      	moveq	r2, #1
 80078ce:	1e61      	subs	r1, r4, #1
 80078d0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80078d4:	f801 2f01 	strb.w	r2, [r1, #1]!
 80078d8:	42a9      	cmp	r1, r5
 80078da:	d1fb      	bne.n	80078d4 <__sccl+0x1c>
 80078dc:	b90b      	cbnz	r3, 80078e2 <__sccl+0x2a>
 80078de:	3801      	subs	r0, #1
 80078e0:	bd70      	pop	{r4, r5, r6, pc}
 80078e2:	f082 0101 	eor.w	r1, r2, #1
 80078e6:	54e1      	strb	r1, [r4, r3]
 80078e8:	1c42      	adds	r2, r0, #1
 80078ea:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 80078ee:	2d2d      	cmp	r5, #45	; 0x2d
 80078f0:	f102 36ff 	add.w	r6, r2, #4294967295	; 0xffffffff
 80078f4:	4610      	mov	r0, r2
 80078f6:	d006      	beq.n	8007906 <__sccl+0x4e>
 80078f8:	2d5d      	cmp	r5, #93	; 0x5d
 80078fa:	d0f1      	beq.n	80078e0 <__sccl+0x28>
 80078fc:	b90d      	cbnz	r5, 8007902 <__sccl+0x4a>
 80078fe:	4630      	mov	r0, r6
 8007900:	e7ee      	b.n	80078e0 <__sccl+0x28>
 8007902:	462b      	mov	r3, r5
 8007904:	e7ef      	b.n	80078e6 <__sccl+0x2e>
 8007906:	7816      	ldrb	r6, [r2, #0]
 8007908:	2e5d      	cmp	r6, #93	; 0x5d
 800790a:	d0fa      	beq.n	8007902 <__sccl+0x4a>
 800790c:	42b3      	cmp	r3, r6
 800790e:	dcf8      	bgt.n	8007902 <__sccl+0x4a>
 8007910:	4618      	mov	r0, r3
 8007912:	3001      	adds	r0, #1
 8007914:	4286      	cmp	r6, r0
 8007916:	5421      	strb	r1, [r4, r0]
 8007918:	dcfb      	bgt.n	8007912 <__sccl+0x5a>
 800791a:	43d8      	mvns	r0, r3
 800791c:	4430      	add	r0, r6
 800791e:	1c5d      	adds	r5, r3, #1
 8007920:	42b3      	cmp	r3, r6
 8007922:	bfa8      	it	ge
 8007924:	2000      	movge	r0, #0
 8007926:	182b      	adds	r3, r5, r0
 8007928:	3202      	adds	r2, #2
 800792a:	e7de      	b.n	80078ea <__sccl+0x32>

0800792c <strncmp>:
 800792c:	b510      	push	{r4, lr}
 800792e:	b16a      	cbz	r2, 800794c <strncmp+0x20>
 8007930:	3901      	subs	r1, #1
 8007932:	1884      	adds	r4, r0, r2
 8007934:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007938:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800793c:	4293      	cmp	r3, r2
 800793e:	d103      	bne.n	8007948 <strncmp+0x1c>
 8007940:	42a0      	cmp	r0, r4
 8007942:	d001      	beq.n	8007948 <strncmp+0x1c>
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1f5      	bne.n	8007934 <strncmp+0x8>
 8007948:	1a98      	subs	r0, r3, r2
 800794a:	bd10      	pop	{r4, pc}
 800794c:	4610      	mov	r0, r2
 800794e:	e7fc      	b.n	800794a <strncmp+0x1e>

08007950 <_strtoul_l.isra.0>:
 8007950:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007954:	4e3b      	ldr	r6, [pc, #236]	; (8007a44 <_strtoul_l.isra.0+0xf4>)
 8007956:	4686      	mov	lr, r0
 8007958:	468c      	mov	ip, r1
 800795a:	4660      	mov	r0, ip
 800795c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8007960:	5da5      	ldrb	r5, [r4, r6]
 8007962:	f015 0508 	ands.w	r5, r5, #8
 8007966:	d1f8      	bne.n	800795a <_strtoul_l.isra.0+0xa>
 8007968:	2c2d      	cmp	r4, #45	; 0x2d
 800796a:	d134      	bne.n	80079d6 <_strtoul_l.isra.0+0x86>
 800796c:	f89c 4000 	ldrb.w	r4, [ip]
 8007970:	f04f 0801 	mov.w	r8, #1
 8007974:	f100 0c02 	add.w	ip, r0, #2
 8007978:	2b00      	cmp	r3, #0
 800797a:	d05e      	beq.n	8007a3a <_strtoul_l.isra.0+0xea>
 800797c:	2b10      	cmp	r3, #16
 800797e:	d10c      	bne.n	800799a <_strtoul_l.isra.0+0x4a>
 8007980:	2c30      	cmp	r4, #48	; 0x30
 8007982:	d10a      	bne.n	800799a <_strtoul_l.isra.0+0x4a>
 8007984:	f89c 0000 	ldrb.w	r0, [ip]
 8007988:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800798c:	2858      	cmp	r0, #88	; 0x58
 800798e:	d14f      	bne.n	8007a30 <_strtoul_l.isra.0+0xe0>
 8007990:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8007994:	2310      	movs	r3, #16
 8007996:	f10c 0c02 	add.w	ip, ip, #2
 800799a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800799e:	2500      	movs	r5, #0
 80079a0:	fbb7 f7f3 	udiv	r7, r7, r3
 80079a4:	fb03 f907 	mul.w	r9, r3, r7
 80079a8:	ea6f 0909 	mvn.w	r9, r9
 80079ac:	4628      	mov	r0, r5
 80079ae:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80079b2:	2e09      	cmp	r6, #9
 80079b4:	d818      	bhi.n	80079e8 <_strtoul_l.isra.0+0x98>
 80079b6:	4634      	mov	r4, r6
 80079b8:	42a3      	cmp	r3, r4
 80079ba:	dd24      	ble.n	8007a06 <_strtoul_l.isra.0+0xb6>
 80079bc:	2d00      	cmp	r5, #0
 80079be:	db1f      	blt.n	8007a00 <_strtoul_l.isra.0+0xb0>
 80079c0:	4287      	cmp	r7, r0
 80079c2:	d31d      	bcc.n	8007a00 <_strtoul_l.isra.0+0xb0>
 80079c4:	d101      	bne.n	80079ca <_strtoul_l.isra.0+0x7a>
 80079c6:	45a1      	cmp	r9, r4
 80079c8:	db1a      	blt.n	8007a00 <_strtoul_l.isra.0+0xb0>
 80079ca:	fb00 4003 	mla	r0, r0, r3, r4
 80079ce:	2501      	movs	r5, #1
 80079d0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80079d4:	e7eb      	b.n	80079ae <_strtoul_l.isra.0+0x5e>
 80079d6:	2c2b      	cmp	r4, #43	; 0x2b
 80079d8:	bf08      	it	eq
 80079da:	f89c 4000 	ldrbeq.w	r4, [ip]
 80079de:	46a8      	mov	r8, r5
 80079e0:	bf08      	it	eq
 80079e2:	f100 0c02 	addeq.w	ip, r0, #2
 80079e6:	e7c7      	b.n	8007978 <_strtoul_l.isra.0+0x28>
 80079e8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80079ec:	2e19      	cmp	r6, #25
 80079ee:	d801      	bhi.n	80079f4 <_strtoul_l.isra.0+0xa4>
 80079f0:	3c37      	subs	r4, #55	; 0x37
 80079f2:	e7e1      	b.n	80079b8 <_strtoul_l.isra.0+0x68>
 80079f4:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80079f8:	2e19      	cmp	r6, #25
 80079fa:	d804      	bhi.n	8007a06 <_strtoul_l.isra.0+0xb6>
 80079fc:	3c57      	subs	r4, #87	; 0x57
 80079fe:	e7db      	b.n	80079b8 <_strtoul_l.isra.0+0x68>
 8007a00:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007a04:	e7e4      	b.n	80079d0 <_strtoul_l.isra.0+0x80>
 8007a06:	2d00      	cmp	r5, #0
 8007a08:	da07      	bge.n	8007a1a <_strtoul_l.isra.0+0xca>
 8007a0a:	2322      	movs	r3, #34	; 0x22
 8007a0c:	f8ce 3000 	str.w	r3, [lr]
 8007a10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a14:	b942      	cbnz	r2, 8007a28 <_strtoul_l.isra.0+0xd8>
 8007a16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a1a:	f1b8 0f00 	cmp.w	r8, #0
 8007a1e:	d000      	beq.n	8007a22 <_strtoul_l.isra.0+0xd2>
 8007a20:	4240      	negs	r0, r0
 8007a22:	2a00      	cmp	r2, #0
 8007a24:	d0f7      	beq.n	8007a16 <_strtoul_l.isra.0+0xc6>
 8007a26:	b10d      	cbz	r5, 8007a2c <_strtoul_l.isra.0+0xdc>
 8007a28:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8007a2c:	6011      	str	r1, [r2, #0]
 8007a2e:	e7f2      	b.n	8007a16 <_strtoul_l.isra.0+0xc6>
 8007a30:	2430      	movs	r4, #48	; 0x30
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1b1      	bne.n	800799a <_strtoul_l.isra.0+0x4a>
 8007a36:	2308      	movs	r3, #8
 8007a38:	e7af      	b.n	800799a <_strtoul_l.isra.0+0x4a>
 8007a3a:	2c30      	cmp	r4, #48	; 0x30
 8007a3c:	d0a2      	beq.n	8007984 <_strtoul_l.isra.0+0x34>
 8007a3e:	230a      	movs	r3, #10
 8007a40:	e7ab      	b.n	800799a <_strtoul_l.isra.0+0x4a>
 8007a42:	bf00      	nop
 8007a44:	08008709 	.word	0x08008709

08007a48 <_strtoul_r>:
 8007a48:	f7ff bf82 	b.w	8007950 <_strtoul_l.isra.0>

08007a4c <__submore>:
 8007a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a50:	460c      	mov	r4, r1
 8007a52:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007a54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a58:	4299      	cmp	r1, r3
 8007a5a:	d11d      	bne.n	8007a98 <__submore+0x4c>
 8007a5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007a60:	f7ff fa2a 	bl	8006eb8 <_malloc_r>
 8007a64:	b918      	cbnz	r0, 8007a6e <__submore+0x22>
 8007a66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a72:	63a3      	str	r3, [r4, #56]	; 0x38
 8007a74:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8007a78:	6360      	str	r0, [r4, #52]	; 0x34
 8007a7a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8007a7e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007a82:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8007a86:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007a8a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8007a8e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8007a92:	6020      	str	r0, [r4, #0]
 8007a94:	2000      	movs	r0, #0
 8007a96:	e7e8      	b.n	8007a6a <__submore+0x1e>
 8007a98:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8007a9a:	0077      	lsls	r7, r6, #1
 8007a9c:	463a      	mov	r2, r7
 8007a9e:	f000 fa2d 	bl	8007efc <_realloc_r>
 8007aa2:	4605      	mov	r5, r0
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	d0de      	beq.n	8007a66 <__submore+0x1a>
 8007aa8:	eb00 0806 	add.w	r8, r0, r6
 8007aac:	4601      	mov	r1, r0
 8007aae:	4632      	mov	r2, r6
 8007ab0:	4640      	mov	r0, r8
 8007ab2:	f7fe fcd9 	bl	8006468 <memcpy>
 8007ab6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8007aba:	f8c4 8000 	str.w	r8, [r4]
 8007abe:	e7e9      	b.n	8007a94 <__submore+0x48>

08007ac0 <__ascii_wctomb>:
 8007ac0:	b149      	cbz	r1, 8007ad6 <__ascii_wctomb+0x16>
 8007ac2:	2aff      	cmp	r2, #255	; 0xff
 8007ac4:	bf85      	ittet	hi
 8007ac6:	238a      	movhi	r3, #138	; 0x8a
 8007ac8:	6003      	strhi	r3, [r0, #0]
 8007aca:	700a      	strbls	r2, [r1, #0]
 8007acc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007ad0:	bf98      	it	ls
 8007ad2:	2001      	movls	r0, #1
 8007ad4:	4770      	bx	lr
 8007ad6:	4608      	mov	r0, r1
 8007ad8:	4770      	bx	lr
	...

08007adc <__assert_func>:
 8007adc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ade:	4614      	mov	r4, r2
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	4b09      	ldr	r3, [pc, #36]	; (8007b08 <__assert_func+0x2c>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4605      	mov	r5, r0
 8007ae8:	68d8      	ldr	r0, [r3, #12]
 8007aea:	b14c      	cbz	r4, 8007b00 <__assert_func+0x24>
 8007aec:	4b07      	ldr	r3, [pc, #28]	; (8007b0c <__assert_func+0x30>)
 8007aee:	9100      	str	r1, [sp, #0]
 8007af0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007af4:	4906      	ldr	r1, [pc, #24]	; (8007b10 <__assert_func+0x34>)
 8007af6:	462b      	mov	r3, r5
 8007af8:	f000 f9a6 	bl	8007e48 <fiprintf>
 8007afc:	f000 fc3e 	bl	800837c <abort>
 8007b00:	4b04      	ldr	r3, [pc, #16]	; (8007b14 <__assert_func+0x38>)
 8007b02:	461c      	mov	r4, r3
 8007b04:	e7f3      	b.n	8007aee <__assert_func+0x12>
 8007b06:	bf00      	nop
 8007b08:	20000010 	.word	0x20000010
 8007b0c:	08008aa8 	.word	0x08008aa8
 8007b10:	08008ab5 	.word	0x08008ab5
 8007b14:	08008ae3 	.word	0x08008ae3

08007b18 <__sflush_r>:
 8007b18:	898a      	ldrh	r2, [r1, #12]
 8007b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b1e:	4605      	mov	r5, r0
 8007b20:	0710      	lsls	r0, r2, #28
 8007b22:	460c      	mov	r4, r1
 8007b24:	d458      	bmi.n	8007bd8 <__sflush_r+0xc0>
 8007b26:	684b      	ldr	r3, [r1, #4]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	dc05      	bgt.n	8007b38 <__sflush_r+0x20>
 8007b2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	dc02      	bgt.n	8007b38 <__sflush_r+0x20>
 8007b32:	2000      	movs	r0, #0
 8007b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b3a:	2e00      	cmp	r6, #0
 8007b3c:	d0f9      	beq.n	8007b32 <__sflush_r+0x1a>
 8007b3e:	2300      	movs	r3, #0
 8007b40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b44:	682f      	ldr	r7, [r5, #0]
 8007b46:	602b      	str	r3, [r5, #0]
 8007b48:	d032      	beq.n	8007bb0 <__sflush_r+0x98>
 8007b4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b4c:	89a3      	ldrh	r3, [r4, #12]
 8007b4e:	075a      	lsls	r2, r3, #29
 8007b50:	d505      	bpl.n	8007b5e <__sflush_r+0x46>
 8007b52:	6863      	ldr	r3, [r4, #4]
 8007b54:	1ac0      	subs	r0, r0, r3
 8007b56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b58:	b10b      	cbz	r3, 8007b5e <__sflush_r+0x46>
 8007b5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b5c:	1ac0      	subs	r0, r0, r3
 8007b5e:	2300      	movs	r3, #0
 8007b60:	4602      	mov	r2, r0
 8007b62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b64:	6a21      	ldr	r1, [r4, #32]
 8007b66:	4628      	mov	r0, r5
 8007b68:	47b0      	blx	r6
 8007b6a:	1c43      	adds	r3, r0, #1
 8007b6c:	89a3      	ldrh	r3, [r4, #12]
 8007b6e:	d106      	bne.n	8007b7e <__sflush_r+0x66>
 8007b70:	6829      	ldr	r1, [r5, #0]
 8007b72:	291d      	cmp	r1, #29
 8007b74:	d82c      	bhi.n	8007bd0 <__sflush_r+0xb8>
 8007b76:	4a2a      	ldr	r2, [pc, #168]	; (8007c20 <__sflush_r+0x108>)
 8007b78:	40ca      	lsrs	r2, r1
 8007b7a:	07d6      	lsls	r6, r2, #31
 8007b7c:	d528      	bpl.n	8007bd0 <__sflush_r+0xb8>
 8007b7e:	2200      	movs	r2, #0
 8007b80:	6062      	str	r2, [r4, #4]
 8007b82:	04d9      	lsls	r1, r3, #19
 8007b84:	6922      	ldr	r2, [r4, #16]
 8007b86:	6022      	str	r2, [r4, #0]
 8007b88:	d504      	bpl.n	8007b94 <__sflush_r+0x7c>
 8007b8a:	1c42      	adds	r2, r0, #1
 8007b8c:	d101      	bne.n	8007b92 <__sflush_r+0x7a>
 8007b8e:	682b      	ldr	r3, [r5, #0]
 8007b90:	b903      	cbnz	r3, 8007b94 <__sflush_r+0x7c>
 8007b92:	6560      	str	r0, [r4, #84]	; 0x54
 8007b94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b96:	602f      	str	r7, [r5, #0]
 8007b98:	2900      	cmp	r1, #0
 8007b9a:	d0ca      	beq.n	8007b32 <__sflush_r+0x1a>
 8007b9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ba0:	4299      	cmp	r1, r3
 8007ba2:	d002      	beq.n	8007baa <__sflush_r+0x92>
 8007ba4:	4628      	mov	r0, r5
 8007ba6:	f7ff f937 	bl	8006e18 <_free_r>
 8007baa:	2000      	movs	r0, #0
 8007bac:	6360      	str	r0, [r4, #52]	; 0x34
 8007bae:	e7c1      	b.n	8007b34 <__sflush_r+0x1c>
 8007bb0:	6a21      	ldr	r1, [r4, #32]
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	4628      	mov	r0, r5
 8007bb6:	47b0      	blx	r6
 8007bb8:	1c41      	adds	r1, r0, #1
 8007bba:	d1c7      	bne.n	8007b4c <__sflush_r+0x34>
 8007bbc:	682b      	ldr	r3, [r5, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d0c4      	beq.n	8007b4c <__sflush_r+0x34>
 8007bc2:	2b1d      	cmp	r3, #29
 8007bc4:	d001      	beq.n	8007bca <__sflush_r+0xb2>
 8007bc6:	2b16      	cmp	r3, #22
 8007bc8:	d101      	bne.n	8007bce <__sflush_r+0xb6>
 8007bca:	602f      	str	r7, [r5, #0]
 8007bcc:	e7b1      	b.n	8007b32 <__sflush_r+0x1a>
 8007bce:	89a3      	ldrh	r3, [r4, #12]
 8007bd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bd4:	81a3      	strh	r3, [r4, #12]
 8007bd6:	e7ad      	b.n	8007b34 <__sflush_r+0x1c>
 8007bd8:	690f      	ldr	r7, [r1, #16]
 8007bda:	2f00      	cmp	r7, #0
 8007bdc:	d0a9      	beq.n	8007b32 <__sflush_r+0x1a>
 8007bde:	0793      	lsls	r3, r2, #30
 8007be0:	680e      	ldr	r6, [r1, #0]
 8007be2:	bf08      	it	eq
 8007be4:	694b      	ldreq	r3, [r1, #20]
 8007be6:	600f      	str	r7, [r1, #0]
 8007be8:	bf18      	it	ne
 8007bea:	2300      	movne	r3, #0
 8007bec:	eba6 0807 	sub.w	r8, r6, r7
 8007bf0:	608b      	str	r3, [r1, #8]
 8007bf2:	f1b8 0f00 	cmp.w	r8, #0
 8007bf6:	dd9c      	ble.n	8007b32 <__sflush_r+0x1a>
 8007bf8:	6a21      	ldr	r1, [r4, #32]
 8007bfa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007bfc:	4643      	mov	r3, r8
 8007bfe:	463a      	mov	r2, r7
 8007c00:	4628      	mov	r0, r5
 8007c02:	47b0      	blx	r6
 8007c04:	2800      	cmp	r0, #0
 8007c06:	dc06      	bgt.n	8007c16 <__sflush_r+0xfe>
 8007c08:	89a3      	ldrh	r3, [r4, #12]
 8007c0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c0e:	81a3      	strh	r3, [r4, #12]
 8007c10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c14:	e78e      	b.n	8007b34 <__sflush_r+0x1c>
 8007c16:	4407      	add	r7, r0
 8007c18:	eba8 0800 	sub.w	r8, r8, r0
 8007c1c:	e7e9      	b.n	8007bf2 <__sflush_r+0xda>
 8007c1e:	bf00      	nop
 8007c20:	20400001 	.word	0x20400001

08007c24 <_fflush_r>:
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	690b      	ldr	r3, [r1, #16]
 8007c28:	4605      	mov	r5, r0
 8007c2a:	460c      	mov	r4, r1
 8007c2c:	b913      	cbnz	r3, 8007c34 <_fflush_r+0x10>
 8007c2e:	2500      	movs	r5, #0
 8007c30:	4628      	mov	r0, r5
 8007c32:	bd38      	pop	{r3, r4, r5, pc}
 8007c34:	b118      	cbz	r0, 8007c3e <_fflush_r+0x1a>
 8007c36:	6983      	ldr	r3, [r0, #24]
 8007c38:	b90b      	cbnz	r3, 8007c3e <_fflush_r+0x1a>
 8007c3a:	f000 f887 	bl	8007d4c <__sinit>
 8007c3e:	4b14      	ldr	r3, [pc, #80]	; (8007c90 <_fflush_r+0x6c>)
 8007c40:	429c      	cmp	r4, r3
 8007c42:	d11b      	bne.n	8007c7c <_fflush_r+0x58>
 8007c44:	686c      	ldr	r4, [r5, #4]
 8007c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d0ef      	beq.n	8007c2e <_fflush_r+0xa>
 8007c4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c50:	07d0      	lsls	r0, r2, #31
 8007c52:	d404      	bmi.n	8007c5e <_fflush_r+0x3a>
 8007c54:	0599      	lsls	r1, r3, #22
 8007c56:	d402      	bmi.n	8007c5e <_fflush_r+0x3a>
 8007c58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c5a:	f000 f927 	bl	8007eac <__retarget_lock_acquire_recursive>
 8007c5e:	4628      	mov	r0, r5
 8007c60:	4621      	mov	r1, r4
 8007c62:	f7ff ff59 	bl	8007b18 <__sflush_r>
 8007c66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c68:	07da      	lsls	r2, r3, #31
 8007c6a:	4605      	mov	r5, r0
 8007c6c:	d4e0      	bmi.n	8007c30 <_fflush_r+0xc>
 8007c6e:	89a3      	ldrh	r3, [r4, #12]
 8007c70:	059b      	lsls	r3, r3, #22
 8007c72:	d4dd      	bmi.n	8007c30 <_fflush_r+0xc>
 8007c74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c76:	f000 f91a 	bl	8007eae <__retarget_lock_release_recursive>
 8007c7a:	e7d9      	b.n	8007c30 <_fflush_r+0xc>
 8007c7c:	4b05      	ldr	r3, [pc, #20]	; (8007c94 <_fflush_r+0x70>)
 8007c7e:	429c      	cmp	r4, r3
 8007c80:	d101      	bne.n	8007c86 <_fflush_r+0x62>
 8007c82:	68ac      	ldr	r4, [r5, #8]
 8007c84:	e7df      	b.n	8007c46 <_fflush_r+0x22>
 8007c86:	4b04      	ldr	r3, [pc, #16]	; (8007c98 <_fflush_r+0x74>)
 8007c88:	429c      	cmp	r4, r3
 8007c8a:	bf08      	it	eq
 8007c8c:	68ec      	ldreq	r4, [r5, #12]
 8007c8e:	e7da      	b.n	8007c46 <_fflush_r+0x22>
 8007c90:	08008b04 	.word	0x08008b04
 8007c94:	08008b24 	.word	0x08008b24
 8007c98:	08008ae4 	.word	0x08008ae4

08007c9c <std>:
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	b510      	push	{r4, lr}
 8007ca0:	4604      	mov	r4, r0
 8007ca2:	e9c0 3300 	strd	r3, r3, [r0]
 8007ca6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007caa:	6083      	str	r3, [r0, #8]
 8007cac:	8181      	strh	r1, [r0, #12]
 8007cae:	6643      	str	r3, [r0, #100]	; 0x64
 8007cb0:	81c2      	strh	r2, [r0, #14]
 8007cb2:	6183      	str	r3, [r0, #24]
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	2208      	movs	r2, #8
 8007cb8:	305c      	adds	r0, #92	; 0x5c
 8007cba:	f7fb fb9b 	bl	80033f4 <memset>
 8007cbe:	4b05      	ldr	r3, [pc, #20]	; (8007cd4 <std+0x38>)
 8007cc0:	6263      	str	r3, [r4, #36]	; 0x24
 8007cc2:	4b05      	ldr	r3, [pc, #20]	; (8007cd8 <std+0x3c>)
 8007cc4:	62a3      	str	r3, [r4, #40]	; 0x28
 8007cc6:	4b05      	ldr	r3, [pc, #20]	; (8007cdc <std+0x40>)
 8007cc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007cca:	4b05      	ldr	r3, [pc, #20]	; (8007ce0 <std+0x44>)
 8007ccc:	6224      	str	r4, [r4, #32]
 8007cce:	6323      	str	r3, [r4, #48]	; 0x30
 8007cd0:	bd10      	pop	{r4, pc}
 8007cd2:	bf00      	nop
 8007cd4:	08004205 	.word	0x08004205
 8007cd8:	0800422b 	.word	0x0800422b
 8007cdc:	08004263 	.word	0x08004263
 8007ce0:	08004287 	.word	0x08004287

08007ce4 <_cleanup_r>:
 8007ce4:	4901      	ldr	r1, [pc, #4]	; (8007cec <_cleanup_r+0x8>)
 8007ce6:	f000 b8c1 	b.w	8007e6c <_fwalk_reent>
 8007cea:	bf00      	nop
 8007cec:	08007c25 	.word	0x08007c25

08007cf0 <__sfmoreglue>:
 8007cf0:	b570      	push	{r4, r5, r6, lr}
 8007cf2:	1e4a      	subs	r2, r1, #1
 8007cf4:	2568      	movs	r5, #104	; 0x68
 8007cf6:	4355      	muls	r5, r2
 8007cf8:	460e      	mov	r6, r1
 8007cfa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007cfe:	f7ff f8db 	bl	8006eb8 <_malloc_r>
 8007d02:	4604      	mov	r4, r0
 8007d04:	b140      	cbz	r0, 8007d18 <__sfmoreglue+0x28>
 8007d06:	2100      	movs	r1, #0
 8007d08:	e9c0 1600 	strd	r1, r6, [r0]
 8007d0c:	300c      	adds	r0, #12
 8007d0e:	60a0      	str	r0, [r4, #8]
 8007d10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d14:	f7fb fb6e 	bl	80033f4 <memset>
 8007d18:	4620      	mov	r0, r4
 8007d1a:	bd70      	pop	{r4, r5, r6, pc}

08007d1c <__sfp_lock_acquire>:
 8007d1c:	4801      	ldr	r0, [pc, #4]	; (8007d24 <__sfp_lock_acquire+0x8>)
 8007d1e:	f000 b8c5 	b.w	8007eac <__retarget_lock_acquire_recursive>
 8007d22:	bf00      	nop
 8007d24:	200002c0 	.word	0x200002c0

08007d28 <__sfp_lock_release>:
 8007d28:	4801      	ldr	r0, [pc, #4]	; (8007d30 <__sfp_lock_release+0x8>)
 8007d2a:	f000 b8c0 	b.w	8007eae <__retarget_lock_release_recursive>
 8007d2e:	bf00      	nop
 8007d30:	200002c0 	.word	0x200002c0

08007d34 <__sinit_lock_acquire>:
 8007d34:	4801      	ldr	r0, [pc, #4]	; (8007d3c <__sinit_lock_acquire+0x8>)
 8007d36:	f000 b8b9 	b.w	8007eac <__retarget_lock_acquire_recursive>
 8007d3a:	bf00      	nop
 8007d3c:	200002bb 	.word	0x200002bb

08007d40 <__sinit_lock_release>:
 8007d40:	4801      	ldr	r0, [pc, #4]	; (8007d48 <__sinit_lock_release+0x8>)
 8007d42:	f000 b8b4 	b.w	8007eae <__retarget_lock_release_recursive>
 8007d46:	bf00      	nop
 8007d48:	200002bb 	.word	0x200002bb

08007d4c <__sinit>:
 8007d4c:	b510      	push	{r4, lr}
 8007d4e:	4604      	mov	r4, r0
 8007d50:	f7ff fff0 	bl	8007d34 <__sinit_lock_acquire>
 8007d54:	69a3      	ldr	r3, [r4, #24]
 8007d56:	b11b      	cbz	r3, 8007d60 <__sinit+0x14>
 8007d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d5c:	f7ff bff0 	b.w	8007d40 <__sinit_lock_release>
 8007d60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007d64:	6523      	str	r3, [r4, #80]	; 0x50
 8007d66:	4b13      	ldr	r3, [pc, #76]	; (8007db4 <__sinit+0x68>)
 8007d68:	4a13      	ldr	r2, [pc, #76]	; (8007db8 <__sinit+0x6c>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	62a2      	str	r2, [r4, #40]	; 0x28
 8007d6e:	42a3      	cmp	r3, r4
 8007d70:	bf04      	itt	eq
 8007d72:	2301      	moveq	r3, #1
 8007d74:	61a3      	streq	r3, [r4, #24]
 8007d76:	4620      	mov	r0, r4
 8007d78:	f000 f820 	bl	8007dbc <__sfp>
 8007d7c:	6060      	str	r0, [r4, #4]
 8007d7e:	4620      	mov	r0, r4
 8007d80:	f000 f81c 	bl	8007dbc <__sfp>
 8007d84:	60a0      	str	r0, [r4, #8]
 8007d86:	4620      	mov	r0, r4
 8007d88:	f000 f818 	bl	8007dbc <__sfp>
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	60e0      	str	r0, [r4, #12]
 8007d90:	2104      	movs	r1, #4
 8007d92:	6860      	ldr	r0, [r4, #4]
 8007d94:	f7ff ff82 	bl	8007c9c <std>
 8007d98:	68a0      	ldr	r0, [r4, #8]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	2109      	movs	r1, #9
 8007d9e:	f7ff ff7d 	bl	8007c9c <std>
 8007da2:	68e0      	ldr	r0, [r4, #12]
 8007da4:	2202      	movs	r2, #2
 8007da6:	2112      	movs	r1, #18
 8007da8:	f7ff ff78 	bl	8007c9c <std>
 8007dac:	2301      	movs	r3, #1
 8007dae:	61a3      	str	r3, [r4, #24]
 8007db0:	e7d2      	b.n	8007d58 <__sinit+0xc>
 8007db2:	bf00      	nop
 8007db4:	0800867c 	.word	0x0800867c
 8007db8:	08007ce5 	.word	0x08007ce5

08007dbc <__sfp>:
 8007dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dbe:	4607      	mov	r7, r0
 8007dc0:	f7ff ffac 	bl	8007d1c <__sfp_lock_acquire>
 8007dc4:	4b1e      	ldr	r3, [pc, #120]	; (8007e40 <__sfp+0x84>)
 8007dc6:	681e      	ldr	r6, [r3, #0]
 8007dc8:	69b3      	ldr	r3, [r6, #24]
 8007dca:	b913      	cbnz	r3, 8007dd2 <__sfp+0x16>
 8007dcc:	4630      	mov	r0, r6
 8007dce:	f7ff ffbd 	bl	8007d4c <__sinit>
 8007dd2:	3648      	adds	r6, #72	; 0x48
 8007dd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	d503      	bpl.n	8007de4 <__sfp+0x28>
 8007ddc:	6833      	ldr	r3, [r6, #0]
 8007dde:	b30b      	cbz	r3, 8007e24 <__sfp+0x68>
 8007de0:	6836      	ldr	r6, [r6, #0]
 8007de2:	e7f7      	b.n	8007dd4 <__sfp+0x18>
 8007de4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007de8:	b9d5      	cbnz	r5, 8007e20 <__sfp+0x64>
 8007dea:	4b16      	ldr	r3, [pc, #88]	; (8007e44 <__sfp+0x88>)
 8007dec:	60e3      	str	r3, [r4, #12]
 8007dee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007df2:	6665      	str	r5, [r4, #100]	; 0x64
 8007df4:	f000 f859 	bl	8007eaa <__retarget_lock_init_recursive>
 8007df8:	f7ff ff96 	bl	8007d28 <__sfp_lock_release>
 8007dfc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007e00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007e04:	6025      	str	r5, [r4, #0]
 8007e06:	61a5      	str	r5, [r4, #24]
 8007e08:	2208      	movs	r2, #8
 8007e0a:	4629      	mov	r1, r5
 8007e0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e10:	f7fb faf0 	bl	80033f4 <memset>
 8007e14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007e18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007e1c:	4620      	mov	r0, r4
 8007e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e20:	3468      	adds	r4, #104	; 0x68
 8007e22:	e7d9      	b.n	8007dd8 <__sfp+0x1c>
 8007e24:	2104      	movs	r1, #4
 8007e26:	4638      	mov	r0, r7
 8007e28:	f7ff ff62 	bl	8007cf0 <__sfmoreglue>
 8007e2c:	4604      	mov	r4, r0
 8007e2e:	6030      	str	r0, [r6, #0]
 8007e30:	2800      	cmp	r0, #0
 8007e32:	d1d5      	bne.n	8007de0 <__sfp+0x24>
 8007e34:	f7ff ff78 	bl	8007d28 <__sfp_lock_release>
 8007e38:	230c      	movs	r3, #12
 8007e3a:	603b      	str	r3, [r7, #0]
 8007e3c:	e7ee      	b.n	8007e1c <__sfp+0x60>
 8007e3e:	bf00      	nop
 8007e40:	0800867c 	.word	0x0800867c
 8007e44:	ffff0001 	.word	0xffff0001

08007e48 <fiprintf>:
 8007e48:	b40e      	push	{r1, r2, r3}
 8007e4a:	b503      	push	{r0, r1, lr}
 8007e4c:	4601      	mov	r1, r0
 8007e4e:	ab03      	add	r3, sp, #12
 8007e50:	4805      	ldr	r0, [pc, #20]	; (8007e68 <fiprintf+0x20>)
 8007e52:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e56:	6800      	ldr	r0, [r0, #0]
 8007e58:	9301      	str	r3, [sp, #4]
 8007e5a:	f000 f89f 	bl	8007f9c <_vfiprintf_r>
 8007e5e:	b002      	add	sp, #8
 8007e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e64:	b003      	add	sp, #12
 8007e66:	4770      	bx	lr
 8007e68:	20000010 	.word	0x20000010

08007e6c <_fwalk_reent>:
 8007e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e70:	4606      	mov	r6, r0
 8007e72:	4688      	mov	r8, r1
 8007e74:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007e78:	2700      	movs	r7, #0
 8007e7a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e7e:	f1b9 0901 	subs.w	r9, r9, #1
 8007e82:	d505      	bpl.n	8007e90 <_fwalk_reent+0x24>
 8007e84:	6824      	ldr	r4, [r4, #0]
 8007e86:	2c00      	cmp	r4, #0
 8007e88:	d1f7      	bne.n	8007e7a <_fwalk_reent+0xe>
 8007e8a:	4638      	mov	r0, r7
 8007e8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e90:	89ab      	ldrh	r3, [r5, #12]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d907      	bls.n	8007ea6 <_fwalk_reent+0x3a>
 8007e96:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	d003      	beq.n	8007ea6 <_fwalk_reent+0x3a>
 8007e9e:	4629      	mov	r1, r5
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	47c0      	blx	r8
 8007ea4:	4307      	orrs	r7, r0
 8007ea6:	3568      	adds	r5, #104	; 0x68
 8007ea8:	e7e9      	b.n	8007e7e <_fwalk_reent+0x12>

08007eaa <__retarget_lock_init_recursive>:
 8007eaa:	4770      	bx	lr

08007eac <__retarget_lock_acquire_recursive>:
 8007eac:	4770      	bx	lr

08007eae <__retarget_lock_release_recursive>:
 8007eae:	4770      	bx	lr

08007eb0 <memmove>:
 8007eb0:	4288      	cmp	r0, r1
 8007eb2:	b510      	push	{r4, lr}
 8007eb4:	eb01 0402 	add.w	r4, r1, r2
 8007eb8:	d902      	bls.n	8007ec0 <memmove+0x10>
 8007eba:	4284      	cmp	r4, r0
 8007ebc:	4623      	mov	r3, r4
 8007ebe:	d807      	bhi.n	8007ed0 <memmove+0x20>
 8007ec0:	1e43      	subs	r3, r0, #1
 8007ec2:	42a1      	cmp	r1, r4
 8007ec4:	d008      	beq.n	8007ed8 <memmove+0x28>
 8007ec6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007eca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ece:	e7f8      	b.n	8007ec2 <memmove+0x12>
 8007ed0:	4402      	add	r2, r0
 8007ed2:	4601      	mov	r1, r0
 8007ed4:	428a      	cmp	r2, r1
 8007ed6:	d100      	bne.n	8007eda <memmove+0x2a>
 8007ed8:	bd10      	pop	{r4, pc}
 8007eda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ede:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ee2:	e7f7      	b.n	8007ed4 <memmove+0x24>

08007ee4 <__malloc_lock>:
 8007ee4:	4801      	ldr	r0, [pc, #4]	; (8007eec <__malloc_lock+0x8>)
 8007ee6:	f7ff bfe1 	b.w	8007eac <__retarget_lock_acquire_recursive>
 8007eea:	bf00      	nop
 8007eec:	200002bc 	.word	0x200002bc

08007ef0 <__malloc_unlock>:
 8007ef0:	4801      	ldr	r0, [pc, #4]	; (8007ef8 <__malloc_unlock+0x8>)
 8007ef2:	f7ff bfdc 	b.w	8007eae <__retarget_lock_release_recursive>
 8007ef6:	bf00      	nop
 8007ef8:	200002bc 	.word	0x200002bc

08007efc <_realloc_r>:
 8007efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007efe:	4607      	mov	r7, r0
 8007f00:	4614      	mov	r4, r2
 8007f02:	460e      	mov	r6, r1
 8007f04:	b921      	cbnz	r1, 8007f10 <_realloc_r+0x14>
 8007f06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007f0a:	4611      	mov	r1, r2
 8007f0c:	f7fe bfd4 	b.w	8006eb8 <_malloc_r>
 8007f10:	b922      	cbnz	r2, 8007f1c <_realloc_r+0x20>
 8007f12:	f7fe ff81 	bl	8006e18 <_free_r>
 8007f16:	4625      	mov	r5, r4
 8007f18:	4628      	mov	r0, r5
 8007f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f1c:	f000 fa9a 	bl	8008454 <_malloc_usable_size_r>
 8007f20:	42a0      	cmp	r0, r4
 8007f22:	d20f      	bcs.n	8007f44 <_realloc_r+0x48>
 8007f24:	4621      	mov	r1, r4
 8007f26:	4638      	mov	r0, r7
 8007f28:	f7fe ffc6 	bl	8006eb8 <_malloc_r>
 8007f2c:	4605      	mov	r5, r0
 8007f2e:	2800      	cmp	r0, #0
 8007f30:	d0f2      	beq.n	8007f18 <_realloc_r+0x1c>
 8007f32:	4631      	mov	r1, r6
 8007f34:	4622      	mov	r2, r4
 8007f36:	f7fe fa97 	bl	8006468 <memcpy>
 8007f3a:	4631      	mov	r1, r6
 8007f3c:	4638      	mov	r0, r7
 8007f3e:	f7fe ff6b 	bl	8006e18 <_free_r>
 8007f42:	e7e9      	b.n	8007f18 <_realloc_r+0x1c>
 8007f44:	4635      	mov	r5, r6
 8007f46:	e7e7      	b.n	8007f18 <_realloc_r+0x1c>

08007f48 <__sfputc_r>:
 8007f48:	6893      	ldr	r3, [r2, #8]
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	b410      	push	{r4}
 8007f50:	6093      	str	r3, [r2, #8]
 8007f52:	da08      	bge.n	8007f66 <__sfputc_r+0x1e>
 8007f54:	6994      	ldr	r4, [r2, #24]
 8007f56:	42a3      	cmp	r3, r4
 8007f58:	db01      	blt.n	8007f5e <__sfputc_r+0x16>
 8007f5a:	290a      	cmp	r1, #10
 8007f5c:	d103      	bne.n	8007f66 <__sfputc_r+0x1e>
 8007f5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f62:	f000 b94b 	b.w	80081fc <__swbuf_r>
 8007f66:	6813      	ldr	r3, [r2, #0]
 8007f68:	1c58      	adds	r0, r3, #1
 8007f6a:	6010      	str	r0, [r2, #0]
 8007f6c:	7019      	strb	r1, [r3, #0]
 8007f6e:	4608      	mov	r0, r1
 8007f70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f74:	4770      	bx	lr

08007f76 <__sfputs_r>:
 8007f76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f78:	4606      	mov	r6, r0
 8007f7a:	460f      	mov	r7, r1
 8007f7c:	4614      	mov	r4, r2
 8007f7e:	18d5      	adds	r5, r2, r3
 8007f80:	42ac      	cmp	r4, r5
 8007f82:	d101      	bne.n	8007f88 <__sfputs_r+0x12>
 8007f84:	2000      	movs	r0, #0
 8007f86:	e007      	b.n	8007f98 <__sfputs_r+0x22>
 8007f88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f8c:	463a      	mov	r2, r7
 8007f8e:	4630      	mov	r0, r6
 8007f90:	f7ff ffda 	bl	8007f48 <__sfputc_r>
 8007f94:	1c43      	adds	r3, r0, #1
 8007f96:	d1f3      	bne.n	8007f80 <__sfputs_r+0xa>
 8007f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007f9c <_vfiprintf_r>:
 8007f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa0:	460d      	mov	r5, r1
 8007fa2:	b09d      	sub	sp, #116	; 0x74
 8007fa4:	4614      	mov	r4, r2
 8007fa6:	4698      	mov	r8, r3
 8007fa8:	4606      	mov	r6, r0
 8007faa:	b118      	cbz	r0, 8007fb4 <_vfiprintf_r+0x18>
 8007fac:	6983      	ldr	r3, [r0, #24]
 8007fae:	b90b      	cbnz	r3, 8007fb4 <_vfiprintf_r+0x18>
 8007fb0:	f7ff fecc 	bl	8007d4c <__sinit>
 8007fb4:	4b89      	ldr	r3, [pc, #548]	; (80081dc <_vfiprintf_r+0x240>)
 8007fb6:	429d      	cmp	r5, r3
 8007fb8:	d11b      	bne.n	8007ff2 <_vfiprintf_r+0x56>
 8007fba:	6875      	ldr	r5, [r6, #4]
 8007fbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fbe:	07d9      	lsls	r1, r3, #31
 8007fc0:	d405      	bmi.n	8007fce <_vfiprintf_r+0x32>
 8007fc2:	89ab      	ldrh	r3, [r5, #12]
 8007fc4:	059a      	lsls	r2, r3, #22
 8007fc6:	d402      	bmi.n	8007fce <_vfiprintf_r+0x32>
 8007fc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fca:	f7ff ff6f 	bl	8007eac <__retarget_lock_acquire_recursive>
 8007fce:	89ab      	ldrh	r3, [r5, #12]
 8007fd0:	071b      	lsls	r3, r3, #28
 8007fd2:	d501      	bpl.n	8007fd8 <_vfiprintf_r+0x3c>
 8007fd4:	692b      	ldr	r3, [r5, #16]
 8007fd6:	b9eb      	cbnz	r3, 8008014 <_vfiprintf_r+0x78>
 8007fd8:	4629      	mov	r1, r5
 8007fda:	4630      	mov	r0, r6
 8007fdc:	f000 f960 	bl	80082a0 <__swsetup_r>
 8007fe0:	b1c0      	cbz	r0, 8008014 <_vfiprintf_r+0x78>
 8007fe2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fe4:	07dc      	lsls	r4, r3, #31
 8007fe6:	d50e      	bpl.n	8008006 <_vfiprintf_r+0x6a>
 8007fe8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007fec:	b01d      	add	sp, #116	; 0x74
 8007fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ff2:	4b7b      	ldr	r3, [pc, #492]	; (80081e0 <_vfiprintf_r+0x244>)
 8007ff4:	429d      	cmp	r5, r3
 8007ff6:	d101      	bne.n	8007ffc <_vfiprintf_r+0x60>
 8007ff8:	68b5      	ldr	r5, [r6, #8]
 8007ffa:	e7df      	b.n	8007fbc <_vfiprintf_r+0x20>
 8007ffc:	4b79      	ldr	r3, [pc, #484]	; (80081e4 <_vfiprintf_r+0x248>)
 8007ffe:	429d      	cmp	r5, r3
 8008000:	bf08      	it	eq
 8008002:	68f5      	ldreq	r5, [r6, #12]
 8008004:	e7da      	b.n	8007fbc <_vfiprintf_r+0x20>
 8008006:	89ab      	ldrh	r3, [r5, #12]
 8008008:	0598      	lsls	r0, r3, #22
 800800a:	d4ed      	bmi.n	8007fe8 <_vfiprintf_r+0x4c>
 800800c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800800e:	f7ff ff4e 	bl	8007eae <__retarget_lock_release_recursive>
 8008012:	e7e9      	b.n	8007fe8 <_vfiprintf_r+0x4c>
 8008014:	2300      	movs	r3, #0
 8008016:	9309      	str	r3, [sp, #36]	; 0x24
 8008018:	2320      	movs	r3, #32
 800801a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800801e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008022:	2330      	movs	r3, #48	; 0x30
 8008024:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80081e8 <_vfiprintf_r+0x24c>
 8008028:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800802c:	f04f 0901 	mov.w	r9, #1
 8008030:	4623      	mov	r3, r4
 8008032:	469a      	mov	sl, r3
 8008034:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008038:	b10a      	cbz	r2, 800803e <_vfiprintf_r+0xa2>
 800803a:	2a25      	cmp	r2, #37	; 0x25
 800803c:	d1f9      	bne.n	8008032 <_vfiprintf_r+0x96>
 800803e:	ebba 0b04 	subs.w	fp, sl, r4
 8008042:	d00b      	beq.n	800805c <_vfiprintf_r+0xc0>
 8008044:	465b      	mov	r3, fp
 8008046:	4622      	mov	r2, r4
 8008048:	4629      	mov	r1, r5
 800804a:	4630      	mov	r0, r6
 800804c:	f7ff ff93 	bl	8007f76 <__sfputs_r>
 8008050:	3001      	adds	r0, #1
 8008052:	f000 80aa 	beq.w	80081aa <_vfiprintf_r+0x20e>
 8008056:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008058:	445a      	add	r2, fp
 800805a:	9209      	str	r2, [sp, #36]	; 0x24
 800805c:	f89a 3000 	ldrb.w	r3, [sl]
 8008060:	2b00      	cmp	r3, #0
 8008062:	f000 80a2 	beq.w	80081aa <_vfiprintf_r+0x20e>
 8008066:	2300      	movs	r3, #0
 8008068:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800806c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008070:	f10a 0a01 	add.w	sl, sl, #1
 8008074:	9304      	str	r3, [sp, #16]
 8008076:	9307      	str	r3, [sp, #28]
 8008078:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800807c:	931a      	str	r3, [sp, #104]	; 0x68
 800807e:	4654      	mov	r4, sl
 8008080:	2205      	movs	r2, #5
 8008082:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008086:	4858      	ldr	r0, [pc, #352]	; (80081e8 <_vfiprintf_r+0x24c>)
 8008088:	f7f8 f8ba 	bl	8000200 <memchr>
 800808c:	9a04      	ldr	r2, [sp, #16]
 800808e:	b9d8      	cbnz	r0, 80080c8 <_vfiprintf_r+0x12c>
 8008090:	06d1      	lsls	r1, r2, #27
 8008092:	bf44      	itt	mi
 8008094:	2320      	movmi	r3, #32
 8008096:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800809a:	0713      	lsls	r3, r2, #28
 800809c:	bf44      	itt	mi
 800809e:	232b      	movmi	r3, #43	; 0x2b
 80080a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080a4:	f89a 3000 	ldrb.w	r3, [sl]
 80080a8:	2b2a      	cmp	r3, #42	; 0x2a
 80080aa:	d015      	beq.n	80080d8 <_vfiprintf_r+0x13c>
 80080ac:	9a07      	ldr	r2, [sp, #28]
 80080ae:	4654      	mov	r4, sl
 80080b0:	2000      	movs	r0, #0
 80080b2:	f04f 0c0a 	mov.w	ip, #10
 80080b6:	4621      	mov	r1, r4
 80080b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080bc:	3b30      	subs	r3, #48	; 0x30
 80080be:	2b09      	cmp	r3, #9
 80080c0:	d94e      	bls.n	8008160 <_vfiprintf_r+0x1c4>
 80080c2:	b1b0      	cbz	r0, 80080f2 <_vfiprintf_r+0x156>
 80080c4:	9207      	str	r2, [sp, #28]
 80080c6:	e014      	b.n	80080f2 <_vfiprintf_r+0x156>
 80080c8:	eba0 0308 	sub.w	r3, r0, r8
 80080cc:	fa09 f303 	lsl.w	r3, r9, r3
 80080d0:	4313      	orrs	r3, r2
 80080d2:	9304      	str	r3, [sp, #16]
 80080d4:	46a2      	mov	sl, r4
 80080d6:	e7d2      	b.n	800807e <_vfiprintf_r+0xe2>
 80080d8:	9b03      	ldr	r3, [sp, #12]
 80080da:	1d19      	adds	r1, r3, #4
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	9103      	str	r1, [sp, #12]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	bfbb      	ittet	lt
 80080e4:	425b      	neglt	r3, r3
 80080e6:	f042 0202 	orrlt.w	r2, r2, #2
 80080ea:	9307      	strge	r3, [sp, #28]
 80080ec:	9307      	strlt	r3, [sp, #28]
 80080ee:	bfb8      	it	lt
 80080f0:	9204      	strlt	r2, [sp, #16]
 80080f2:	7823      	ldrb	r3, [r4, #0]
 80080f4:	2b2e      	cmp	r3, #46	; 0x2e
 80080f6:	d10c      	bne.n	8008112 <_vfiprintf_r+0x176>
 80080f8:	7863      	ldrb	r3, [r4, #1]
 80080fa:	2b2a      	cmp	r3, #42	; 0x2a
 80080fc:	d135      	bne.n	800816a <_vfiprintf_r+0x1ce>
 80080fe:	9b03      	ldr	r3, [sp, #12]
 8008100:	1d1a      	adds	r2, r3, #4
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	9203      	str	r2, [sp, #12]
 8008106:	2b00      	cmp	r3, #0
 8008108:	bfb8      	it	lt
 800810a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800810e:	3402      	adds	r4, #2
 8008110:	9305      	str	r3, [sp, #20]
 8008112:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80081f8 <_vfiprintf_r+0x25c>
 8008116:	7821      	ldrb	r1, [r4, #0]
 8008118:	2203      	movs	r2, #3
 800811a:	4650      	mov	r0, sl
 800811c:	f7f8 f870 	bl	8000200 <memchr>
 8008120:	b140      	cbz	r0, 8008134 <_vfiprintf_r+0x198>
 8008122:	2340      	movs	r3, #64	; 0x40
 8008124:	eba0 000a 	sub.w	r0, r0, sl
 8008128:	fa03 f000 	lsl.w	r0, r3, r0
 800812c:	9b04      	ldr	r3, [sp, #16]
 800812e:	4303      	orrs	r3, r0
 8008130:	3401      	adds	r4, #1
 8008132:	9304      	str	r3, [sp, #16]
 8008134:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008138:	482c      	ldr	r0, [pc, #176]	; (80081ec <_vfiprintf_r+0x250>)
 800813a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800813e:	2206      	movs	r2, #6
 8008140:	f7f8 f85e 	bl	8000200 <memchr>
 8008144:	2800      	cmp	r0, #0
 8008146:	d03f      	beq.n	80081c8 <_vfiprintf_r+0x22c>
 8008148:	4b29      	ldr	r3, [pc, #164]	; (80081f0 <_vfiprintf_r+0x254>)
 800814a:	bb1b      	cbnz	r3, 8008194 <_vfiprintf_r+0x1f8>
 800814c:	9b03      	ldr	r3, [sp, #12]
 800814e:	3307      	adds	r3, #7
 8008150:	f023 0307 	bic.w	r3, r3, #7
 8008154:	3308      	adds	r3, #8
 8008156:	9303      	str	r3, [sp, #12]
 8008158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800815a:	443b      	add	r3, r7
 800815c:	9309      	str	r3, [sp, #36]	; 0x24
 800815e:	e767      	b.n	8008030 <_vfiprintf_r+0x94>
 8008160:	fb0c 3202 	mla	r2, ip, r2, r3
 8008164:	460c      	mov	r4, r1
 8008166:	2001      	movs	r0, #1
 8008168:	e7a5      	b.n	80080b6 <_vfiprintf_r+0x11a>
 800816a:	2300      	movs	r3, #0
 800816c:	3401      	adds	r4, #1
 800816e:	9305      	str	r3, [sp, #20]
 8008170:	4619      	mov	r1, r3
 8008172:	f04f 0c0a 	mov.w	ip, #10
 8008176:	4620      	mov	r0, r4
 8008178:	f810 2b01 	ldrb.w	r2, [r0], #1
 800817c:	3a30      	subs	r2, #48	; 0x30
 800817e:	2a09      	cmp	r2, #9
 8008180:	d903      	bls.n	800818a <_vfiprintf_r+0x1ee>
 8008182:	2b00      	cmp	r3, #0
 8008184:	d0c5      	beq.n	8008112 <_vfiprintf_r+0x176>
 8008186:	9105      	str	r1, [sp, #20]
 8008188:	e7c3      	b.n	8008112 <_vfiprintf_r+0x176>
 800818a:	fb0c 2101 	mla	r1, ip, r1, r2
 800818e:	4604      	mov	r4, r0
 8008190:	2301      	movs	r3, #1
 8008192:	e7f0      	b.n	8008176 <_vfiprintf_r+0x1da>
 8008194:	ab03      	add	r3, sp, #12
 8008196:	9300      	str	r3, [sp, #0]
 8008198:	462a      	mov	r2, r5
 800819a:	4b16      	ldr	r3, [pc, #88]	; (80081f4 <_vfiprintf_r+0x258>)
 800819c:	a904      	add	r1, sp, #16
 800819e:	4630      	mov	r0, r6
 80081a0:	f7fb f9d0 	bl	8003544 <_printf_float>
 80081a4:	4607      	mov	r7, r0
 80081a6:	1c78      	adds	r0, r7, #1
 80081a8:	d1d6      	bne.n	8008158 <_vfiprintf_r+0x1bc>
 80081aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081ac:	07d9      	lsls	r1, r3, #31
 80081ae:	d405      	bmi.n	80081bc <_vfiprintf_r+0x220>
 80081b0:	89ab      	ldrh	r3, [r5, #12]
 80081b2:	059a      	lsls	r2, r3, #22
 80081b4:	d402      	bmi.n	80081bc <_vfiprintf_r+0x220>
 80081b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081b8:	f7ff fe79 	bl	8007eae <__retarget_lock_release_recursive>
 80081bc:	89ab      	ldrh	r3, [r5, #12]
 80081be:	065b      	lsls	r3, r3, #25
 80081c0:	f53f af12 	bmi.w	8007fe8 <_vfiprintf_r+0x4c>
 80081c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80081c6:	e711      	b.n	8007fec <_vfiprintf_r+0x50>
 80081c8:	ab03      	add	r3, sp, #12
 80081ca:	9300      	str	r3, [sp, #0]
 80081cc:	462a      	mov	r2, r5
 80081ce:	4b09      	ldr	r3, [pc, #36]	; (80081f4 <_vfiprintf_r+0x258>)
 80081d0:	a904      	add	r1, sp, #16
 80081d2:	4630      	mov	r0, r6
 80081d4:	f7fb fc5a 	bl	8003a8c <_printf_i>
 80081d8:	e7e4      	b.n	80081a4 <_vfiprintf_r+0x208>
 80081da:	bf00      	nop
 80081dc:	08008b04 	.word	0x08008b04
 80081e0:	08008b24 	.word	0x08008b24
 80081e4:	08008ae4 	.word	0x08008ae4
 80081e8:	08008a7c 	.word	0x08008a7c
 80081ec:	08008a86 	.word	0x08008a86
 80081f0:	08003545 	.word	0x08003545
 80081f4:	08007f77 	.word	0x08007f77
 80081f8:	08008a82 	.word	0x08008a82

080081fc <__swbuf_r>:
 80081fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081fe:	460e      	mov	r6, r1
 8008200:	4614      	mov	r4, r2
 8008202:	4605      	mov	r5, r0
 8008204:	b118      	cbz	r0, 800820e <__swbuf_r+0x12>
 8008206:	6983      	ldr	r3, [r0, #24]
 8008208:	b90b      	cbnz	r3, 800820e <__swbuf_r+0x12>
 800820a:	f7ff fd9f 	bl	8007d4c <__sinit>
 800820e:	4b21      	ldr	r3, [pc, #132]	; (8008294 <__swbuf_r+0x98>)
 8008210:	429c      	cmp	r4, r3
 8008212:	d12b      	bne.n	800826c <__swbuf_r+0x70>
 8008214:	686c      	ldr	r4, [r5, #4]
 8008216:	69a3      	ldr	r3, [r4, #24]
 8008218:	60a3      	str	r3, [r4, #8]
 800821a:	89a3      	ldrh	r3, [r4, #12]
 800821c:	071a      	lsls	r2, r3, #28
 800821e:	d52f      	bpl.n	8008280 <__swbuf_r+0x84>
 8008220:	6923      	ldr	r3, [r4, #16]
 8008222:	b36b      	cbz	r3, 8008280 <__swbuf_r+0x84>
 8008224:	6923      	ldr	r3, [r4, #16]
 8008226:	6820      	ldr	r0, [r4, #0]
 8008228:	1ac0      	subs	r0, r0, r3
 800822a:	6963      	ldr	r3, [r4, #20]
 800822c:	b2f6      	uxtb	r6, r6
 800822e:	4283      	cmp	r3, r0
 8008230:	4637      	mov	r7, r6
 8008232:	dc04      	bgt.n	800823e <__swbuf_r+0x42>
 8008234:	4621      	mov	r1, r4
 8008236:	4628      	mov	r0, r5
 8008238:	f7ff fcf4 	bl	8007c24 <_fflush_r>
 800823c:	bb30      	cbnz	r0, 800828c <__swbuf_r+0x90>
 800823e:	68a3      	ldr	r3, [r4, #8]
 8008240:	3b01      	subs	r3, #1
 8008242:	60a3      	str	r3, [r4, #8]
 8008244:	6823      	ldr	r3, [r4, #0]
 8008246:	1c5a      	adds	r2, r3, #1
 8008248:	6022      	str	r2, [r4, #0]
 800824a:	701e      	strb	r6, [r3, #0]
 800824c:	6963      	ldr	r3, [r4, #20]
 800824e:	3001      	adds	r0, #1
 8008250:	4283      	cmp	r3, r0
 8008252:	d004      	beq.n	800825e <__swbuf_r+0x62>
 8008254:	89a3      	ldrh	r3, [r4, #12]
 8008256:	07db      	lsls	r3, r3, #31
 8008258:	d506      	bpl.n	8008268 <__swbuf_r+0x6c>
 800825a:	2e0a      	cmp	r6, #10
 800825c:	d104      	bne.n	8008268 <__swbuf_r+0x6c>
 800825e:	4621      	mov	r1, r4
 8008260:	4628      	mov	r0, r5
 8008262:	f7ff fcdf 	bl	8007c24 <_fflush_r>
 8008266:	b988      	cbnz	r0, 800828c <__swbuf_r+0x90>
 8008268:	4638      	mov	r0, r7
 800826a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800826c:	4b0a      	ldr	r3, [pc, #40]	; (8008298 <__swbuf_r+0x9c>)
 800826e:	429c      	cmp	r4, r3
 8008270:	d101      	bne.n	8008276 <__swbuf_r+0x7a>
 8008272:	68ac      	ldr	r4, [r5, #8]
 8008274:	e7cf      	b.n	8008216 <__swbuf_r+0x1a>
 8008276:	4b09      	ldr	r3, [pc, #36]	; (800829c <__swbuf_r+0xa0>)
 8008278:	429c      	cmp	r4, r3
 800827a:	bf08      	it	eq
 800827c:	68ec      	ldreq	r4, [r5, #12]
 800827e:	e7ca      	b.n	8008216 <__swbuf_r+0x1a>
 8008280:	4621      	mov	r1, r4
 8008282:	4628      	mov	r0, r5
 8008284:	f000 f80c 	bl	80082a0 <__swsetup_r>
 8008288:	2800      	cmp	r0, #0
 800828a:	d0cb      	beq.n	8008224 <__swbuf_r+0x28>
 800828c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008290:	e7ea      	b.n	8008268 <__swbuf_r+0x6c>
 8008292:	bf00      	nop
 8008294:	08008b04 	.word	0x08008b04
 8008298:	08008b24 	.word	0x08008b24
 800829c:	08008ae4 	.word	0x08008ae4

080082a0 <__swsetup_r>:
 80082a0:	4b32      	ldr	r3, [pc, #200]	; (800836c <__swsetup_r+0xcc>)
 80082a2:	b570      	push	{r4, r5, r6, lr}
 80082a4:	681d      	ldr	r5, [r3, #0]
 80082a6:	4606      	mov	r6, r0
 80082a8:	460c      	mov	r4, r1
 80082aa:	b125      	cbz	r5, 80082b6 <__swsetup_r+0x16>
 80082ac:	69ab      	ldr	r3, [r5, #24]
 80082ae:	b913      	cbnz	r3, 80082b6 <__swsetup_r+0x16>
 80082b0:	4628      	mov	r0, r5
 80082b2:	f7ff fd4b 	bl	8007d4c <__sinit>
 80082b6:	4b2e      	ldr	r3, [pc, #184]	; (8008370 <__swsetup_r+0xd0>)
 80082b8:	429c      	cmp	r4, r3
 80082ba:	d10f      	bne.n	80082dc <__swsetup_r+0x3c>
 80082bc:	686c      	ldr	r4, [r5, #4]
 80082be:	89a3      	ldrh	r3, [r4, #12]
 80082c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80082c4:	0719      	lsls	r1, r3, #28
 80082c6:	d42c      	bmi.n	8008322 <__swsetup_r+0x82>
 80082c8:	06dd      	lsls	r5, r3, #27
 80082ca:	d411      	bmi.n	80082f0 <__swsetup_r+0x50>
 80082cc:	2309      	movs	r3, #9
 80082ce:	6033      	str	r3, [r6, #0]
 80082d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80082d4:	81a3      	strh	r3, [r4, #12]
 80082d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082da:	e03e      	b.n	800835a <__swsetup_r+0xba>
 80082dc:	4b25      	ldr	r3, [pc, #148]	; (8008374 <__swsetup_r+0xd4>)
 80082de:	429c      	cmp	r4, r3
 80082e0:	d101      	bne.n	80082e6 <__swsetup_r+0x46>
 80082e2:	68ac      	ldr	r4, [r5, #8]
 80082e4:	e7eb      	b.n	80082be <__swsetup_r+0x1e>
 80082e6:	4b24      	ldr	r3, [pc, #144]	; (8008378 <__swsetup_r+0xd8>)
 80082e8:	429c      	cmp	r4, r3
 80082ea:	bf08      	it	eq
 80082ec:	68ec      	ldreq	r4, [r5, #12]
 80082ee:	e7e6      	b.n	80082be <__swsetup_r+0x1e>
 80082f0:	0758      	lsls	r0, r3, #29
 80082f2:	d512      	bpl.n	800831a <__swsetup_r+0x7a>
 80082f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80082f6:	b141      	cbz	r1, 800830a <__swsetup_r+0x6a>
 80082f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80082fc:	4299      	cmp	r1, r3
 80082fe:	d002      	beq.n	8008306 <__swsetup_r+0x66>
 8008300:	4630      	mov	r0, r6
 8008302:	f7fe fd89 	bl	8006e18 <_free_r>
 8008306:	2300      	movs	r3, #0
 8008308:	6363      	str	r3, [r4, #52]	; 0x34
 800830a:	89a3      	ldrh	r3, [r4, #12]
 800830c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008310:	81a3      	strh	r3, [r4, #12]
 8008312:	2300      	movs	r3, #0
 8008314:	6063      	str	r3, [r4, #4]
 8008316:	6923      	ldr	r3, [r4, #16]
 8008318:	6023      	str	r3, [r4, #0]
 800831a:	89a3      	ldrh	r3, [r4, #12]
 800831c:	f043 0308 	orr.w	r3, r3, #8
 8008320:	81a3      	strh	r3, [r4, #12]
 8008322:	6923      	ldr	r3, [r4, #16]
 8008324:	b94b      	cbnz	r3, 800833a <__swsetup_r+0x9a>
 8008326:	89a3      	ldrh	r3, [r4, #12]
 8008328:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800832c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008330:	d003      	beq.n	800833a <__swsetup_r+0x9a>
 8008332:	4621      	mov	r1, r4
 8008334:	4630      	mov	r0, r6
 8008336:	f000 f84d 	bl	80083d4 <__smakebuf_r>
 800833a:	89a0      	ldrh	r0, [r4, #12]
 800833c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008340:	f010 0301 	ands.w	r3, r0, #1
 8008344:	d00a      	beq.n	800835c <__swsetup_r+0xbc>
 8008346:	2300      	movs	r3, #0
 8008348:	60a3      	str	r3, [r4, #8]
 800834a:	6963      	ldr	r3, [r4, #20]
 800834c:	425b      	negs	r3, r3
 800834e:	61a3      	str	r3, [r4, #24]
 8008350:	6923      	ldr	r3, [r4, #16]
 8008352:	b943      	cbnz	r3, 8008366 <__swsetup_r+0xc6>
 8008354:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008358:	d1ba      	bne.n	80082d0 <__swsetup_r+0x30>
 800835a:	bd70      	pop	{r4, r5, r6, pc}
 800835c:	0781      	lsls	r1, r0, #30
 800835e:	bf58      	it	pl
 8008360:	6963      	ldrpl	r3, [r4, #20]
 8008362:	60a3      	str	r3, [r4, #8]
 8008364:	e7f4      	b.n	8008350 <__swsetup_r+0xb0>
 8008366:	2000      	movs	r0, #0
 8008368:	e7f7      	b.n	800835a <__swsetup_r+0xba>
 800836a:	bf00      	nop
 800836c:	20000010 	.word	0x20000010
 8008370:	08008b04 	.word	0x08008b04
 8008374:	08008b24 	.word	0x08008b24
 8008378:	08008ae4 	.word	0x08008ae4

0800837c <abort>:
 800837c:	b508      	push	{r3, lr}
 800837e:	2006      	movs	r0, #6
 8008380:	f000 f898 	bl	80084b4 <raise>
 8008384:	2001      	movs	r0, #1
 8008386:	f7f9 fafb 	bl	8001980 <_exit>

0800838a <__swhatbuf_r>:
 800838a:	b570      	push	{r4, r5, r6, lr}
 800838c:	460e      	mov	r6, r1
 800838e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008392:	2900      	cmp	r1, #0
 8008394:	b096      	sub	sp, #88	; 0x58
 8008396:	4614      	mov	r4, r2
 8008398:	461d      	mov	r5, r3
 800839a:	da07      	bge.n	80083ac <__swhatbuf_r+0x22>
 800839c:	2300      	movs	r3, #0
 800839e:	602b      	str	r3, [r5, #0]
 80083a0:	89b3      	ldrh	r3, [r6, #12]
 80083a2:	061a      	lsls	r2, r3, #24
 80083a4:	d410      	bmi.n	80083c8 <__swhatbuf_r+0x3e>
 80083a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083aa:	e00e      	b.n	80083ca <__swhatbuf_r+0x40>
 80083ac:	466a      	mov	r2, sp
 80083ae:	f000 f89d 	bl	80084ec <_fstat_r>
 80083b2:	2800      	cmp	r0, #0
 80083b4:	dbf2      	blt.n	800839c <__swhatbuf_r+0x12>
 80083b6:	9a01      	ldr	r2, [sp, #4]
 80083b8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80083bc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80083c0:	425a      	negs	r2, r3
 80083c2:	415a      	adcs	r2, r3
 80083c4:	602a      	str	r2, [r5, #0]
 80083c6:	e7ee      	b.n	80083a6 <__swhatbuf_r+0x1c>
 80083c8:	2340      	movs	r3, #64	; 0x40
 80083ca:	2000      	movs	r0, #0
 80083cc:	6023      	str	r3, [r4, #0]
 80083ce:	b016      	add	sp, #88	; 0x58
 80083d0:	bd70      	pop	{r4, r5, r6, pc}
	...

080083d4 <__smakebuf_r>:
 80083d4:	898b      	ldrh	r3, [r1, #12]
 80083d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083d8:	079d      	lsls	r5, r3, #30
 80083da:	4606      	mov	r6, r0
 80083dc:	460c      	mov	r4, r1
 80083de:	d507      	bpl.n	80083f0 <__smakebuf_r+0x1c>
 80083e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083e4:	6023      	str	r3, [r4, #0]
 80083e6:	6123      	str	r3, [r4, #16]
 80083e8:	2301      	movs	r3, #1
 80083ea:	6163      	str	r3, [r4, #20]
 80083ec:	b002      	add	sp, #8
 80083ee:	bd70      	pop	{r4, r5, r6, pc}
 80083f0:	ab01      	add	r3, sp, #4
 80083f2:	466a      	mov	r2, sp
 80083f4:	f7ff ffc9 	bl	800838a <__swhatbuf_r>
 80083f8:	9900      	ldr	r1, [sp, #0]
 80083fa:	4605      	mov	r5, r0
 80083fc:	4630      	mov	r0, r6
 80083fe:	f7fe fd5b 	bl	8006eb8 <_malloc_r>
 8008402:	b948      	cbnz	r0, 8008418 <__smakebuf_r+0x44>
 8008404:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008408:	059a      	lsls	r2, r3, #22
 800840a:	d4ef      	bmi.n	80083ec <__smakebuf_r+0x18>
 800840c:	f023 0303 	bic.w	r3, r3, #3
 8008410:	f043 0302 	orr.w	r3, r3, #2
 8008414:	81a3      	strh	r3, [r4, #12]
 8008416:	e7e3      	b.n	80083e0 <__smakebuf_r+0xc>
 8008418:	4b0d      	ldr	r3, [pc, #52]	; (8008450 <__smakebuf_r+0x7c>)
 800841a:	62b3      	str	r3, [r6, #40]	; 0x28
 800841c:	89a3      	ldrh	r3, [r4, #12]
 800841e:	6020      	str	r0, [r4, #0]
 8008420:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008424:	81a3      	strh	r3, [r4, #12]
 8008426:	9b00      	ldr	r3, [sp, #0]
 8008428:	6163      	str	r3, [r4, #20]
 800842a:	9b01      	ldr	r3, [sp, #4]
 800842c:	6120      	str	r0, [r4, #16]
 800842e:	b15b      	cbz	r3, 8008448 <__smakebuf_r+0x74>
 8008430:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008434:	4630      	mov	r0, r6
 8008436:	f000 f86b 	bl	8008510 <_isatty_r>
 800843a:	b128      	cbz	r0, 8008448 <__smakebuf_r+0x74>
 800843c:	89a3      	ldrh	r3, [r4, #12]
 800843e:	f023 0303 	bic.w	r3, r3, #3
 8008442:	f043 0301 	orr.w	r3, r3, #1
 8008446:	81a3      	strh	r3, [r4, #12]
 8008448:	89a0      	ldrh	r0, [r4, #12]
 800844a:	4305      	orrs	r5, r0
 800844c:	81a5      	strh	r5, [r4, #12]
 800844e:	e7cd      	b.n	80083ec <__smakebuf_r+0x18>
 8008450:	08007ce5 	.word	0x08007ce5

08008454 <_malloc_usable_size_r>:
 8008454:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008458:	1f18      	subs	r0, r3, #4
 800845a:	2b00      	cmp	r3, #0
 800845c:	bfbc      	itt	lt
 800845e:	580b      	ldrlt	r3, [r1, r0]
 8008460:	18c0      	addlt	r0, r0, r3
 8008462:	4770      	bx	lr

08008464 <_raise_r>:
 8008464:	291f      	cmp	r1, #31
 8008466:	b538      	push	{r3, r4, r5, lr}
 8008468:	4604      	mov	r4, r0
 800846a:	460d      	mov	r5, r1
 800846c:	d904      	bls.n	8008478 <_raise_r+0x14>
 800846e:	2316      	movs	r3, #22
 8008470:	6003      	str	r3, [r0, #0]
 8008472:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008476:	bd38      	pop	{r3, r4, r5, pc}
 8008478:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800847a:	b112      	cbz	r2, 8008482 <_raise_r+0x1e>
 800847c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008480:	b94b      	cbnz	r3, 8008496 <_raise_r+0x32>
 8008482:	4620      	mov	r0, r4
 8008484:	f000 f830 	bl	80084e8 <_getpid_r>
 8008488:	462a      	mov	r2, r5
 800848a:	4601      	mov	r1, r0
 800848c:	4620      	mov	r0, r4
 800848e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008492:	f000 b817 	b.w	80084c4 <_kill_r>
 8008496:	2b01      	cmp	r3, #1
 8008498:	d00a      	beq.n	80084b0 <_raise_r+0x4c>
 800849a:	1c59      	adds	r1, r3, #1
 800849c:	d103      	bne.n	80084a6 <_raise_r+0x42>
 800849e:	2316      	movs	r3, #22
 80084a0:	6003      	str	r3, [r0, #0]
 80084a2:	2001      	movs	r0, #1
 80084a4:	e7e7      	b.n	8008476 <_raise_r+0x12>
 80084a6:	2400      	movs	r4, #0
 80084a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084ac:	4628      	mov	r0, r5
 80084ae:	4798      	blx	r3
 80084b0:	2000      	movs	r0, #0
 80084b2:	e7e0      	b.n	8008476 <_raise_r+0x12>

080084b4 <raise>:
 80084b4:	4b02      	ldr	r3, [pc, #8]	; (80084c0 <raise+0xc>)
 80084b6:	4601      	mov	r1, r0
 80084b8:	6818      	ldr	r0, [r3, #0]
 80084ba:	f7ff bfd3 	b.w	8008464 <_raise_r>
 80084be:	bf00      	nop
 80084c0:	20000010 	.word	0x20000010

080084c4 <_kill_r>:
 80084c4:	b538      	push	{r3, r4, r5, lr}
 80084c6:	4d07      	ldr	r5, [pc, #28]	; (80084e4 <_kill_r+0x20>)
 80084c8:	2300      	movs	r3, #0
 80084ca:	4604      	mov	r4, r0
 80084cc:	4608      	mov	r0, r1
 80084ce:	4611      	mov	r1, r2
 80084d0:	602b      	str	r3, [r5, #0]
 80084d2:	f7f9 fa45 	bl	8001960 <_kill>
 80084d6:	1c43      	adds	r3, r0, #1
 80084d8:	d102      	bne.n	80084e0 <_kill_r+0x1c>
 80084da:	682b      	ldr	r3, [r5, #0]
 80084dc:	b103      	cbz	r3, 80084e0 <_kill_r+0x1c>
 80084de:	6023      	str	r3, [r4, #0]
 80084e0:	bd38      	pop	{r3, r4, r5, pc}
 80084e2:	bf00      	nop
 80084e4:	200002b4 	.word	0x200002b4

080084e8 <_getpid_r>:
 80084e8:	f7f9 ba32 	b.w	8001950 <_getpid>

080084ec <_fstat_r>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	4d07      	ldr	r5, [pc, #28]	; (800850c <_fstat_r+0x20>)
 80084f0:	2300      	movs	r3, #0
 80084f2:	4604      	mov	r4, r0
 80084f4:	4608      	mov	r0, r1
 80084f6:	4611      	mov	r1, r2
 80084f8:	602b      	str	r3, [r5, #0]
 80084fa:	f7f9 fa90 	bl	8001a1e <_fstat>
 80084fe:	1c43      	adds	r3, r0, #1
 8008500:	d102      	bne.n	8008508 <_fstat_r+0x1c>
 8008502:	682b      	ldr	r3, [r5, #0]
 8008504:	b103      	cbz	r3, 8008508 <_fstat_r+0x1c>
 8008506:	6023      	str	r3, [r4, #0]
 8008508:	bd38      	pop	{r3, r4, r5, pc}
 800850a:	bf00      	nop
 800850c:	200002b4 	.word	0x200002b4

08008510 <_isatty_r>:
 8008510:	b538      	push	{r3, r4, r5, lr}
 8008512:	4d06      	ldr	r5, [pc, #24]	; (800852c <_isatty_r+0x1c>)
 8008514:	2300      	movs	r3, #0
 8008516:	4604      	mov	r4, r0
 8008518:	4608      	mov	r0, r1
 800851a:	602b      	str	r3, [r5, #0]
 800851c:	f7f9 fa8f 	bl	8001a3e <_isatty>
 8008520:	1c43      	adds	r3, r0, #1
 8008522:	d102      	bne.n	800852a <_isatty_r+0x1a>
 8008524:	682b      	ldr	r3, [r5, #0]
 8008526:	b103      	cbz	r3, 800852a <_isatty_r+0x1a>
 8008528:	6023      	str	r3, [r4, #0]
 800852a:	bd38      	pop	{r3, r4, r5, pc}
 800852c:	200002b4 	.word	0x200002b4

08008530 <_init>:
 8008530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008532:	bf00      	nop
 8008534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008536:	bc08      	pop	{r3}
 8008538:	469e      	mov	lr, r3
 800853a:	4770      	bx	lr

0800853c <_fini>:
 800853c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800853e:	bf00      	nop
 8008540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008542:	bc08      	pop	{r3}
 8008544:	469e      	mov	lr, r3
 8008546:	4770      	bx	lr
