#Verilog and System verilog works

Some of the works here were done as a part of the coursework for my MS degree.




Detailed information on the problem being solved is available inside the respective files
