Analysis & Synthesis report for Risc_Multicycle_Quartus
Mon May 09 14:28:14 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DUT|risc_processor:add_instance|state_transition:control_logic|CS
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|reg:ins_register
 14. Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|reg:temp1
 15. Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|reg:temp2
 16. Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|reg:temp3
 17. Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|reg:temp4
 18. Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file
 19. Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|sign_extender:se6_ent
 20. Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|sign_extender:se9_ent
 21. Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|left_shift:left7
 22. Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent
 23. Port Connectivity Checks: "risc_processor:add_instance"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 09 14:28:14 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Risc_Multicycle_Quartus                     ;
; Top-level Entity Name           ; DUT                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 615                                         ;
; Total pins                      ; 82                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+---------------------------------------------------------------------------------+--------------------+-------------------------+
; Option                                                                          ; Setting            ; Default Value           ;
+---------------------------------------------------------------------------------+--------------------+-------------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                         ;
; Top-level entity name                                                           ; DUT                ; Risc_Multicycle_Quartus ;
; Family name                                                                     ; Cyclone V          ; Cyclone V               ;
; Use smart compilation                                                           ; Off                ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                      ;
; Enable compact report table                                                     ; Off                ; Off                     ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                    ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                     ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                     ;
; Preserve fewer node names                                                       ; On                 ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto               ; Auto                    ;
; Safe State Machine                                                              ; Off                ; Off                     ;
; Extract Verilog State Machines                                                  ; On                 ; On                      ;
; Extract VHDL State Machines                                                     ; On                 ; On                      ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                     ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                      ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                      ;
; Parallel Synthesis                                                              ; On                 ; On                      ;
; DSP Block Balancing                                                             ; Auto               ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                 ; On                      ;
; Power-Up Don't Care                                                             ; On                 ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                     ;
; Remove Duplicate Registers                                                      ; On                 ; On                      ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                     ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                     ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                 ; On                      ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                     ;
; Optimization Technique                                                          ; Balanced           ; Balanced                ;
; Carry Chain Length                                                              ; 70                 ; 70                      ;
; Auto Carry Chains                                                               ; On                 ; On                      ;
; Auto Open-Drain Pins                                                            ; On                 ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                     ;
; Auto ROM Replacement                                                            ; On                 ; On                      ;
; Auto RAM Replacement                                                            ; On                 ; On                      ;
; Auto DSP Block Replacement                                                      ; On                 ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                      ;
; Strict RAM Replacement                                                          ; Off                ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                 ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                     ;
; Auto Resource Sharing                                                           ; Off                ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                     ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                      ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                 ; On                      ;
; Report Parameter Settings                                                       ; On                 ; On                      ;
; Report Source Assignments                                                       ; On                 ; On                      ;
; Report Connectivity Checks                                                      ; On                 ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation      ;
; HDL message level                                                               ; Level2             ; Level2                  ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                     ;
; Clock MUX Protection                                                            ; On                 ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                     ;
; Block Design Naming                                                             ; Auto               ; Auto                    ;
; SDC constraint protection                                                       ; Off                ; Off                     ;
; Synthesis Effort                                                                ; Auto               ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                      ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                     ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                     ;
+---------------------------------------------------------------------------------+--------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------+---------+
; DUT.vhdl                         ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl            ;         ;
; risc_processor.vhdl              ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl ;         ;
; control_path.vhdl                ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl   ;         ;
; registerFile.vhdl                ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl   ;         ;
; ram_mem.vhdl                     ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl        ;         ;
; lsm.vhdl                         ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl            ;         ;
; left_shift.vhdl                  ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl     ;         ;
; data_path.vhdl                   ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl      ;         ;
; alu.vhdl                         ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl            ;         ;
; elem.vhd                         ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd            ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimate of Logic utilization (ALMs needed) ; 615                   ;
;                                             ;                       ;
; Combinational ALUT usage for logic          ; 845                   ;
;     -- 7 input functions                    ; 7                     ;
;     -- 6 input functions                    ; 326                   ;
;     -- 5 input functions                    ; 146                   ;
;     -- 4 input functions                    ; 171                   ;
;     -- <=3 input functions                  ; 195                   ;
;                                             ;                       ;
; Dedicated logic registers                   ; 615                   ;
;                                             ;                       ;
; I/O pins                                    ; 82                    ;
;                                             ;                       ;
; Total DSP Blocks                            ; 0                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; input_vector[0]~input ;
; Maximum fan-out                             ; 615                   ;
; Total fan-out                               ; 6178                  ;
; Average fan-out                             ; 3.80                  ;
+---------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Entity Name      ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+------------------+--------------+
; |DUT                                   ; 845 (0)             ; 615 (0)                   ; 0                 ; 0          ; 82   ; 0            ; |DUT                                                                           ; DUT              ; work         ;
;    |risc_processor:add_instance|       ; 845 (0)             ; 615 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance                                               ; risc_processor   ; work         ;
;       |data_path:prim_datapath|        ; 766 (138)           ; 592 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|data_path:prim_datapath                       ; data_path        ; work         ;
;          |alu:alu_ent|                 ; 133 (133)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent           ; alu              ; work         ;
;          |lsm:lsm_hw|                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw            ; lsm              ; work         ;
;          |ram_mem:ram_memory|          ; 247 (247)           ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory    ; ram_mem          ; work         ;
;          |reg:ins_register|            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|data_path:prim_datapath|reg:ins_register      ; reg              ; work         ;
;          |reg:temp1|                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|data_path:prim_datapath|reg:temp1             ; reg              ; work         ;
;          |reg:temp2|                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|data_path:prim_datapath|reg:temp2             ; reg              ; work         ;
;          |reg:temp3|                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|data_path:prim_datapath|reg:temp3             ; reg              ; work         ;
;          |reg:temp4|                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|data_path:prim_datapath|reg:temp4             ; reg              ; work         ;
;          |registerFile:reg_file|       ; 239 (239)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file ; registerFile     ; work         ;
;       |state_transition:control_logic| ; 79 (79)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|risc_processor:add_instance|state_transition:control_logic                ; state_transition ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DUT|risc_processor:add_instance|state_transition:control_logic|CS                                                                                                                         ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; CS.S26 ; CS.S25 ; CS.S24 ; CS.S23 ; CS.S22 ; CS.S21 ; CS.S2p ; CS.SL3 ; CS.SL4 ; CS.SK ; CS.SU ; CS.S20 ; CS.S13 ; CS.S11 ; CS.S9 ; CS.S8 ; CS.S7 ; CS.S5 ; CS.S4 ; CS.S3 ; CS.S2 ; CS.S1 ; CS.S0 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; CS.S0  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; CS.S1  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; CS.S2  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; CS.S3  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; CS.S4  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; CS.S5  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S7  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S8  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S9  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S11 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S13 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 1      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S20 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 1      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.SU  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.SK  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.SL4 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.SL3 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S2p ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S21 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S22 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S23 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S24 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S25 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; CS.S26 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                 ; Latch Enable Signal                                                                ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------+
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][0]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][1]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][2]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][3]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][4]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][5]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][6]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][7]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][8]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][9]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][10] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][11] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][12] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][13] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][14] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[0][15] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][0]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][1]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][2]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][3]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][4]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][5]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][6]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][7]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][8]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][9]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][10] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][11] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][12] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][13] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][14] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[1][15] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][0]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][1]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][2]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][3]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][4]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][5]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][6]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][7]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][8]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][9]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][10] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][11] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][12] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][13] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][14] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[2][15] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][0]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][1]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][2]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][3]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][4]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][5]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][6]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][7]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][8]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][9]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][10] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][11] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][12] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][13] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][14] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[3][15] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][0]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][1]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][2]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][3]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][4]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][5]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][6]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][7]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][8]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][9]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][10] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][11] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][12] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][13] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][14] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[7][15] ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw|num[1]                      ; risc_processor:add_instance|state_transition:control_logic|CS.S22                  ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw|num[2]                      ; risc_processor:add_instance|state_transition:control_logic|CS.S22                  ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw|num[0]                      ; risc_processor:add_instance|state_transition:control_logic|CS.S22                  ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent|Z                          ; risc_processor:add_instance|state_transition:control_logic|WideOr5                 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw|valid                       ; risc_processor:add_instance|state_transition:control_logic|CS.S22                  ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[4][0]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[5][0]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[6][0]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent|dest[0]                    ; risc_processor:add_instance|state_transition:control_logic|WideOr5                 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent|C                          ; risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent|C                  ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[4][1]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[5][1]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[6][1]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent|dest[1]                    ; risc_processor:add_instance|state_transition:control_logic|WideOr5                 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[4][2]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[5][2]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[6][2]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent|dest[2]                    ; risc_processor:add_instance|state_transition:control_logic|WideOr5                 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[4][3]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|registers[5][3]  ; risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 166                                        ;                                                                                    ;                        ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 615   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 240   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 592   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                       ;
+------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------+---------+
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[13][0]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[5][0]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][0]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[2][0]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][0]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][4]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[2][7]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][7]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][10]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[1][10]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][8]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][3]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[12][6]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[4][6]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][6]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[1][6]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][9]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[1][9]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[13][1]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[5][1]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][1]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[2][1]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[4][2]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[5][2]   ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[5][12]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][12]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[1][12]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[2][12]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[12][13] ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][13]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[13][14] ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][14]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[2][14]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][14]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[12][15] ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[13][15] ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[4][15]  ; 1       ;
; risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[5][15]  ; 1       ;
; Total number of inverted registers = 38                                                  ;         ;
+------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DUT|risc_processor:add_instance|data_path:prim_datapath|reg:temp4|dout[4]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DUT|risc_processor:add_instance|data_path:prim_datapath|reg:temp3|dout[10]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DUT|risc_processor:add_instance|data_path:prim_datapath|reg:temp1|dout[4]           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DUT|risc_processor:add_instance|data_path:prim_datapath|alu_b[5]                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent|dest_temp[14]   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DUT|risc_processor:add_instance|data_path:prim_datapath|rf_din[1]                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DUT|risc_processor:add_instance|data_path:prim_datapath|rf_din[10]                  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Mux2  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DUT|risc_processor:add_instance|data_path:prim_datapath|alu_b[6]                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file|Mux30 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DUT|risc_processor:add_instance|data_path:prim_datapath|rf_addin[1]                 ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |DUT|risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|Mux7     ;
; 64:1               ; 2 bits    ; 84 LEs        ; 36 LEs               ; 48 LEs                 ; No         ; |DUT|risc_processor:add_instance|state_transition:control_logic|NS.S4                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|reg:ins_register ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; datasize       ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|reg:temp1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; datasize       ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|reg:temp2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; datasize       ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|reg:temp3 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; datasize       ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|reg:temp4 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; datasize       ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; datasize       ; 16    ; Signed Integer                                                                                ;
; numregs        ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|sign_extender:se6_ent ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; insize         ; 6     ; Signed Integer                                                                                ;
; outsize        ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|sign_extender:se9_ent ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; insize         ; 9     ; Signed Integer                                                                                ;
; outsize        ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|left_shift:left7 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; input_length   ; 9     ; Signed Integer                                                                           ;
; output_length  ; 16    ; Signed Integer                                                                           ;
; shift_length   ; 7     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                                                      ;
; sel_line       ; 2     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risc_processor:add_instance"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r5   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 615                         ;
;     ENA               ; 352                         ;
;     ENA CLR           ; 224                         ;
;     ENA CLR SLD       ; 16                          ;
;     SCLR              ; 11                          ;
;     plain             ; 12                          ;
; arriav_lcell_comb     ; 845                         ;
;     arith             ; 16                          ;
;         4 data inputs ; 10                          ;
;         5 data inputs ; 6                           ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 822                         ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 125                         ;
;         4 data inputs ; 161                         ;
;         5 data inputs ; 140                         ;
;         6 data inputs ; 326                         ;
; boundary_port         ; 82                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 4.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 09 14:28:03 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl Line: 14
    Info (12023): Found entity 1: DUT File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file risc_processor.vhdl
    Info (12022): Found design unit 1: risc_processor-complete File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl Line: 16
    Info (12023): Found entity 1: risc_processor File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file control_path.vhdl
    Info (12022): Found design unit 1: state_transition-state_definition File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl Line: 20
    Info (12023): Found entity 1: state_transition File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhdl
    Info (12022): Found design unit 1: registerFile-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 23
    Info (12023): Found entity 1: registerFile File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ram_mem.vhdl
    Info (12022): Found design unit 1: ram_mem-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 21
    Info (12023): Found entity 1: ram_mem File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file lsm.vhdl
    Info (12022): Found design unit 1: lsm-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 29
    Info (12023): Found entity 1: lsm File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file left_shift.vhdl
    Info (12022): Found design unit 1: left_shift-shift_7 File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl Line: 29
    Info (12023): Found entity 1: left_shift File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file data_path.vhdl
    Info (12022): Found design unit 1: data_path-flow File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 20
    Info (12023): Found entity 1: data_path File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: alu-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 29
    Info (12023): Found entity 1: alu File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 14
Info (12021): Found 5 design units, including 2 entities, in source file elem.vhd
    Info (12022): Found design unit 1: elem File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 8
    Info (12022): Found design unit 2: reg-regArch File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 37
    Info (12022): Found design unit 3: sign_extender-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 63
    Info (12023): Found entity 1: reg File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 30
    Info (12023): Found entity 2: sign_extender File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 56
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "risc_processor" for hierarchy "risc_processor:add_instance" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl Line: 25
Info (12128): Elaborating entity "data_path" for hierarchy "risc_processor:add_instance|data_path:prim_datapath" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl Line: 45
Info (12128): Elaborating entity "reg" for hierarchy "risc_processor:add_instance|data_path:prim_datapath|reg:ins_register" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 107
Info (12128): Elaborating entity "registerFile" for hierarchy "risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 120
Warning (10631): VHDL Process Statement warning at registerFile.vhdl(30): inferring latch(es) for signal or variable "registers", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (12128): Elaborating entity "sign_extender" for hierarchy "risc_processor:add_instance|data_path:prim_datapath|sign_extender:se6_ent" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 125
Info (12128): Elaborating entity "sign_extender" for hierarchy "risc_processor:add_instance|data_path:prim_datapath|sign_extender:se9_ent" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 129
Info (12128): Elaborating entity "left_shift" for hierarchy "risc_processor:add_instance|data_path:prim_datapath|left_shift:left7" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 133
Info (12128): Elaborating entity "alu" for hierarchy "risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 136
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "dest", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "dest_temp", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "Z" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "C" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[0]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[1]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[2]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[3]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[4]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[5]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[6]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[7]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[8]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[9]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[10]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[11]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[12]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[13]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[14]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[15]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[0]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[1]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[2]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[3]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[4]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[5]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[6]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[7]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[8]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[9]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[10]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[11]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[12]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[13]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[14]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[15]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (12128): Elaborating entity "lsm" for hierarchy "risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 139
Warning (10631): VHDL Process Statement warning at lsm.vhdl(33): inferring latch(es) for signal or variable "num", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Warning (10631): VHDL Process Statement warning at lsm.vhdl(33): inferring latch(es) for signal or variable "valid", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Info (10041): Inferred latch for "valid" at lsm.vhdl(33) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Info (10041): Inferred latch for "num[0]" at lsm.vhdl(33) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Info (10041): Inferred latch for "num[1]" at lsm.vhdl(33) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Info (10041): Inferred latch for "num[2]" at lsm.vhdl(33) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Info (12128): Elaborating entity "ram_mem" for hierarchy "risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 142
Info (12128): Elaborating entity "state_transition" for hierarchy "risc_processor:add_instance|state_transition:control_logic" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl Line: 47
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[13][0] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[5][0] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][0] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[2][0] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][0] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][4] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[2][7] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][7] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][10] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[1][10] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][8] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][3] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[12][6] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[4][6] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][6] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[1][6] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][9] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[1][9] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[13][1] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[5][1] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][1] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[2][1] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[4][2] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[5][2] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[5][12] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][12] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[1][12] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[2][12] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[12][13] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][13] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[13][14] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[0][14] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[2][14] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[3][14] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[12][15] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[13][15] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[4][15] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
    Critical Warning (18010): Register risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory|ram_block[5][15] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 27
Info (144001): Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/output_files/Risc_Multicycle_Quartus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1433 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 80 output pins
    Info (21061): Implemented 1351 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Mon May 09 14:28:14 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/output_files/Risc_Multicycle_Quartus.map.smsg.


