\hypertarget{lpc22xx__uart_8h}{}\section{bsps/arm/rtl22xx/console/lpc22xx\+\_\+uart.h File Reference}
\label{lpc22xx__uart_8h}\index{bsps/arm/rtl22xx/console/lpc22xx\_uart.h@{bsps/arm/rtl22xx/console/lpc22xx\_uart.h}}


U\+A\+RT support.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries F\+I\+F\+O\+D\+E\+EP}~16
\item 
\#define {\bfseries B\+D115200}~115200
\item 
\#define {\bfseries B\+D38400}~38400
\item 
\#define {\bfseries B\+D9600}~9600
\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gaf0bd75f427852595defc905beac76626}{U0\+\_\+\+P\+I\+N\+S\+EL}}~(0x00000005)
\begin{DoxyCompactList}\small\item\em P\+I\+N\+S\+E\+L0 Value for U\+A\+R\+T0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga410f6d3e8d84bad7213cf910855cbd2d}{U0\+\_\+\+P\+I\+N\+M\+A\+SK}}~(0x0000000\+F)
\begin{DoxyCompactList}\small\item\em P\+I\+N\+S\+E\+L0 Mask for U\+A\+R\+T0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga95a74539a464b0618ea1ac4dab05ec35}{U1\+\_\+\+P\+I\+N\+S\+EL}}~(0x00050000)
\begin{DoxyCompactList}\small\item\em P\+I\+N\+S\+E\+L0 Value for U\+A\+R\+T1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga77c49df9e8fbca24ba07f456023426a5}{U1\+\_\+\+P\+I\+N\+M\+A\+SK}}~(0x000\+F0000)
\begin{DoxyCompactList}\small\item\em P\+I\+N\+S\+E\+L0 Mask for U\+A\+R\+T1. \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{Indent}\textbf{ Uart line control register bit descriptions}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+C\+R\+\_\+\+W\+O\+R\+D\+L\+E\+N\+T\+H\+\_\+\+B\+IT}~0
\item 
\#define {\bfseries L\+C\+R\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+E\+L\+\_\+\+B\+IT}~2
\item 
\#define {\bfseries L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+E\+N\+B\+A\+L\+E\+\_\+\+B\+IT}~3
\item 
\#define {\bfseries L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+S\+E\+L\+\_\+\+B\+IT}~4
\item 
\#define {\bfseries L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+IT}~6
\item 
\#define {\bfseries L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+B\+IT}~7
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Line Control Register bit definitions}\par
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gadeeeae6058aa7bcf227665e2203dbff4}{U\+L\+C\+R\+\_\+\+C\+H\+A\+R\+\_\+5}}~(0 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em 5-\/bit character length \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gad71d67ec7212f5bff65488ca3d123265}{U\+L\+C\+R\+\_\+\+C\+H\+A\+R\+\_\+6}}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em 6-\/bit character length \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gacf692d8c9ba4076c7bbfa62747c5f553}{U\+L\+C\+R\+\_\+\+C\+H\+A\+R\+\_\+7}}~(2 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em 7-\/bit character length \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga766ee4fa7d8b6e2d695f85e7c3808e96}{U\+L\+C\+R\+\_\+\+C\+H\+A\+R\+\_\+8}}~(3 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em 8-\/bit character length \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga8d321ad8b491ee7118bb690cbf357364}{U\+L\+C\+R\+\_\+\+S\+T\+O\+P\+\_\+0}}~(0 $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em no stop bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga10099eda28187aa31adf70c260ee1d8d}{U\+L\+C\+R\+\_\+\+S\+T\+O\+P\+\_\+1}}~(1 $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em 1 stop bit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gad90ede65bfcdf0f75fda39e95e48b2e7}{U\+L\+C\+R\+\_\+\+P\+A\+R\+\_\+\+NO}}~(0 $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em No Parity. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gae369f0ca9f2586cc4a435e99c2d103b8}{U\+L\+C\+R\+\_\+\+P\+A\+R\+\_\+\+O\+DD}}~(1 $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em Odd Parity. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga0be70c281ef1ac374aa74211b84903e0}{U\+L\+C\+R\+\_\+\+P\+A\+R\+\_\+\+E\+V\+EN}}~(3 $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em Even Parity. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga96a88ce91155552cb447148a879ea1f2}{U\+L\+C\+R\+\_\+\+P\+A\+R\+\_\+\+M\+A\+RK}}~(5 $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em M\+A\+RK \char`\"{}1\char`\"{} Parity. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga752911291a67ad3f998151181a891ae9}{U\+L\+C\+R\+\_\+\+P\+A\+R\+\_\+\+S\+P\+A\+CE}}~(7 $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em S\+P\+A\+CE \char`\"{}0\char`\"{} Paruty. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga0d81d677903d3a5003c69d656ffe2bf8}{U\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+E\+N\+A\+B\+LE}}~(1 $<$$<$ 6)
\begin{DoxyCompactList}\small\item\em Output B\+R\+E\+AK line condition. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga75a5f63558ad3fbbdd4e29d500ee5f2d}{U\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+E\+N\+A\+B\+LE}}~(1 $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em Enable Divisor Latch Access. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Modem Control Register bit definitions}\par
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gaac28bad522d92ae9db7ed52205f042f7}{U\+M\+C\+R\+\_\+\+D\+TR}}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Data Terminal Ready. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gaaae53cfdbe0a95d52d2e6dfc58ad4485}{U\+M\+C\+R\+\_\+\+R\+TS}}~(1 $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em Request To Send. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gab2162f8bb6a4205b52233f72a2faa14c}{U\+M\+C\+R\+\_\+\+LB}}~(1 $<$$<$ 4)
\begin{DoxyCompactList}\small\item\em Loopback. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Line Status Register bit definitions}\par
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga69d6fbe8514ee7bd664ddf655116629f}{U\+L\+S\+R\+\_\+\+R\+DR}}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Receive Data Ready. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga6dcc3cf820995cb4136ae54f1f1a274a}{U\+L\+S\+R\+\_\+\+OE}}~(1 $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em Overrun Error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gada835e981ebab4556c07ea3b8ab0ee3f}{U\+L\+S\+R\+\_\+\+PE}}~(1 $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em Parity Error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gad13ee90e99a7efc843d50508910ae01a}{U\+L\+S\+R\+\_\+\+FE}}~(1 $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em Framing Error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga7aec434489da4290fe7015989557475e}{U\+L\+S\+R\+\_\+\+BI}}~(1 $<$$<$ 4)
\begin{DoxyCompactList}\small\item\em Break Interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gac0d9a2740e24213d0bd5da88c503813c}{U\+L\+S\+R\+\_\+\+T\+H\+RE}}~(1 $<$$<$ 5)
\begin{DoxyCompactList}\small\item\em Transmit Holding Register Empty. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gaef2131b7c2e54283ed4621cdec3cc7e2}{U\+L\+S\+R\+\_\+\+T\+E\+MT}}~(1 $<$$<$ 6)
\begin{DoxyCompactList}\small\item\em Transmitter Empty. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga5dfb6999862e286a2c90141e8ca1a7e4}{U\+L\+S\+R\+\_\+\+R\+X\+FE}}~(1 $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em Error in Receive F\+I\+FO. \end{DoxyCompactList}\item 
\#define {\bfseries U\+L\+S\+R\+\_\+\+E\+R\+R\+\_\+\+M\+A\+SK}~0x1E
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Modem Status Register bit definitions}\par
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gaa46fcfd85876c8b7e51e80f7f3d4f0d7}{U\+M\+S\+R\+\_\+\+D\+C\+TS}}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Delta Clear To Send. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gaa284e03d74be4f0247375b1e389711b6}{U\+M\+S\+R\+\_\+\+D\+D\+SR}}~(1 $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em Delta Data Set Ready. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gaca5396e21a5387c929fd07e880eb5860}{U\+M\+S\+R\+\_\+\+T\+E\+RI}}~(1 $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em Trailing Edge Ring Indicator. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga2a5f308d80c02092a83753876c165ab0}{U\+M\+S\+R\+\_\+\+D\+D\+CD}}~(1 $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em Delta Data Carrier Detect. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga337942bc140fa759ed23fb2c4d61ca1b}{U\+M\+S\+R\+\_\+\+C\+TS}}~(1 $<$$<$ 4)
\begin{DoxyCompactList}\small\item\em Clear To Send. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gac401424b705005a5d629c039658cbe92}{U\+M\+S\+R\+\_\+\+D\+SR}}~(1 $<$$<$ 5)
\begin{DoxyCompactList}\small\item\em Data Set Ready. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_ga1f4e0c1c41dfc9c5002c344e51f721c8}{U\+M\+S\+R\+\_\+\+RI}}~(1 $<$$<$ 6)
\begin{DoxyCompactList}\small\item\em Ring Indicator. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__rtl22xx__uart_gaed8bd96a9d0232bd4084b61e8d760f5c}{U\+M\+S\+R\+\_\+\+D\+CD}}~(1 $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em Data Carrier Detect. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Uart Interrupt Identification}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I\+I\+R\+\_\+\+R\+SL}~0x3
\item 
\#define {\bfseries I\+I\+R\+\_\+\+R\+DA}~0x2
\item 
\#define {\bfseries I\+I\+R\+\_\+\+C\+TI}~0x6
\item 
\#define {\bfseries I\+I\+R\+\_\+\+T\+H\+RE}~0x1
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Uart Interrupt Enable Type}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I\+E\+R\+\_\+\+R\+BR}~0x1
\item 
\#define {\bfseries I\+E\+R\+\_\+\+T\+H\+RE}~0x2
\item 
\#define {\bfseries I\+E\+R\+\_\+\+R\+LS}~0x4
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Uart Receiver Errors}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries R\+C\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+RR}~0x1
\item 
\#define {\bfseries R\+C\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+RR}~0x2
\item 
\#define {\bfseries R\+C\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+RR}~0x4
\item 
\#define {\bfseries R\+C\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+RR}~0x8
\item 
\#define {\bfseries R\+C\+\_\+\+B\+R\+E\+A\+K\+\_\+\+I\+ND}~0x10
\end{DoxyCompactItemize}
\end{Indent}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__rtl22xx__uart_ga74adb1e7219d578b01f75fa4d79e3a63}\label{group__rtl22xx__uart_ga74adb1e7219d578b01f75fa4d79e3a63}} 
enum {\bfseries L\+P\+C\+\_\+\+Uart\+Chanel\+\_\+t} \{ {\bfseries U\+A\+R\+T0} = 0, 
{\bfseries U\+A\+R\+T1}
 \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+A\+RT support. 

