<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="light_pattern.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="light_pattern.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="light_pattern.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="light_pattern.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="light_pattern.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="light_pattern.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="light_pattern.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="light_pattern.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="light_pattern.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="light_pattern.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="light_pattern.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="light_pattern.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="light_pattern.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="light_pattern.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="light_pattern.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="light_pattern.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="light_pattern.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="light_pattern.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="light_pattern.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="light_pattern.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="light_pattern.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="light_pattern.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="light_pattern.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="light_pattern.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="light_pattern_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="light_pattern_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="light_pattern_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="light_pattern_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="light_pattern_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="light_pattern_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="light_pattern_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="light_pattern_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="light_pattern_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="light_pattern_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="light_pattern_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="light_pattern_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="light_pattern_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="light_pattern_tbw_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="light_pattern_tbw_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="light_pattern_tbw_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="light_pattern_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="light_pattern_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="light_pattern_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1541951981" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1541951981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541955094" xil_pn:in_ck="4824234915428430902" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1541955094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="light_pattern.vhd"/>
      <outfile xil_pn:name="light_pattern_tbw.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1541952014" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-440620288972314729" xil_pn:start_ts="1541952014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541952014" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3243411489193696177" xil_pn:start_ts="1541952014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541951981" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7895386665101616335" xil_pn:start_ts="1541951981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541955094" xil_pn:in_ck="4824234915428430902" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1541955094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="light_pattern.vhd"/>
      <outfile xil_pn:name="light_pattern_tbw.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1541955097" xil_pn:in_ck="4824234915428430902" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3377147562602296245" xil_pn:start_ts="1541955094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="light_pattern_tbw_beh.prj"/>
      <outfile xil_pn:name="light_pattern_tbw_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1541955097" xil_pn:in_ck="-5664340601681455856" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3303275958399551224" xil_pn:start_ts="1541955097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="light_pattern_tbw_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1542016015" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1542016015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542016015" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5647402319997607632" xil_pn:start_ts="1542016015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542016015" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7895386665101616335" xil_pn:start_ts="1542016015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542016015" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1542016015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542016015" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9024486456778987144" xil_pn:start_ts="1542016015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542016015" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057744218877" xil_pn:start_ts="1542016015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542016015" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2451116163337942809" xil_pn:start_ts="1542016015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542016319" xil_pn:in_ck="-7856197059312078331" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8019519027080887641" xil_pn:start_ts="1542016312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="light_pattern.lso"/>
      <outfile xil_pn:name="light_pattern.ngc"/>
      <outfile xil_pn:name="light_pattern.ngr"/>
      <outfile xil_pn:name="light_pattern.prj"/>
      <outfile xil_pn:name="light_pattern.stx"/>
      <outfile xil_pn:name="light_pattern.syr"/>
      <outfile xil_pn:name="light_pattern.xst"/>
      <outfile xil_pn:name="light_pattern_tbw_beh.prj"/>
      <outfile xil_pn:name="light_pattern_vhdl.prj"/>
      <outfile xil_pn:name="light_pattern_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1542016060" xil_pn:in_ck="167600980872669" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6971550607091801427" xil_pn:start_ts="1542016060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542016323" xil_pn:in_ck="-3408759124451335144" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1855198698734835113" xil_pn:start_ts="1542016319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="light_pattern.bld"/>
      <outfile xil_pn:name="light_pattern.ngd"/>
      <outfile xil_pn:name="light_pattern_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1542016326" xil_pn:in_ck="-3408712712966933191" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-2445049779091787521" xil_pn:start_ts="1542016323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="light_pattern.pcf"/>
      <outfile xil_pn:name="light_pattern_map.map"/>
      <outfile xil_pn:name="light_pattern_map.mrp"/>
      <outfile xil_pn:name="light_pattern_map.ncd"/>
      <outfile xil_pn:name="light_pattern_map.ngm"/>
      <outfile xil_pn:name="light_pattern_map.xrpt"/>
      <outfile xil_pn:name="light_pattern_summary.xml"/>
      <outfile xil_pn:name="light_pattern_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1542016335" xil_pn:in_ck="-2805373632095609230" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1542016326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="light_pattern.ncd"/>
      <outfile xil_pn:name="light_pattern.pad"/>
      <outfile xil_pn:name="light_pattern.par"/>
      <outfile xil_pn:name="light_pattern.ptwx"/>
      <outfile xil_pn:name="light_pattern.unroutes"/>
      <outfile xil_pn:name="light_pattern.xpi"/>
      <outfile xil_pn:name="light_pattern_pad.csv"/>
      <outfile xil_pn:name="light_pattern_pad.txt"/>
      <outfile xil_pn:name="light_pattern_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1542016341" xil_pn:in_ck="-7856197059312087208" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1542016335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="light_pattern.bgn"/>
      <outfile xil_pn:name="light_pattern.bit"/>
      <outfile xil_pn:name="light_pattern.drc"/>
      <outfile xil_pn:name="light_pattern.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1542016341" xil_pn:in_ck="-7856197059312100062" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-6864680952955714571" xil_pn:start_ts="1542016341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542016335" xil_pn:in_ck="-3414839028907990987" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1542016332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="light_pattern.twr"/>
      <outfile xil_pn:name="light_pattern.twx"/>
    </transform>
  </transforms>

</generated_project>
