Analysis & Synthesis report for packet_diag_pipeline_stage
Sun Dec 10 14:53:27 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Protected by Synthesis
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 13. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 14. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 15. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 16. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 17. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 18. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 19. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 20. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 21. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 22. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 23. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 24. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 25. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 26. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 27. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 28. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 29. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 30. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 31. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 32. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 33. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 34. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 35. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 36. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 37. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 38. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 39. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 40. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 41. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 42. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 43. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 44. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 45. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 46. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 47. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 48. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 49. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 50. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 51. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 52. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 53. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 54. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 55. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 56. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 57. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 58. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 59. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 60. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 61. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 62. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 63. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 64. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 65. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 66. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 67. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 68. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 69. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 70. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 71. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 72. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 73. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 74. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 75. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 76. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 77. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 78. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 79. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 80. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 81. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 82. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 83. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 84. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 85. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 86. Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 87. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 88. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 89. Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 90. Parameter Settings for User Entity Instance: Top-level Entity: |packet_diag_pipeline_stage
 91. Parameter Settings for User Entity Instance: packet_diag_pipeline_base:core
 92. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk
 93. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 94. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
 95. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
 96. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
 97. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk
 98. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
 99. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
100. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
101. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
102. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk
103. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
104. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
105. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
106. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
107. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk
108. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
109. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
110. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
111. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
112. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk
113. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
114. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
115. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
116. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
117. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk
118. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
119. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
120. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
121. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
122. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk
123. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
124. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
125. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
126. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
127. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk
128. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
129. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
130. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
131. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
132. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk
133. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
134. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
135. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
136. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
137. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk
138. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
139. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
140. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
141. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
142. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk
143. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
144. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
145. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
146. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
147. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk
148. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
149. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
150. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
151. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
152. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk
153. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
154. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
155. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
156. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
157. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk
158. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
159. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
160. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
161. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
162. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk
163. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
164. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
165. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
166. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
167. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk
168. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
169. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
170. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
171. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
172. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk
173. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
174. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
175. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
176. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
177. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk
178. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
179. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
180. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
181. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
182. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk
183. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
184. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
185. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
186. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
187. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk
188. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
189. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
190. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
191. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
192. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk
193. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
194. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
195. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
196. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
197. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk
198. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
199. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
200. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
201. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
202. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk
203. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
204. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
205. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
206. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
207. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk
208. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
209. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
210. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
211. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
212. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk
213. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
214. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
215. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
216. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
217. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk
218. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst
219. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer
220. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer
221. Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage
222. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk"
223. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk"
224. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk"
225. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk"
226. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk"
227. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk"
228. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk"
229. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk"
230. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst"
231. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk"
232. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk"
233. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk"
234. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk"
235. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk"
236. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk"
237. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk"
238. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk"
239. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk"
240. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk"
241. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk"
242. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk"
243. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk"
244. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk"
245. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk"
246. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk"
247. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk"
248. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst"
249. Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk"
250. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 10 14:53:27 2017        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; packet_diag_pipeline_stage                   ;
; Top-level Entity Name              ; packet_diag_pipeline_stage                   ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 4,074                                        ;
;     Total combinational functions  ; 1,010                                        ;
;     Dedicated logic registers      ; 3,456                                        ;
; Total registers                    ; 3456                                         ;
; Total pins                         ; 465                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+--------------------------------------------------------------+----------------------------+----------------------------+
; Option                                                       ; Setting                    ; Default Value              ;
+--------------------------------------------------------------+----------------------------+----------------------------+
; Device                                                       ; EP2C70F896C6               ;                            ;
; Top-level entity name                                        ; packet_diag_pipeline_stage ; packet_diag_pipeline_stage ;
; Family name                                                  ; Cyclone II                 ; Stratix II                 ;
; Verilog Show LMF Mapping Messages                            ; Off                        ;                            ;
; Verilog Version                                              ; SystemVerilog_2005         ; Verilog_2001               ;
; Optimization Technique                                       ; Speed                      ; Balanced                   ;
; Use Generated Physical Constraints File                      ; Off                        ;                            ;
; Use smart compilation                                        ; Off                        ; Off                        ;
; Restructure Multiplexers                                     ; Auto                       ; Auto                       ;
; Create Debugging Nodes for IP Cores                          ; Off                        ; Off                        ;
; Preserve fewer node names                                    ; On                         ; On                         ;
; Disable OpenCore Plus hardware evaluation                    ; Off                        ; Off                        ;
; VHDL Version                                                 ; VHDL93                     ; VHDL93                     ;
; State Machine Processing                                     ; Auto                       ; Auto                       ;
; Safe State Machine                                           ; Off                        ; Off                        ;
; Extract Verilog State Machines                               ; On                         ; On                         ;
; Extract VHDL State Machines                                  ; On                         ; On                         ;
; Ignore Verilog initial constructs                            ; Off                        ; Off                        ;
; Iteration limit for constant Verilog loops                   ; 5000                       ; 5000                       ;
; Iteration limit for non-constant Verilog loops               ; 250                        ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                         ; On                         ;
; Parallel Synthesis                                           ; Off                        ; Off                        ;
; DSP Block Balancing                                          ; Auto                       ; Auto                       ;
; NOT Gate Push-Back                                           ; On                         ; On                         ;
; Power-Up Don't Care                                          ; On                         ; On                         ;
; Remove Redundant Logic Cells                                 ; Off                        ; Off                        ;
; Remove Duplicate Registers                                   ; On                         ; On                         ;
; Ignore CARRY Buffers                                         ; Off                        ; Off                        ;
; Ignore CASCADE Buffers                                       ; Off                        ; Off                        ;
; Ignore GLOBAL Buffers                                        ; Off                        ; Off                        ;
; Ignore ROW GLOBAL Buffers                                    ; Off                        ; Off                        ;
; Ignore LCELL Buffers                                         ; Off                        ; Off                        ;
; Ignore SOFT Buffers                                          ; On                         ; On                         ;
; Limit AHDL Integers to 32 Bits                               ; Off                        ; Off                        ;
; Carry Chain Length                                           ; 70                         ; 70                         ;
; Auto Carry Chains                                            ; On                         ; On                         ;
; Auto Open-Drain Pins                                         ; On                         ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                        ; Off                        ;
; Auto ROM Replacement                                         ; On                         ; On                         ;
; Auto RAM Replacement                                         ; On                         ; On                         ;
; Auto Shift Register Replacement                              ; Auto                       ; Auto                       ;
; Auto Clock Enable Replacement                                ; On                         ; On                         ;
; Strict RAM Replacement                                       ; Off                        ; Off                        ;
; Allow Synchronous Control Signals                            ; On                         ; On                         ;
; Force Use of Synchronous Clear Signals                       ; Off                        ; Off                        ;
; Auto RAM to Logic Cell Conversion                            ; Off                        ; Off                        ;
; Auto Resource Sharing                                        ; Off                        ; Off                        ;
; Allow Any RAM Size For Recognition                           ; Off                        ; Off                        ;
; Allow Any ROM Size For Recognition                           ; Off                        ; Off                        ;
; Allow Any Shift Register Size For Recognition                ; Off                        ; Off                        ;
; Use LogicLock Constraints during Resource Balancing          ; On                         ; On                         ;
; Ignore translate_off and synthesis_off directives            ; Off                        ; Off                        ;
; Timing-Driven Synthesis                                      ; Off                        ; Off                        ;
; Show Parameter Settings Tables in Synthesis Report           ; On                         ; On                         ;
; Ignore Maximum Fan-Out Assignments                           ; Off                        ; Off                        ;
; Synchronization Register Chain Length                        ; 2                          ; 2                          ;
; PowerPlay Power Optimization                                 ; Normal compilation         ; Normal compilation         ;
; HDL message level                                            ; Level2                     ; Level2                     ;
; Suppress Register Optimization Related Messages              ; Off                        ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                        ; 100                        ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                        ; 100                        ;
; Clock MUX Protection                                         ; On                         ; On                         ;
; Auto Gated Clock Conversion                                  ; Off                        ; Off                        ;
; Block Design Naming                                          ; Auto                       ; Auto                       ;
; SDC constraint protection                                    ; Off                        ; Off                        ;
; Synthesis Effort                                             ; Auto                       ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                         ; On                         ;
; Analysis & Synthesis Message Level                           ; Medium                     ; Medium                     ;
+--------------------------------------------------------------+----------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                             ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; ../../../../../common_rtl_library/tsb/ip/rtl/my_multibit_clock_crosser_optimized_for_altera.v ; yes             ; User Verilog HDL File        ; C:/ikomed/ikomed.cvgt_2020/tsbs/fpga/tsbs/common_rtl_library/tsb/ip/rtl/my_multibit_clock_crosser_optimized_for_altera.v ;
; packet_diag_pipeline_base.v                                                                   ; yes             ; User Verilog HDL File        ; C:/ikomed/ikomed.cvgt_2020/tsbs/fpga/tsbs/common_qsys_library/tsb/ip/rtl/packet_diags/packet_diag_pipeline_base.v        ;
; packet_diag_pipeline_stage.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/ikomed/ikomed.cvgt_2020/tsbs/fpga/tsbs/common_qsys_library/tsb/ip/rtl/packet_diags/packet_diag_pipeline_stage.sv      ;
; edge_detect.v                                                                                 ; yes             ; Auto-Found Verilog HDL File  ; c:/ikomed/ikomed.cvgt_2020/tsbs/fpga/tsbs/common_rtl_library/tsb/ip/rtl/edge_detect.v                                    ;
; my_avalon_st_clock_crosser.v                                                                  ; yes             ; Auto-Found Verilog HDL File  ; c:/ikomed/ikomed.cvgt_2020/tsbs/fpga/tsbs/common_rtl_library/tsb/ip/rtl/my_avalon_st_clock_crosser.v                     ;
; my_std_synchronizer.v                                                                         ; yes             ; Auto-Found Verilog HDL File  ; c:/ikomed/ikomed.cvgt_2020/tsbs/fpga/tsbs/common_rtl_library/tsb/ip/rtl/my_std_synchronizer.v                            ;
; my_avalon_st_pipeline_base.v                                                                  ; yes             ; Auto-Found Verilog HDL File  ; c:/ikomed/ikomed.cvgt_2020/tsbs/fpga/tsbs/common_rtl_library/tsb/ip/rtl/my_avalon_st_pipeline_base.v                     ;
; doublesync_no_reset.v                                                                         ; yes             ; Auto-Found Verilog HDL File  ; c:/ikomed/ikomed.cvgt_2020/tsbs/fpga/tsbs/common_rtl_library/tsb/ip/rtl/doublesync_no_reset.v                            ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 4,074         ;
;                                             ;               ;
; Total combinational functions               ; 1010          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 669           ;
;     -- 3 input functions                    ; 88            ;
;     -- <=2 input functions                  ; 253           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 895           ;
;     -- arithmetic mode                      ; 115           ;
;                                             ;               ;
; Total registers                             ; 3456          ;
;     -- Dedicated logic registers            ; 3456          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 465           ;
; Maximum fan-out node                        ; avalon_mm_clk ;
; Maximum fan-out                             ; 1787          ;
; Total fan-out                               ; 13024         ;
; Average fan-out                             ; 2.64          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                     ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |packet_diag_pipeline_stage                                                                                                ; 1010 (908)        ; 3456 (570)   ; 0           ; 0            ; 0       ; 0         ; 465  ; 0            ; |packet_diag_pipeline_stage                                                                                                                                                                                                                             ; work         ;
;    |doublesync_no_reset:delay_packet_error_sample_instant|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|doublesync_no_reset:delay_packet_error_sample_instant                                                                                                                                                                       ; work         ;
;    |edge_detect:generate_one_pulse_reset|                                                                                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|edge_detect:generate_one_pulse_reset                                                                                                                                                                                        ; work         ;
;    |edge_detect:generate_packet_length_error|                                                                              ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|edge_detect:generate_packet_length_error                                                                                                                                                                                    ; work         ;
;    |edge_detect:make_compared_packet_length_regs[0].generate_found_valid_packet_pulse|                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|edge_detect:make_compared_packet_length_regs[0].generate_found_valid_packet_pulse                                                                                                                                           ; work         ;
;    |edge_detect:make_compared_packet_length_regs[1].generate_found_valid_packet_pulse|                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|edge_detect:make_compared_packet_length_regs[1].generate_found_valid_packet_pulse                                                                                                                                           ; work         ;
;    |edge_detect:make_compared_packet_length_regs[2].generate_found_valid_packet_pulse|                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|edge_detect:make_compared_packet_length_regs[2].generate_found_valid_packet_pulse                                                                                                                                           ; work         ;
;    |edge_detect:make_compared_packet_length_regs[3].generate_found_valid_packet_pulse|                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|edge_detect:make_compared_packet_length_regs[3].generate_found_valid_packet_pulse                                                                                                                                           ; work         ;
;    |edge_detect:make_compared_packet_length_regs[4].generate_found_valid_packet_pulse|                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|edge_detect:make_compared_packet_length_regs[4].generate_found_valid_packet_pulse                                                                                                                                           ; work         ;
;    |edge_detect:make_compared_packet_length_regs[5].generate_found_valid_packet_pulse|                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|edge_detect:make_compared_packet_length_regs[5].generate_found_valid_packet_pulse                                                                                                                                           ; work         ;
;    |edge_detect:make_compared_packet_length_regs[6].generate_found_valid_packet_pulse|                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|edge_detect:make_compared_packet_length_regs[6].generate_found_valid_packet_pulse                                                                                                                                           ; work         ;
;    |edge_detect:make_compared_packet_length_regs[7].generate_found_valid_packet_pulse|                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|edge_detect:make_compared_packet_length_regs[7].generate_found_valid_packet_pulse                                                                                                                                           ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk| ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk                                                                                                       ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                            ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage    ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk| ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk                                                                                                       ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                            ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage    ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk| ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk                                                                                                       ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                            ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage    ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk| ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk                                                                                                       ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                            ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage    ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk| ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk                                                                                                       ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                            ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage    ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk| ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk                                                                                                       ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                            ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage    ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk| ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk                                                                                                       ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                            ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage    ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk| ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk                                                                                                       ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                            ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage    ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|                                                ; 3 (0)             ; 167 (64)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk                                                                                                                                                      ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 103 (66)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                                                           ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage                                                   ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer                                                ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer                                                ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|          ; 3 (0)             ; 167 (64)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk                                                                                                                ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 103 (66)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                     ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage             ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer          ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer          ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|         ; 3 (0)             ; 47 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk                                                                                                               ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 31 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                    ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage            ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer         ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer         ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|         ; 3 (0)             ; 47 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk                                                                                                               ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 31 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                    ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage            ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer         ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer         ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|         ; 3 (0)             ; 27 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk                                                                                                               ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 19 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                    ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage            ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer         ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer         ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|         ; 3 (0)             ; 47 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk                                                                                                               ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 31 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                    ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage            ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer         ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer         ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|         ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk                                                                                                               ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                    ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage            ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer         ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer         ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|         ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk                                                                                                               ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                    ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage            ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer         ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer         ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|         ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk                                                                                                               ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                    ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage            ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer         ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer         ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|          ; 4 (1)             ; 27 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk                                                                                                                ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 19 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                     ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage             ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer          ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer          ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|          ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk                                                                                                                ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                     ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage             ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer          ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer          ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|          ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk                                                                                                                ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                     ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage             ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer          ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer          ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|          ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk                                                                                                                ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                     ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage             ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer          ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer          ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|          ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk                                                                                                                ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                     ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage             ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer          ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer          ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|          ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk                                                                                                                ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                     ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage             ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer          ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer          ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|          ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk                                                                                                                ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                     ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage             ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer          ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer          ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|          ; 3 (0)             ; 127 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk                                                                                                                ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 79 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                     ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage             ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer          ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer          ; work         ;
;    |my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|          ; 3 (0)             ; 27 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk                                                                                                                ; work         ;
;       |my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|                                                         ; 3 (2)             ; 19 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                     ; work         ;
;          |my_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage             ; work         ;
;          |my_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer          ; work         ;
;          |my_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer          ; work         ;
;    |packet_diag_pipeline_base:core|                                                                                        ; 13 (13)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |packet_diag_pipeline_stage|packet_diag_pipeline_base:core                                                                                                                                                                                              ; work         ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1                                                 ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1                                                 ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0]         ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1           ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1          ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                  ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|actual_in_valid                                                                                                                                         ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0                                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|actual_in_valid                                                                                          ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|actual_in_valid                                                                                          ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|actual_in_valid                                                                                          ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|actual_in_valid                                                                                          ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|actual_in_valid                                                                                          ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|actual_in_valid                                                                                          ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|actual_in_valid                                                                                          ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|actual_in_valid                                                                                          ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[24..31]                                                                                           ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24..31]                               ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24..31] ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[24..31]                                                                                           ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24..31]                               ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24..31] ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[24..31]                                                                                           ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24..31]                               ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24..31] ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[8..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[8..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[8..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8..31]  ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[4..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[4..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[4..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4..31]  ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[8..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[8..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[8..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8..31]  ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[8..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[8..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[8..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8..31]  ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[4..31]                                                                                             ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[4..31]                                  ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[4..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4..31]   ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[24..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24..31]  ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[24..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24..31]  ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[24..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24..31]  ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[24..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24..31]  ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[24..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24..31]                                ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24..31]  ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|actual_in_data[24..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24..31]                                 ; Stuck at GND due to stuck port data_in ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24..31]                                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2000                                                                                                                                                                                       ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[23],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[22],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[21],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[20],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[19],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[18],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[17],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[16],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[15],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[14],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[13],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[12],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[11],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[10],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[9],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[8],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[7],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[6],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[5],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[4],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[23],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[22],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[21],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[20],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[19],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[18],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[17],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[16],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[15],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[14],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[13],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[12],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[11],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[10],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[9],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[8],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[7],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[6],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[5],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[4],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[23],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[22],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[21],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[20],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[19],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[18],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[17],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[16],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[15],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[14],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[13],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[12],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[11],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[10],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[9],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[8],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[7],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[6],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[5],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[4],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[4],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[5],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[6],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[7],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[8],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[9],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[10],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[11],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[12],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[13],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[14],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[15],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[16],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[17],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[18],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[19],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[20],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[21],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[22],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[23],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[23],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[22],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[21],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[20],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[19],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[18],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[17],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[16],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[15],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[14],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[13],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[12],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[11],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[10],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[9],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[8],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[7],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[6],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[5],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[4],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[23],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[22],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[21],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[20],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[19],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[18],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[17],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[16],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[15],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[14],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[13],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[12],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[11],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[10],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[9],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[8],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[7],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[6],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[5],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[4],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[23],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[22],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[21],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[20],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[19],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[18],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[17],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[16],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[15],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[14],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[13],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[12],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[11],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[10],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[9],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[8],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[7],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[6],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[5],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[4],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[4],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[5],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[6],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[7],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[8],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[9],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[10],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[11],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[12],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[13],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[14],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[15],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[16],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[17],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[18],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[19],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[20],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[21],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[22],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[23],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                          ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[23],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[22],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[21],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[20],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[19],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[18],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[17],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[16],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[15],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[14],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[13],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[12],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[11],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[10],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[9],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[8],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[7],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[6],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[5],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[4],                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[23],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[22],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[21],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[20],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[19],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[18],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[17],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[16],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[15],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[14],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[13],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[12],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[11],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[10],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[9],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[8],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[7],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[6],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[5],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[4],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[23],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[22],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[21],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[20],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[19],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[18],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[17],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[16],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[15],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[14],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[13],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[12],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[11],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[10],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[9],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[8],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[7],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[6],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[5],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[4],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[4],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[5],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[6],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[7],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[8],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[9],                                                                                                           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[10],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[11],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[12],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[13],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[14],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[15],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[16],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[17],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[18],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[19],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[20],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[21],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[22],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[23],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[23],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[22],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[21],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[20],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[19],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[18],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[17],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[16],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[15],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[14],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[13],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[12],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[11],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[10],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[9],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[8],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[23],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[22],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[21],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[20],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[19],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[18],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[17],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[16],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[15],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[14],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[13],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[12],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[11],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[10],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[9],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[8],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[23],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[22],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[21],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[20],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[19],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[18],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[17],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[16],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[15],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[14],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[13],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[12],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[11],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[10],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[9],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[8],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[8],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[9],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[10],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[11],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[12],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[13],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[14],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[15],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[16],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[17],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[18],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[19],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[20],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[21],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[22],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[23],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                          ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[23],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[22],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[21],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[20],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[19],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[18],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[17],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[16],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[15],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[14],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[13],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[12],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[11],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[10],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[9],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[8],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[23],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[22],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[21],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[20],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[19],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[18],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[17],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[16],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[15],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[14],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[13],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[12],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[11],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[10],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[9],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[8],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[23],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[22],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[21],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[20],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[19],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[18],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[17],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[16],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[15],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[14],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[13],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[12],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[11],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[10],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[9],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[8],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[8],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[9],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[10],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[11],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[12],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[13],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[14],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[15],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[16],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[17],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[18],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[19],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[20],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[21],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[22],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[23],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                          ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[23],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[22],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[21],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[20],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[19],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[18],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[17],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[16],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[15],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[14],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[13],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[12],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[11],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[10],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[9],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[8],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[23],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[22],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[21],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[20],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[19],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[18],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[17],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[16],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[15],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[14],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[13],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[12],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[11],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[10],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[9],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[8],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[23],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[22],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[21],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[20],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[19],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[18],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[17],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[16],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[15],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[14],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[13],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[12],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[11],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[10],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[9],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[8],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[8],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[9],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[10],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[11],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[12],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[13],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[14],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[15],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[16],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[17],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[18],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[19],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[20],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[21],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[22],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[23],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                          ;
; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0                                                ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[31],                                                ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[30],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[29],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[28],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[27],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[26],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[25],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],                                                ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],                                                 ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],                                                 ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],                                                 ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],                                                 ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],                                                 ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],                                                 ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],                                                 ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],                                                 ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],                                                 ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]                                                  ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                          ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                          ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[31],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[30],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[29],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[28],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[27],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[26],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[25],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]            ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                  ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                       ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                          ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|actual_in_valid                                                                                                   ; Stuck at VCC              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[31],                                         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[30],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[29],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[28],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[27],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[26],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[25],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|in_data_buffer[24],                                         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[31],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[30],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[29],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[28],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[27],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[26],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[25],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|out_data_buffer[24],                                        ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[31],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[30],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[29],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[28],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[27],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[26],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[25],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data1[24],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|out_data[24],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|out_data[25],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|out_data[26],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|out_data[27],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|out_data[28],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|out_data[29],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|out_data[30],                                                                                                          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|out_data[31]                                                                                                           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],         ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],         ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]           ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23], ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]   ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23], ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]   ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]            ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23], ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]   ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]            ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23], ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]   ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]            ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23], ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]   ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]            ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23], ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]   ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]            ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23], ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]   ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]            ;
; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23], ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10], ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],  ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]   ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]            ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]           ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],           ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]            ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0          ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],           ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],           ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]            ;
; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|full0         ; Stuck at GND              ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3],          ;
;                                                                                                                                                                                                                                ; due to stuck port data_in ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1],          ;
;                                                                                                                                                                                                                                ;                           ; my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3456  ;
; Number of registers using Synchronous Clear  ; 89    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2081  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |packet_diag_pipeline_stage|readdata_raw[16][4]           ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |packet_diag_pipeline_stage|readdata_raw[4][11]           ;
; 3:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |packet_diag_pipeline_stage|readdata_raw[6][16]           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |packet_diag_pipeline_stage|readdata_raw[7][17]           ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |packet_diag_pipeline_stage|readdata_raw[8][8]            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|control_reg[2]~reg0           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[0][0]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[1][7]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[2][2]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[3][7]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[4][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[5][6]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[6][5]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[7][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|control_reg[10]~reg0          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[0][13] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[1][9]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[2][14] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[3][10] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[4][14] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[5][11] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[6][12] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[7][15] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|control_reg[16]~reg0          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[0][16] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[1][16] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[2][20] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[3][22] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[4][17] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[5][21] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[6][17] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[7][17] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|control_reg[27]~reg0          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[0][31] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[1][30] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[2][31] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[3][25] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[4][26] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[5][31] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[6][29] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |packet_diag_pipeline_stage|compared_packet_length[7][25] ;
; 34:1               ; 8 bits    ; 176 LEs       ; 48 LEs               ; 128 LEs                ; Yes        ; |packet_diag_pipeline_stage|readdata[30]~reg0             ;
; 34:1               ; 16 bits   ; 352 LEs       ; 208 LEs              ; 144 LEs                ; Yes        ; |packet_diag_pipeline_stage|readdata[22]~reg0             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |packet_diag_pipeline_stage|readdata[7]~reg0              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 80 LEs               ; 8 LEs                  ; Yes        ; |packet_diag_pipeline_stage|readdata[2]~reg0              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst               ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst               ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst               ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst               ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst               ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst               ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst               ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst       ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst       ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst       ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst       ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst       ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst       ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst       ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst       ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                                                                     ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst                                                      ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; Assignment                ; Value                                                                                                                                                 ; From ; To                 ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[31] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[31] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[30] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[30] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[29] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[29] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[28] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[28] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[27] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[27] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[26] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[26] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[25] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[25] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[24] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[24] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[23] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[23] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[22] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[22] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[21] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[21] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[20] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[20] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[19] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[19] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[18] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[18] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[17] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[17] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[16] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[16] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[15] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[15] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[14] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[14] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[13] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[13] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[12] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[12] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[11] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[11] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[10] ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[10] ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[9]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[9]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[8]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[8]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[7]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[7]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[6]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[6]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[5]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[5]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[4]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[4]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[3]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[3]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[2]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[2]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[1]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[1]  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102                                                                                                                                             ; -    ; in_data_buffer[0]  ;
; SDC_STATEMENT             ; set_false_path -from [get_registers *my_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *my_avalon_st_clock_crosser:*|out_data_buffer*] ; -    ; in_data_buffer[0]  ;
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                          ;
+-----------------------------+------------------------------------------------------------------+------+---------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                      ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                      ;
+-----------------------------+------------------------------------------------------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------------------------------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                            ; From ; To                                                                                          ;
+-----------------------------+------------------------------------------------------------------+------+---------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; dreg[0]                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                           ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                                                               ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON                                                               ; -    ; din_s1                                                                                      ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*my_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                      ;
+-----------------------------+------------------------------------------------------------------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |packet_diag_pipeline_stage ;
+-----------------------------+-------+------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                 ;
+-----------------------------+-------+------------------------------------------------------+
; SYMBOLS_PER_BEAT            ; 1     ; Signed Integer                                       ;
; BITS_PER_SYMBOL             ; 8     ; Signed Integer                                       ;
; USE_PACKETS                 ; 1     ; Signed Integer                                       ;
; USE_EMPTY                   ; 0     ; Signed Integer                                       ;
; PIPELINE_READY              ; 1     ; Signed Integer                                       ;
; CHANNEL_WIDTH               ; 0     ; Signed Integer                                       ;
; ERROR_WIDTH                 ; 0     ; Signed Integer                                       ;
; DATA_WIDTH                  ; 8     ; Signed Integer                                       ;
; PACKET_WIDTH                ; 2     ; Signed Integer                                       ;
; EMPTY_WIDTH                 ; 0     ; Signed Integer                                       ;
; NUM_ADDRESS_BITS            ; 5     ; Signed Integer                                       ;
; NUM_AVMM_REGISTERS          ; 32    ; Signed Integer                                       ;
; NUM_OF_COUNTER_BITS         ; 24    ; Signed Integer                                       ;
; NUM_COMPARED_PACKETS        ; 8     ; Signed Integer                                       ;
; DEFAULT_VALID_PACKET_LENGTH ; 1024  ; Signed Integer                                       ;
+-----------------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: packet_diag_pipeline_base:core ;
+------------------+-------+--------------------------------------------------+
; Parameter Name   ; Value ; Type                                             ;
+------------------+-------+--------------------------------------------------+
; SYMBOLS_PER_BEAT ; 10    ; Signed Integer                                   ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                   ;
; PIPELINE_READY   ; 1     ; Signed Integer                                   ;
+------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 24    ; Signed Integer                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 24    ; Signed Integer                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 24    ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 24    ; Signed Integer                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 24    ; Signed Integer                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 24    ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 24    ; Signed Integer                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 24    ; Signed Integer                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 24    ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 24    ; Signed Integer                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 24    ; Signed Integer                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 24    ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 24    ; Signed Integer                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 24    ; Signed Integer                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 24    ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 24    ; Signed Integer                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 24    ; Signed Integer                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 24    ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 24    ; Signed Integer                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 24    ; Signed Integer                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 24    ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 24    ; Signed Integer                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 24    ; Signed Integer                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 24    ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk ;
+---------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                        ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL  ; 32    ; Signed Integer                                                                                                                                                                              ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk" ;
+-----------+--------+----------+--------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                       ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                             ;
+-----------+--------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk"                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in_data   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk"                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in_data   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk"                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in_data   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[4].sync_compared_packet_length_to_clk"                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in_data   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[3].sync_compared_packet_length_to_clk"                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in_data   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[2].sync_compared_packet_length_to_clk"                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in_data   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[1].sync_compared_packet_length_to_clk"                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in_data   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
; out_reset ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
; out_ready ; Input ; Info     ; Stuck at VCC                                                                                                                                                                  ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk"                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in_data   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[16].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_valid        ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; in_data[31..24] ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_valid       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[15].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_valid        ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; in_data[31..24] ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_valid       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[14].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_valid        ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; in_data[31..24] ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_valid       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[13].sync_readdata_raw_to_avalon_mm_clk" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; in_valid       ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; in_data[31..8] ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_valid      ; Output ; Info     ; Explicitly unconnected                                                                               ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[12].sync_readdata_raw_to_avalon_mm_clk" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; in_valid       ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; in_data[31..4] ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_valid      ; Output ; Info     ; Explicitly unconnected                                                                               ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[11].sync_readdata_raw_to_avalon_mm_clk" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; in_valid       ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; in_data[31..8] ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_valid      ; Output ; Info     ; Explicitly unconnected                                                                               ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[10].sync_readdata_raw_to_avalon_mm_clk" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; in_valid       ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; in_data[31..8] ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_valid      ; Output ; Info     ; Explicitly unconnected                                                                               ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[9].sync_readdata_raw_to_avalon_mm_clk" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                             ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_valid       ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; in_data[31..4] ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_valid      ; Output ; Info     ; Explicitly unconnected                                                                              ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[8].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; in_valid        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; in_data[31..24] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_valid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[7].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; in_valid        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; in_data[31..24] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_valid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[6].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; in_valid        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; in_data[31..24] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_valid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[5].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; in_valid        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; in_data[31..24] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_valid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[4].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; in_valid        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; in_data[31..24] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_valid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[3].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; in_valid        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; in_data[31..24] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_valid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[2].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; in_valid        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; in_data[31..24] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_valid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[1].sync_readdata_raw_to_avalon_mm_clk" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                             ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_valid       ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; in_data[31..4] ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_valid      ; Output ; Info     ; Explicitly unconnected                                                                              ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
; out_reset ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
; out_ready ; Input ; Info     ; Stuck at VCC                                                                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_valid  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 10 14:53:17 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off packet_diag_pipeline_stage -c packet_diag_pipeline_stage
Info: Found 1 design units, including 1 entities, in source file ../../../../../common_rtl_library/tsb/ip/rtl/my_multibit_clock_crosser_optimized_for_altera.v
    Info: Found entity 1: my_multibit_clock_crosser_optimized_for_altera
Info: Found 1 design units, including 1 entities, in source file packet_diag_pipeline_base.v
    Info: Found entity 1: packet_diag_pipeline_base
Info: Found 1 design units, including 1 entities, in source file packet_diag_pipeline_stage.sv
    Info: Found entity 1: packet_diag_pipeline_stage
Info: Elaborating entity "packet_diag_pipeline_stage" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at packet_diag_pipeline_stage.sv(298): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at packet_diag_pipeline_stage.sv(304): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at packet_diag_pipeline_stage.sv(305): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at packet_diag_pipeline_stage.sv(313): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at packet_diag_pipeline_stage.sv(338): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at packet_diag_pipeline_stage.sv(342): truncated value with size 32 to match size of target (24)
Warning (10855): Verilog HDL warning at packet_diag_pipeline_stage.sv(450): initial value for variable compared_packet_length should be constant
Warning (10230): Verilog HDL assignment warning at packet_diag_pipeline_stage.sv(562): truncated value with size 32 to match size of target (24)
Warning (10030): Net "readdata_raw2[25][31]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][30]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][29]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][28]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][27]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][26]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][25]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][24]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][23]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][22]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][21]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][20]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][19]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][18]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][17]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][16]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][15]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][14]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][13]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][12]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][11]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][10]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][9]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][8]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][7]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][6]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][5]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][4]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][3]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][2]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][1]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[25][0]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][31]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][30]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][29]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][28]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][27]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][26]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][25]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][24]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][23]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][22]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][21]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][20]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][19]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][18]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][17]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][16]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][15]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][14]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][13]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][12]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][11]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][10]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][9]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][8]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][7]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][6]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][5]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][4]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][3]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][2]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][1]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[26][0]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][31]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][30]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][29]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][28]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][27]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][26]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][25]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][24]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][23]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][22]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][21]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][20]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][19]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][18]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][17]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][16]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][15]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][14]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][13]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][12]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][11]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][10]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][9]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][8]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][7]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][6]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][5]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][4]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][3]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][2]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][1]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[27][0]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][31]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][30]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][29]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][28]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][27]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][26]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][25]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][24]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][23]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][22]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][21]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][20]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][19]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][18]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][17]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][16]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][15]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][14]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][13]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][12]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][11]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][10]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][9]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][8]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][7]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][6]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][5]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][4]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][3]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][2]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][1]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[28][0]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][31]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][30]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][29]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][28]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][27]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][26]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][25]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][24]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][23]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][22]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][21]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][20]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][19]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][18]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][17]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][16]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][15]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][14]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][13]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][12]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][11]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][10]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][9]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][8]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][7]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][6]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][5]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][4]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][3]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][2]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][1]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[29][0]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][31]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][30]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][29]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][28]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][27]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][26]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][25]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][24]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][23]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][22]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][21]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][20]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][19]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][18]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][17]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][16]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][15]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][14]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][13]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][12]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][11]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][10]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][9]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][8]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][7]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][6]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][5]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][4]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][3]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][2]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][1]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "readdata_raw2[30][0]" at packet_diag_pipeline_stage.sv(159) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "packet_diag_pipeline_base" for hierarchy "packet_diag_pipeline_base:core"
Warning: Using design file ../../../../../common_rtl_library/tsb/ip/rtl/edge_detect.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: edge_detect
Info: Elaborating entity "edge_detect" for hierarchy "edge_detect:generate_one_pulse_reset"
Info: Elaborating entity "my_multibit_clock_crosser_optimized_for_altera" for hierarchy "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk"
Warning: Using design file ../../../../../common_rtl_library/tsb/ip/rtl/my_avalon_st_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: my_avalon_st_clock_crosser
Info: Elaborating entity "my_avalon_st_clock_crosser" for hierarchy "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst"
Warning: Using design file ../../../../../common_rtl_library/tsb/ip/rtl/my_std_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: my_std_synchronizer
Info: Elaborating entity "my_std_synchronizer" for hierarchy "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_std_synchronizer:in_to_out_synchronizer"
Warning: Using design file ../../../../../common_rtl_library/tsb/ip/rtl/my_avalon_st_pipeline_base.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: my_avalon_st_pipeline_base
Info: Elaborating entity "my_avalon_st_pipeline_base" for hierarchy "my_multibit_clock_crosser_optimized_for_altera:sync_readdata_raw_block[0].sync_readdata_raw_to_avalon_mm_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage"
Info: Elaborating entity "my_multibit_clock_crosser_optimized_for_altera" for hierarchy "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk"
Info: Elaborating entity "my_avalon_st_clock_crosser" for hierarchy "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst"
Info: Elaborating entity "my_avalon_st_pipeline_base" for hierarchy "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[0].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage"
Warning: Using design file ../../../../../common_rtl_library/tsb/ip/rtl/doublesync_no_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: doublesync_no_reset
Info: Elaborating entity "doublesync_no_reset" for hierarchy "doublesync_no_reset:delay_packet_error_sample_instant"
Warning (10036): Verilog HDL or VHDL warning at doublesync_no_reset.v(12): object "clock_enable" assigned a value but never read
Warning: 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "out_channel[0]" is stuck at GND
    Warning (13410): Pin "out_error[0]" is stuck at GND
    Warning (13410): Pin "out_empty[0]" is stuck at GND
    Warning (13410): Pin "snoop_out_channel[0]" is stuck at GND
    Warning (13410): Pin "snoop_out_error[0]" is stuck at GND
    Warning (13410): Pin "snoop_out_empty[0]" is stuck at GND
Info: 532 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[31]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[30]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[29]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[28]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[27]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[26]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[25]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[24]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:sync_control_reg_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[7].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[3]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[2]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[1]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[6].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[0]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[23]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[22]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[21]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[20]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[19]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[18]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[17]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[16]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[15]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[14]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[13]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[12]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[11]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[10]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[9]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[8]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[6]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[5]" lost all its fanouts during netlist optimizations.
    Info: Register "my_multibit_clock_crosser_optimized_for_altera:make_compared_packet_length_regs[5].sync_compared_packet_length_to_clk|my_avalon_st_clock_crosser:my_avalon_st_clock_crosser_inst|my_avalon_st_pipeline_base:output_stage|data0[4]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Implemented 4572 device resources after synthesis - the final resource count might be different
    Info: Implemented 62 input pins
    Info: Implemented 403 output pins
    Info: Implemented 4107 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 214 warnings
    Info: Peak virtual memory: 235 megabytes
    Info: Processing ended: Sun Dec 10 14:53:27 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


