Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 24 10:51:06 2023
| Host         : CTRL-ALT-DEL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             122 |           35 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------+----------------------------------+------------------+----------------+--------------+
|         Clock Signal         |   Enable Signal   |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------+----------------------------------+------------------+----------------+--------------+
|  clock_pix_inst/inst/clk_pix | m1/deb_up/E[0]    | m1/deb_rst/SR[0]                 |                3 |              9 |         3.00 |
|  clock_pix_inst/inst/clk_pix |                   |                                  |                4 |             10 |         2.50 |
|  clock_pix_inst/inst/clk_pix |                   | display_inst/rst_pix0            |                6 |             10 |         1.67 |
|  clock_pix_inst/inst/clk_pix | display_inst/sy   | display_inst/rst_pix0            |                6 |             10 |         1.67 |
|  clock_pix_inst/inst/clk_pix | m1/deb_right/E[0] | m1/deb_rst/SR[0]                 |                4 |             10 |         2.50 |
|  clock_pix_inst/inst/clk_pix |                   | display_inst/red0                |                4 |             12 |         3.00 |
|  clock_pix_inst/inst/clk_pix |                   | m1/deb_down/ctr_q[19]_i_1__2_n_0 |                5 |             20 |         4.00 |
|  clock_pix_inst/inst/clk_pix |                   | m1/deb_left/ctr_q[19]_i_1__0_n_0 |                5 |             20 |         4.00 |
|  clock_pix_inst/inst/clk_pix |                   | m1/deb_right/p_0_in              |                5 |             20 |         4.00 |
|  clock_pix_inst/inst/clk_pix |                   | m1/deb_rst/ctr_q[19]_i_1__3_n_0  |                5 |             20 |         4.00 |
|  clock_pix_inst/inst/clk_pix |                   | m1/deb_up/ctr_q[19]_i_1__1_n_0   |                5 |             20 |         4.00 |
+------------------------------+-------------------+----------------------------------+------------------+----------------+--------------+


