INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/pipelined_design_16_bit/pipelined_design_16_bit.sim/sim_1/synth/func/xsim/test_pipeline_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\stage__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'mul'
INFO: [VRFC 10-3107] analyzing entity 'top_module'
