
read_verilog -sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_reduce_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/array_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/bitwise_logic_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/bitwise_reduce_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/cast_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/conditional_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_arith_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_compare_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_concat_repl_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_conditional_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_logic_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_nested_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_partselect_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_reduce_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_shift_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/logical_op_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/numbers_concat_repl_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/partselect_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/relational_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/select_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/shift_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_enum_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_logic_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_struct_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_union_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arithmetic_reduce.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/array.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/bitwise_logic.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/bitwise_reduce.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/cast.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/conditional.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_arith.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_compare.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_concat_repl.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_conditional.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_logic.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_nested.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_partselect.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_reduce.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_shift.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/logical_op.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/numbers_concat_repl.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/partselect.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/relational.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/select.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/shift.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/width_enum.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/width_logic.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/width_struct.sv /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/width_union.sv
read_verilog -sv /opt/module-fuzz/rewiring/large_test2/cycle_0005/top.sv
hierarchy -top top
proc
write_cxxrtl /opt/module-fuzz/rewiring/large_test2/cycle_0005/cxxrtl_build/design.cpp
