{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689072570095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689072570096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 11 11:49:30 2023 " "Processing started: Tue Jul 11 11:49:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689072570096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689072570096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevelModule -c TopLevelModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevelModule -c TopLevelModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689072570096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689072570400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689072570400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tx-rtl " "Found design unit 1: UART_tx-rtl" {  } { { "src/UART_tx.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/UART_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578586 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "src/UART_tx.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/UART_tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689072578586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_rx-rtl " "Found design unit 1: UART_rx-rtl" {  } { { "src/UART_rx.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/UART_rx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578590 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "src/UART_rx.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/UART_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689072578590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevelmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/toplevelmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevelModule-rtl " "Found design unit 1: TopLevelModule-rtl" {  } { { "src/TopLevelModule.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/TopLevelModule.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578592 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevelModule " "Found entity 1: TopLevelModule" {  } { { "src/TopLevelModule.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/TopLevelModule.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689072578592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sync-rtl " "Found design unit 1: Sync-rtl" {  } { { "src/Sync.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/Sync.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sync " "Found entity 1: Sync" {  } { { "src/Sync.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/Sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689072578594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-rtl " "Found design unit 1: ShiftRegister-rtl" {  } { { "src/ShiftRegister.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/ShiftRegister.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578596 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "src/ShiftRegister.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689072578596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serialiser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/serialiser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serialiser-rtl " "Found design unit 1: Serialiser-rtl" {  } { { "src/Serialiser.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/Serialiser.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serialiser " "Found entity 1: Serialiser" {  } { { "src/Serialiser.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/Serialiser.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689072578598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/baudclkgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/baudclkgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudClkGenerator-rtl " "Found design unit 1: BaudClkGenerator-rtl" {  } { { "src/BaudClkGenerator.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/BaudClkGenerator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578601 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudClkGenerator " "Found entity 1: BaudClkGenerator" {  } { { "src/BaudClkGenerator.vhd" "" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/BaudClkGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689072578601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689072578601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevelModule " "Elaborating entity \"TopLevelModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689072578628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:UART_Transmitter " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:UART_Transmitter\"" {  } { { "src/TopLevelModule.vhd" "UART_Transmitter" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/TopLevelModule.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689072578637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serialiser UART_tx:UART_Transmitter\|Serialiser:UART_SERIALISER_INST " "Elaborating entity \"Serialiser\" for hierarchy \"UART_tx:UART_Transmitter\|Serialiser:UART_SERIALISER_INST\"" {  } { { "src/UART_tx.vhd" "UART_SERIALISER_INST" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/UART_tx.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689072578644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudClkGenerator UART_tx:UART_Transmitter\|BaudClkGenerator:UART_BIT_TIMING_INST " "Elaborating entity \"BaudClkGenerator\" for hierarchy \"UART_tx:UART_Transmitter\|BaudClkGenerator:UART_BIT_TIMING_INST\"" {  } { { "src/UART_tx.vhd" "UART_BIT_TIMING_INST" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/UART_tx.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689072578651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx UART_rx:UART_Receiver " "Elaborating entity \"UART_rx\" for hierarchy \"UART_rx:UART_Receiver\"" {  } { { "src/TopLevelModule.vhd" "UART_Receiver" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/TopLevelModule.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689072578659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync UART_rx:UART_Receiver\|Sync:Sync_Rx " "Elaborating entity \"Sync\" for hierarchy \"UART_rx:UART_Receiver\|Sync:Sync_Rx\"" {  } { { "src/UART_rx.vhd" "Sync_Rx" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/UART_rx.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689072578667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudClkGenerator UART_rx:UART_Receiver\|BaudClkGenerator:BaudClkGenerator_Rx " "Elaborating entity \"BaudClkGenerator\" for hierarchy \"UART_rx:UART_Receiver\|BaudClkGenerator:BaudClkGenerator_Rx\"" {  } { { "src/UART_rx.vhd" "BaudClkGenerator_Rx" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/UART_rx.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689072578674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister UART_rx:UART_Receiver\|ShiftRegister:ShiftRegister_Rx " "Elaborating entity \"ShiftRegister\" for hierarchy \"UART_rx:UART_Receiver\|ShiftRegister:ShiftRegister_Rx\"" {  } { { "src/UART_rx.vhd" "ShiftRegister_Rx" { Text "C:/Users/hichr/Downloads/Compressed/Learn FPGA Design With VHDL IntelAltera/Learn FPGA Design With VHDL IntelAltera/1 - Course Videos/69 - UART/UART/src/UART_rx.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689072578681 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689072579186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689072579395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689072579395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689072579451 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689072579451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689072579451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689072579451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689072579463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 11 11:49:39 2023 " "Processing ended: Tue Jul 11 11:49:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689072579463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689072579463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689072579463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689072579463 ""}
