
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.82 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
/INPUTFILES/1
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Moving session transcript to file "/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/catapult.log"
solution file add ./src/ntt.cpp
go analyze
/INPUTFILES/2
go compile
# Error: Compilation aborted (CIN-5)
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
# Error: go analyze: Failed analyze
option set Input/TargetPlatform x86_64
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.04 seconds, memory usage 6950884kB, peak memory usage 6950884kB (SOL-9)
c++11
solution file add ./src/ntt_tb.cpp -exclude true
option set Input/CppStandard c++11
set_working_dir /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'stockham_DIT.v1': elapsed time 4.52 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
INOUT port 'twiddle' is only used as an input. (OPT-10)
Loop '/stockham_DIT/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
Design 'stockham_DIT' was read (SOL-1)
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v1/CDesignChecker/design_checker.sh'
Synthesizing routine 'stockham_DIT' (CIN-13)
Found top design routine 'stockham_DIT' specified by directive (CIN-52)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'stockham_DIT' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'stockham_DIT.v1' (SOL-8)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Optimizing block '/stockham_DIT' ... (CIN-4)
Inlining routine 'operator>=<64, true>' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'stockham_DIT.v1': elapsed time 0.99 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1926-2
go libraries
solution library add amba
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'stockham_DIT.v1' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v3': elapsed time 0.19 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
go extract
# Info: Branching solution 'stockham_DIT.v3' at state 'libraries' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/CDesignChecker/design_checker.sh'
/CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v3' (SOL-8)
# Info: Design complexity at end of 'assembly': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v1': elapsed time 0.20 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v1' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 177, Real ops = 54, Vars = 67 (SOL-21)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v4': elapsed time 0.05 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v4/CDesignChecker/design_checker.sh'
/stockham_DIT/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 3
Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v4' (SOL-8)
Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
go extract
# Info: Branching solution 'stockham_DIT.v4' at state 'assembly' (PRJ-2)
# Info: Design complexity at end of 'loops': Total ops = 177, Real ops = 54, Vars = 67 (SOL-21)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v3': elapsed time 0.06 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v3' (SOL-8)
Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v4': elapsed time 1.14 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v4' (SOL-8)
I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v4': elapsed time 0.05 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v4' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 309, Real ops = 71, Vars = 77 (SOL-21)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v4': elapsed time 0.49 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
Design 'stockham_DIT' contains '71' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v4' (SOL-8)

# Messages from "go allocate"

# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
 ntt.cpp(7,23,1): chained data dependency at time 803cy+12 (SCHD-6)
   with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
   from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
 ntt.cpp(9,60,1): chained data dependency at time 819cy+6.96958 (SCHD-6)
   with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation ACCU "INNER_LOOP:acc#2" with delay  1.845 (SCHD-6)
   from operation MUX "INNER_LOOP:a:INNER_LOOP:a:mux" with delay  0.08 (SCHD-6)
 ntt.cpp(62,35,19): chained data dependency at time 803cy+2.4 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
   from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
 ntt.cpp(64,44,1): chained data dependency at time 803cy+2.48 (SCHD-6)
   with output variable "modulo_dev:result.sva" (SCHD-6)
   with output variable "INNER_LOOP:a.sva#1" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
 ntt.cpp(64,16,12): chained feedback data dependency with delay of 0.75 at time 819cy+12 (SCHD-6)
   with input delay 0.50 (SCHD-6)
   with output variable "INNER_LOOP:a.lpi#3.dfm" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
   from operation MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
 ntt.cpp(62,35,19): chained data dependency at time 802cy+12 (SCHD-6)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v5/CDesignChecker/design_checker.sh'
# Info: Branching solution 'stockham_DIT.v5' at state 'architect' (PRJ-2)
   mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
   from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" with delay  0.1 (SCHD-6)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
   with input delay 0.50 (SCHD-6)
   with output variable "xt:rsc.@" (SCHD-6)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v5' (SOL-8)
Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
/stockham_DIT/core/core:rlp/main/OUTER_LOOP/INNER_LOOP/INNER_LOOP:write_mem(xt:rsc.@)/IGNORE_DEPENDENCY_FROM {INNER_LOOP:write_mem(xt:rsc.@) INNER_LOOP:write_mem(xt:rsc.@)#1}
go allocate
/stockham_DIT/core/core:rlp/main/OUTER_LOOP/INNER_LOOP/INNER_LOOP:write_mem(xt:rsc.@)#1/IGNORE_DEPENDENCY_FROM {INNER_LOOP:write_mem(xt:rsc.@) INNER_LOOP:write_mem(xt:rsc.@)#1}
# Error:   REM "modulo_dev:result:rem" ntt.cpp(7,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error:   MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" ntt.cpp(62,35,19) (BASIC-25)
 ntt.cpp(9,0,0): chained data dependency with delay of 0.75 at time 819cy+8.81458 (SCHD-6)
# Error:   MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" ntt.cpp(64,16,12) (BASIC-25)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation ACCU "modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
 ntt.cpp(7,23,1): chained data dependency at time 551cy+12 (SCHD-6)
   with output variable "modulo_dev:_qr.sva#1" (SCHD-6)
   with output variable "INNER_LOOP:a.lpi#3.dfm" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
   from operation MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
 ntt.cpp(62,35,19): chained data dependency at time 550cy+12 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   from operation ACCU "INNER_LOOP:acc#2" with delay  1.845 (SCHD-6)
   from operation MUX "INNER_LOOP:a:INNER_LOOP:a:mux" with delay  0.08 (SCHD-6)
 ntt.cpp(62,35,19): chained data dependency at time 551cy+2.4 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
   from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)#1" with delay  0.1 (SCHD-6)
   with input delay 0.50 (SCHD-6)
   with output variable "xt:rsc.@" (SCHD-6)
   with output variable "INNER_LOOP:a.sva#1" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
 ntt.cpp(65,16,20): chained feedback data dependency with delay of 0.75 at time 552cy+12 (SCHD-6)
   with input delay 0.50 (SCHD-6)
Netlist written to file 'schedule.gnt' (NET-4)
   with input delay 0.50 (SCHD-6)
# Info: Design complexity at end of 'architect': Total ops = 309, Real ops = 71, Vars = 77 (SOL-21)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v4': elapsed time 0.36 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
   from operation MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" with delay  0.1 (SCHD-6)
 ntt.cpp(64,16,12): chained data dependency at time 567cy+12 (SCHD-6)
   with output variable "xt:rsc.@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)" (SCHD-6)
# Error: Design 'stockham_DIT' could not schedule partition '/stockham_DIT/core' - could not schedule even with unlimited resources
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
ignore_memory_precedences -from INNER_LOOP:write_mem(xt:rsc.@)* -to INNER_LOOP:write_mem(xt:rsc.@)*
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error:   MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)#1" ntt.cpp(65,16,20) (BASIC-25)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v4' (SOL-8)
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
   from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
 ntt.cpp(9,60,1): chained data dependency at time 567cy+6.96958 (SCHD-6)
   with output variable "modulo_dev:_qr.lpi#3.dfm" (SCHD-6)
# Error:   REM "modulo_dev:result:rem" ntt.cpp(7,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error:   MEMORYREAD "INNER_LOOP:a:read_mem(xt:rsc.@)" ntt.cpp(62,35,19) (BASIC-25)
 ntt.cpp(9,0,0): chained data dependency with delay of 0.75 at time 567cy+8.81458 (SCHD-6)
# Error:   MEMORYWRITE "INNER_LOOP:write_mem(xt:rsc.@)" ntt.cpp(64,16,12) (BASIC-25)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
   from operation REM "modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
 ntt.cpp(64,44,1): chained data dependency at time 551cy+2.48 (SCHD-6)
   with output variable "modulo_dev:result.sva" (SCHD-6)
