$date
	Sun Oct 23 00:23:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#271010
b10010 &
b10010 %
1$
b10010 !
1"
#271011
0"
#271014
b1001 &
b1001 %
#271018
b11100 &
b11100 %
#271022
b1110 &
b1110 %
#271026
b111 &
b111 %
#271030
b10110 &
b10110 %
#271034
b1011 &
b1011 %
#271038
b100010 &
b100010 %
#271042
b10001 &
b10001 %
#271046
b110100 &
b110100 %
#271050
b11010 &
b11010 %
#271054
b1101 &
b1101 %
#271058
b101000 &
b101000 %
#271062
b10100 &
b10100 %
#271066
b1010 &
b1010 %
#271070
b101 &
b101 %
#271074
b10000 &
b10000 %
#271078
b1000 &
b1000 %
#271082
b100 &
b100 %
#271086
b10 &
b10 %
#271090
b1 &
b1 %
1#
#271094
b0 &
0#
b0 %
0$
#1274129
b11010 !
1"
#1274130
b11010 &
b11010 %
1$
#1274131
0"
#1274134
b1101 &
b1101 %
#1274138
b101000 &
b101000 %
#1274142
b10100 &
b10100 %
#1274146
b1010 &
b1010 %
#1274150
b101 &
b101 %
#1274154
b10000 &
b10000 %
#1274158
b1000 &
b1000 %
#1274162
b100 &
b100 %
#1274166
b10 &
b10 %
#1274170
b1 &
b1 %
1#
#1274174
b0 &
0#
b0 %
0$
#2224341
b101 !
1"
#2224342
b101 &
b101 %
1$
#2224343
0"
#2224346
b10000 &
b10000 %
#2224350
b1000 &
b1000 %
#2224354
b100 &
b100 %
#2224358
b10 &
b10 %
#2224362
b1 &
b1 %
1#
#2224366
b0 &
0#
b0 %
0$
#4500012
