#ifndef _NVT_AD_PR2020K_REG_H_
#define _NVT_AD_PR2020K_REG_H_
#include "ad_drv.h"

// Bank 0 (Video EQ and IRQ)
#define AD_PR2020K_VID_STATUS_0_REG_OFS 0x00
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_PR2020K_VID_STATUS_0_REG)
AD_DRV_REGDEF_BIT(DET_IFMT_RES, 3)
AD_DRV_REGDEF_BIT(DET_VIDEO, 1)
AD_DRV_REGDEF_BIT(DET_IFMT_REF, 2)
AD_DRV_REGDEF_BIT(DET_IFMT_STD, 2)
AD_DRV_REGDEF_END(AD_PR2020K_VID_STATUS_0_REG)
#endif

#define AD_PR2020K_VID_STATUS_1_REG_OFS 0x01
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_PR2020K_VID_STATUS_1_REG)
AD_DRV_REGDEF_BIT(DET_CHROMA, 1)
AD_DRV_REGDEF_BIT(LOCK_CHROMA, 1)
AD_DRV_REGDEF_BIT(LOCK_C_FINE, 1)
AD_DRV_REGDEF_BIT(LOCK_HPLL, 1)
AD_DRV_REGDEF_BIT(, 1)
AD_DRV_REGDEF_BIT(LOCK_CLAMP, 1)
AD_DRV_REGDEF_BIT(LOCK_GAIN, 1)
AD_DRV_REGDEF_BIT(LOCK_STD, 1)
AD_DRV_REGDEF_END(AD_PR2020K_VID_STATUS_1_REG)
#endif

#define AD_PR2020K_PAGE_SEL_REG_OFS 0xFF
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_PR2020K_PAGE_SEL_REG)
AD_DRV_REGDEF_BIT(HOST_RW_PAGE, 2)
AD_DRV_REGDEF_BIT(, 5)
AD_DRV_REGDEF_BIT(SADDR_LATEN, 1)
AD_DRV_REGDEF_END(AD_PR2020K_PAGE_SEL_REG)
#endif

// Bank 1 (Video Decoder)

// Bank 2 (PTZ Tx/Rx, SPI, OSG)

#endif //_NVT_AD_PR2020K_REG_H_