
## Memory Subsystem

### Memory Address Register

| CLK | CTR/MI || MAR Cp |
|-----|--------||--------|
| 0	  |      0 ||      0 |
| 0   |      1 ||      0 |
| 1   |      0 ||      0 |
| 1   |      1 ||      1 | 

| CTR/CLR || MAR Mr |
|---------||--------|
|       0 ||      0 |
|       1 ||      1 |

### Memory Register

| Program | CTR HLT || HaltOut |
|---------|---------||---------|
|       0 |       0 ||       0 | 
|       0 |       1 ||       1 | 
|       1 |       X ||       1 |

| CTR/RI | CTR/RO | Program | Write | Inspect || RAM/CE | RAM/WE | RAM/OE | User/OE | User/Dir | Bus/OE | Bus Dir |
|--------|--------|---------|-------|---------||--------|--------|--------|---------|----------|--------|---------|
|      0 |      0 |       0 |     X |       X ||      1 |      1 |      1 |       1 |        X |      1 |       X |
|      0 |      1 |       0 |     X |       X ||      0 |      1 |      0 |       1 |        X |      0 |       0 |
|      1 |      0 |       0 |     X |       X ||      0 |      0 |      1 |       1 |        X |      0 |       1 |
|      1 |      1 |       0 |     X |       X ||      1 |      1 |      1 |       1 |        X |      1 |       X |
|      X |      X |       1 |     0 |       0 ||      1 |      1 |      1 |       1 |        1 |      1 |       X |
|      X |      X |       1 |     0 |       1 ||      1 |      1 |      0 |       1 |        X |      1 |       X |
|      X |      X |       1 |     1 |       0 ||      0 |      0 |      1 |       0 |        1 |      1 |       X |
|      X |      X |       1 |     1 |       1 ||      1 |      1 |      0 |       1 |        X |      1 |       X |


User Direction = 1