

================================================================
== Vivado HLS Report for 'sample_fixed_type'
================================================================
* Date:           Tue Aug 25 11:15:03 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.724|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1521|  1521|         9|          -|          -|   169|    no    |
        |- Loop 2  |   254|   254|         2|          -|          -|   127|    no    |
        |- Loop 3  |   254|   254|         2|          -|          -|   127|    no    |
        |- Loop 4  |  1352|  1352|         2|          -|          -|   676|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	11  / (exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	12  / (!exitcond2)
	13  / (exitcond2)
12 --> 
	11  / true
13 --> 
	14  / (!exitcond1)
	15  / (exitcond1)
14 --> 
	13  / true
15 --> 
	16  / true
16 --> 
	17  / (!exitcond)
17 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s = alloca [676 x i32], align 16" [sample.c:78]   --->   Operation 18 'alloca' 's' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_1 : Operation 19 [1/1] (1.35ns)   --->   "br label %1" [sample.c:82]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.34>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_4, %2 ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_cast1 = zext i8 %i to i13" [sample.c:82]   --->   Operation 21 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "%exitcond3 = icmp eq i8 %i, -87" [sample.c:82]   --->   Operation 22 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 169, i64 169, i64 169)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.71ns)   --->   "%i_4 = add i8 %i, 1" [sample.c:82]   --->   Operation 24 'add' 'i_4' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %2" [sample.c:82]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i, i4 0)" [sample.c:84]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i12 %p_shl to i13" [sample.c:84]   --->   Operation 27 'zext' 'p_shl_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.77ns)   --->   "%tmp = sub i13 %p_shl_cast, %i_cast1" [sample.c:84]   --->   Operation 28 'sub' 'tmp' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.79ns)   --->   "%sum = add i13 676, %tmp" [sample.c:84]   --->   Operation 29 'add' 'sum' <Predicate = (!exitcond3)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sum_cast = zext i13 %sum to i64" [sample.c:84]   --->   Operation 30 'zext' 'sum_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%u_addr = getelementptr [3211 x i8]* %u, i64 0, i64 %sum_cast" [sample.c:84]   --->   Operation 31 'getelementptr' 'u_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.77ns)   --->   "%u_load = load i8* %u_addr, align 1" [sample.c:84]   --->   Operation 32 'load' 'u_load' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 33 [1/1] (1.79ns)   --->   "%sum2 = add i13 677, %tmp" [sample.c:84]   --->   Operation 33 'add' 'sum2' <Predicate = (!exitcond3)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sum2_cast = zext i13 %sum2 to i64" [sample.c:84]   --->   Operation 34 'zext' 'sum2_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%u_addr_1 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum2_cast" [sample.c:84]   --->   Operation 35 'getelementptr' 'u_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.77ns)   --->   "%u_load_1 = load i8* %u_addr_1, align 1" [sample.c:84]   --->   Operation 36 'load' 'u_load_1' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "br label %.preheader4" [sample.c:95]   --->   Operation 37 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.56>
ST_3 : Operation 38 [1/2] (2.77ns)   --->   "%u_load = load i8* %u_addr, align 1" [sample.c:84]   --->   Operation 38 'load' 'u_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 39 [1/2] (2.77ns)   --->   "%u_load_1 = load i8* %u_addr_1, align 1" [sample.c:84]   --->   Operation 39 'load' 'u_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 40 [1/1] (1.79ns)   --->   "%sum6 = add i13 678, %tmp" [sample.c:84]   --->   Operation 40 'add' 'sum6' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sum6_cast = zext i13 %sum6 to i64" [sample.c:84]   --->   Operation 41 'zext' 'sum6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%u_addr_2 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum6_cast" [sample.c:84]   --->   Operation 42 'getelementptr' 'u_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.77ns)   --->   "%u_load_2 = load i8* %u_addr_2, align 1" [sample.c:84]   --->   Operation 43 'load' 'u_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 44 [1/1] (1.79ns)   --->   "%sum8 = add i13 679, %tmp" [sample.c:84]   --->   Operation 44 'add' 'sum8' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sum8_cast = zext i13 %sum8 to i64" [sample.c:84]   --->   Operation 45 'zext' 'sum8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%u_addr_3 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum8_cast" [sample.c:84]   --->   Operation 46 'getelementptr' 'u_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.77ns)   --->   "%u_load_3 = load i8* %u_addr_3, align 1" [sample.c:84]   --->   Operation 47 'load' 'u_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 48 [1/2] (2.77ns)   --->   "%u_load_2 = load i8* %u_addr_2, align 1" [sample.c:84]   --->   Operation 48 'load' 'u_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 49 [1/2] (2.77ns)   --->   "%u_load_3 = load i8* %u_addr_3, align 1" [sample.c:84]   --->   Operation 49 'load' 'u_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %u_load_3 to i6" [sample.c:84]   --->   Operation 50 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i8.i8.i8.i2(i6 %tmp_10, i8 %u_load_2, i8 %u_load_1, i8 %u_load, i2 0)" [sample.c:84]   --->   Operation 51 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i, i2 0)" [sample.c:84]   --->   Operation 52 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = zext i10 %tmp_5 to i64" [sample.c:84]   --->   Operation 53 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%s_addr = getelementptr inbounds [676 x i32]* %s, i64 0, i64 %tmp_6" [sample.c:84]   --->   Operation 54 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.77ns)   --->   "store i32 %tmp_4, i32* %s_addr, align 16" [sample.c:84]   --->   Operation 55 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %u_load_3, i32 6, i32 7)" [sample.c:84]   --->   Operation 56 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.79ns)   --->   "%sum1 = add i13 680, %tmp" [sample.c:85]   --->   Operation 57 'add' 'sum1' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sum1_cast = zext i13 %sum1 to i64" [sample.c:85]   --->   Operation 58 'zext' 'sum1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%u_addr_4 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum1_cast" [sample.c:85]   --->   Operation 59 'getelementptr' 'u_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.77ns)   --->   "%u_load_4 = load i8* %u_addr_4, align 1" [sample.c:85]   --->   Operation 60 'load' 'u_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 61 [1/1] (1.79ns)   --->   "%sum3 = add i13 681, %tmp" [sample.c:85]   --->   Operation 61 'add' 'sum3' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sum3_cast = zext i13 %sum3 to i64" [sample.c:85]   --->   Operation 62 'zext' 'sum3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%u_addr_5 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum3_cast" [sample.c:85]   --->   Operation 63 'getelementptr' 'u_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (2.77ns)   --->   "%u_load_5 = load i8* %u_addr_5, align 1" [sample.c:85]   --->   Operation 64 'load' 'u_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 5 <SV = 4> <Delay = 4.56>
ST_5 : Operation 65 [1/2] (2.77ns)   --->   "%u_load_4 = load i8* %u_addr_4, align 1" [sample.c:85]   --->   Operation 65 'load' 'u_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 66 [1/2] (2.77ns)   --->   "%u_load_5 = load i8* %u_addr_5, align 1" [sample.c:85]   --->   Operation 66 'load' 'u_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 67 [1/1] (1.79ns)   --->   "%sum4 = add i13 682, %tmp" [sample.c:85]   --->   Operation 67 'add' 'sum4' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sum4_cast = zext i13 %sum4 to i64" [sample.c:85]   --->   Operation 68 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%u_addr_6 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum4_cast" [sample.c:85]   --->   Operation 69 'getelementptr' 'u_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (2.77ns)   --->   "%u_load_6 = load i8* %u_addr_6, align 1" [sample.c:85]   --->   Operation 70 'load' 'u_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 71 [1/1] (1.79ns)   --->   "%sum5 = add i13 683, %tmp" [sample.c:85]   --->   Operation 71 'add' 'sum5' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sum5_cast = zext i13 %sum5 to i64" [sample.c:85]   --->   Operation 72 'zext' 'sum5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%u_addr_7 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum5_cast" [sample.c:85]   --->   Operation 73 'getelementptr' 'u_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (2.77ns)   --->   "%u_load_7 = load i8* %u_addr_7, align 1" [sample.c:85]   --->   Operation 74 'load' 'u_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 6 <SV = 5> <Delay = 5.54>
ST_6 : Operation 75 [1/2] (2.77ns)   --->   "%u_load_6 = load i8* %u_addr_6, align 1" [sample.c:85]   --->   Operation 75 'load' 'u_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 76 [1/2] (2.77ns)   --->   "%u_load_7 = load i8* %u_addr_7, align 1" [sample.c:85]   --->   Operation 76 'load' 'u_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i8 %u_load_7 to i4" [sample.c:85]   --->   Operation 77 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_BitConcatenate.i32.i4.i8.i8.i8.i2.i2(i4 %tmp_24, i8 %u_load_6, i8 %u_load_5, i8 %u_load_4, i2 %tmp_2, i2 0)" [sample.c:85]   --->   Operation 78 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7 = or i10 %tmp_5, 1" [sample.c:85]   --->   Operation 79 'or' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %tmp_7 to i64" [sample.c:85]   --->   Operation 80 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr inbounds [676 x i32]* %s, i64 0, i64 %tmp_8" [sample.c:85]   --->   Operation 81 'getelementptr' 's_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.77ns)   --->   "store i32 %tmp_3, i32* %s_addr_1, align 4" [sample.c:85]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %u_load_7, i32 4, i32 7)" [sample.c:85]   --->   Operation 83 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.79ns)   --->   "%sum7 = add i13 684, %tmp" [sample.c:86]   --->   Operation 84 'add' 'sum7' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sum7_cast = zext i13 %sum7 to i64" [sample.c:86]   --->   Operation 85 'zext' 'sum7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%u_addr_8 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum7_cast" [sample.c:86]   --->   Operation 86 'getelementptr' 'u_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (2.77ns)   --->   "%u_load_8 = load i8* %u_addr_8, align 1" [sample.c:86]   --->   Operation 87 'load' 'u_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 88 [1/1] (1.79ns)   --->   "%sum9 = add i13 685, %tmp" [sample.c:86]   --->   Operation 88 'add' 'sum9' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%sum9_cast = zext i13 %sum9 to i64" [sample.c:86]   --->   Operation 89 'zext' 'sum9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%u_addr_9 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum9_cast" [sample.c:86]   --->   Operation 90 'getelementptr' 'u_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (2.77ns)   --->   "%u_load_9 = load i8* %u_addr_9, align 1" [sample.c:86]   --->   Operation 91 'load' 'u_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 7 <SV = 6> <Delay = 4.56>
ST_7 : Operation 92 [1/2] (2.77ns)   --->   "%u_load_8 = load i8* %u_addr_8, align 1" [sample.c:86]   --->   Operation 92 'load' 'u_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 93 [1/2] (2.77ns)   --->   "%u_load_9 = load i8* %u_addr_9, align 1" [sample.c:86]   --->   Operation 93 'load' 'u_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 94 [1/1] (1.79ns)   --->   "%sum10 = add i13 686, %tmp" [sample.c:86]   --->   Operation 94 'add' 'sum10' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%sum10_cast = zext i13 %sum10 to i64" [sample.c:86]   --->   Operation 95 'zext' 'sum10_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%u_addr_10 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum10_cast" [sample.c:86]   --->   Operation 96 'getelementptr' 'u_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.77ns)   --->   "%u_load_10 = load i8* %u_addr_10, align 1" [sample.c:86]   --->   Operation 97 'load' 'u_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 98 [1/1] (1.79ns)   --->   "%sum11 = add i13 687, %tmp" [sample.c:86]   --->   Operation 98 'add' 'sum11' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sum11_cast = zext i13 %sum11 to i64" [sample.c:86]   --->   Operation 99 'zext' 'sum11_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%u_addr_11 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum11_cast" [sample.c:86]   --->   Operation 100 'getelementptr' 'u_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [2/2] (2.77ns)   --->   "%u_load_11 = load i8* %u_addr_11, align 1" [sample.c:86]   --->   Operation 101 'load' 'u_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 8 <SV = 7> <Delay = 5.54>
ST_8 : Operation 102 [1/2] (2.77ns)   --->   "%u_load_10 = load i8* %u_addr_10, align 1" [sample.c:86]   --->   Operation 102 'load' 'u_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 103 [1/2] (2.77ns)   --->   "%u_load_11 = load i8* %u_addr_11, align 1" [sample.c:86]   --->   Operation 103 'load' 'u_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i8 %u_load_11 to i2" [sample.c:86]   --->   Operation 104 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i4.i2(i2 %tmp_25, i8 %u_load_10, i8 %u_load_9, i8 %u_load_8, i4 %tmp_9, i2 0)" [sample.c:86]   --->   Operation 105 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_1 = or i10 %tmp_5, 2" [sample.c:86]   --->   Operation 106 'or' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_11 = zext i10 %tmp_1 to i64" [sample.c:86]   --->   Operation 107 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr inbounds [676 x i32]* %s, i64 0, i64 %tmp_11" [sample.c:86]   --->   Operation 108 'getelementptr' 's_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (2.77ns)   --->   "store i32 %tmp_s, i32* %s_addr_2, align 8" [sample.c:86]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %u_load_11, i32 2, i32 7)" [sample.c:86]   --->   Operation 110 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.79ns)   --->   "%sum12 = add i13 688, %tmp" [sample.c:87]   --->   Operation 111 'add' 'sum12' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sum12_cast = zext i13 %sum12 to i64" [sample.c:87]   --->   Operation 112 'zext' 'sum12_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%u_addr_12 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum12_cast" [sample.c:87]   --->   Operation 113 'getelementptr' 'u_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [2/2] (2.77ns)   --->   "%u_load_12 = load i8* %u_addr_12, align 1" [sample.c:87]   --->   Operation 114 'load' 'u_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 9 <SV = 8> <Delay = 4.56>
ST_9 : Operation 115 [1/2] (2.77ns)   --->   "%u_load_12 = load i8* %u_addr_12, align 1" [sample.c:87]   --->   Operation 115 'load' 'u_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 116 [1/1] (1.79ns)   --->   "%sum13 = add i13 689, %tmp" [sample.c:87]   --->   Operation 116 'add' 'sum13' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%sum13_cast = zext i13 %sum13 to i64" [sample.c:87]   --->   Operation 117 'zext' 'sum13_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%u_addr_13 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum13_cast" [sample.c:87]   --->   Operation 118 'getelementptr' 'u_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (2.77ns)   --->   "%u_load_13 = load i8* %u_addr_13, align 1" [sample.c:87]   --->   Operation 119 'load' 'u_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 120 [1/1] (1.79ns)   --->   "%sum14 = add i13 690, %tmp" [sample.c:87]   --->   Operation 120 'add' 'sum14' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%sum14_cast = zext i13 %sum14 to i64" [sample.c:87]   --->   Operation 121 'zext' 'sum14_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%u_addr_14 = getelementptr [3211 x i8]* %u, i64 0, i64 %sum14_cast" [sample.c:87]   --->   Operation 122 'getelementptr' 'u_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [2/2] (2.77ns)   --->   "%u_load_14 = load i8* %u_addr_14, align 1" [sample.c:87]   --->   Operation 123 'load' 'u_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 10 <SV = 9> <Delay = 7.72>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_13 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i6.i2(i8 %u_load_12, i6 %tmp_12, i2 0)" [sample.c:87]   --->   Operation 124 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i16 %tmp_13 to i32" [sample.c:87]   --->   Operation 125 'zext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (2.77ns)   --->   "%u_load_13 = load i8* %u_addr_13, align 1" [sample.c:87]   --->   Operation 126 'load' 'u_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 127 [1/2] (2.77ns)   --->   "%u_load_14 = load i8* %u_addr_14, align 1" [sample.c:87]   --->   Operation 127 'load' 'u_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%tmp9 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i1.i8.i15(i8 %u_load_14, i1 false, i8 %u_load_13, i15 0)" [sample.c:87]   --->   Operation 128 'bitconcatenate' 'tmp9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (2.18ns)   --->   "%tmp_14 = add i32 %tmp9, %tmp_73_cast" [sample.c:87]   --->   Operation 129 'add' 'tmp_14' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_15 = or i10 %tmp_5, 3" [sample.c:87]   --->   Operation 130 'or' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_16 = zext i10 %tmp_15 to i64" [sample.c:87]   --->   Operation 131 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr inbounds [676 x i32]* %s, i64 0, i64 %tmp_16" [sample.c:87]   --->   Operation 132 'getelementptr' 's_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (2.77ns)   --->   "store i32 %tmp_14, i32* %s_addr_3, align 4" [sample.c:87]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "br label %1" [sample.c:82]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i_5, %3 ], [ 0, %.preheader4.preheader ]"   --->   Operation 135 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (1.23ns)   --->   "%exitcond2 = icmp eq i7 %i_1, -1" [sample.c:95]   --->   Operation 136 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)"   --->   Operation 137 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.66ns)   --->   "%i_5 = add i7 %i_1, 1" [sample.c:95]   --->   Operation 138 'add' 'i_5' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %3" [sample.c:95]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_17 = zext i7 %i_1 to i64" [sample.c:95]   --->   Operation 140 'zext' 'tmp_17' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr inbounds [676 x i32]* %s, i64 0, i64 %tmp_17" [sample.c:95]   --->   Operation 141 'getelementptr' 's_addr_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 142 [2/2] (2.77ns)   --->   "%s_load = load i32* %s_addr_4, align 4" [sample.c:95]   --->   Operation 142 'load' 's_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 143 [1/1] (1.35ns)   --->   "br label %.preheader" [sample.c:97]   --->   Operation 143 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 12 <SV = 3> <Delay = 5.54>
ST_12 : Operation 144 [1/2] (2.77ns)   --->   "%s_load = load i32* %s_addr_4, align 4" [sample.c:95]   --->   Operation 144 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_18 = or i32 %s_load, 1" [sample.c:95]   --->   Operation 145 'or' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (2.77ns)   --->   "store i32 %tmp_18, i32* %s_addr_4, align 4" [sample.c:95]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader4" [sample.c:95]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.77>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%i_2 = phi i8 [ %i_6, %4 ], [ 127, %.preheader.preheader ]"   --->   Operation 148 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (1.24ns)   --->   "%exitcond1 = icmp eq i8 %i_2, -2" [sample.c:97]   --->   Operation 149 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)"   --->   Operation 150 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %5, label %4" [sample.c:97]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_19 = zext i8 %i_2 to i64" [sample.c:97]   --->   Operation 152 'zext' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%s_addr_5 = getelementptr inbounds [676 x i32]* %s, i64 0, i64 %tmp_19" [sample.c:97]   --->   Operation 153 'getelementptr' 's_addr_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 154 [2/2] (2.77ns)   --->   "%s_load_1 = load i32* %s_addr_5, align 4" [sample.c:97]   --->   Operation 154 'load' 's_load_1' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_13 : Operation 155 [1/1] (1.71ns)   --->   "%i_6 = add i8 %i_2, 1" [sample.c:97]   --->   Operation 155 'add' 'i_6' <Predicate = (!exitcond1)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [2/2] (0.00ns)   --->   "call fastcc void @crypto_sort([676 x i32]* %s)" [sample.c:99]   --->   Operation 156 'call' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 4> <Delay = 5.54>
ST_14 : Operation 157 [1/2] (2.77ns)   --->   "%s_load_1 = load i32* %s_addr_5, align 4" [sample.c:97]   --->   Operation 157 'load' 's_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_20 = or i32 %s_load_1, 2" [sample.c:97]   --->   Operation 158 'or' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (2.77ns)   --->   "store i32 %tmp_20, i32* %s_addr_5, align 4" [sample.c:97]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader" [sample.c:97]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 1.35>
ST_15 : Operation 161 [1/2] (0.00ns)   --->   "call fastcc void @crypto_sort([676 x i32]* %s)" [sample.c:99]   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 162 [1/1] (1.35ns)   --->   "br label %6" [sample.c:101]   --->   Operation 162 'br' <Predicate = true> <Delay = 1.35>

State 16 <SV = 5> <Delay = 2.77>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%i_3 = phi i10 [ 0, %5 ], [ %i_7, %7 ]"   --->   Operation 163 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i_3, -348" [sample.c:101]   --->   Operation 164 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 165 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (1.74ns)   --->   "%i_7 = add i10 %i_3, 1" [sample.c:101]   --->   Operation 166 'add' 'i_7' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [sample.c:101]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_21 = zext i10 %i_3 to i64" [sample.c:102]   --->   Operation 168 'zext' 'tmp_21' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%s_addr_6 = getelementptr inbounds [676 x i32]* %s, i64 0, i64 %tmp_21" [sample.c:102]   --->   Operation 169 'getelementptr' 's_addr_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 170 [2/2] (2.77ns)   --->   "%s_load_2 = load i32* %s_addr_6, align 4" [sample.c:102]   --->   Operation 170 'load' 's_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 676" [sample.c:104]   --->   Operation 171 'getelementptr' 'r_coeffs_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr, align 2" [sample.c:104]   --->   Operation 172 'store' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "ret void" [sample.c:105]   --->   Operation 173 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 5.54>
ST_17 : Operation 174 [1/2] (2.77ns)   --->   "%s_load_2 = load i32* %s_addr_6, align 4" [sample.c:102]   --->   Operation 174 'load' 's_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i32 %s_load_2 to i2" [sample.c:102]   --->   Operation 175 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i2 %tmp_26 to i16" [sample.c:102]   --->   Operation 176 'zext' 'tmp_92_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%r_coeffs_addr_1 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_21" [sample.c:102]   --->   Operation 177 'getelementptr' 'r_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (2.77ns)   --->   "store i16 %tmp_92_cast, i16* %r_coeffs_addr_1, align 2" [sample.c:102]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "br label %6" [sample.c:101]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sample.c:82) [6]  (1.35 ns)

 <State 2>: 6.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sample.c:82) [6]  (0 ns)
	'sub' operation ('tmp', sample.c:84) [15]  (1.78 ns)
	'add' operation ('sum', sample.c:84) [16]  (1.79 ns)
	'getelementptr' operation ('u_addr', sample.c:84) [18]  (0 ns)
	'load' operation ('u_load', sample.c:84) on array 'u' [19]  (2.77 ns)

 <State 3>: 4.57ns
The critical path consists of the following:
	'add' operation ('sum6', sample.c:84) [24]  (1.79 ns)
	'getelementptr' operation ('u_addr_2', sample.c:84) [26]  (0 ns)
	'load' operation ('u_load_2', sample.c:84) on array 'u' [27]  (2.77 ns)

 <State 4>: 5.54ns
The critical path consists of the following:
	'load' operation ('u_load_2', sample.c:84) on array 'u' [27]  (2.77 ns)
	'store' operation (sample.c:84) of variable 'tmp_4', sample.c:84 on array 's', sample.c:78 [37]  (2.77 ns)

 <State 5>: 4.57ns
The critical path consists of the following:
	'add' operation ('sum4', sample.c:85) [47]  (1.79 ns)
	'getelementptr' operation ('u_addr_6', sample.c:85) [49]  (0 ns)
	'load' operation ('u_load_6', sample.c:85) on array 'u' [50]  (2.77 ns)

 <State 6>: 5.54ns
The critical path consists of the following:
	'load' operation ('u_load_6', sample.c:85) on array 'u' [50]  (2.77 ns)
	'store' operation (sample.c:85) of variable 'tmp_3', sample.c:85 on array 's', sample.c:78 [60]  (2.77 ns)

 <State 7>: 4.57ns
The critical path consists of the following:
	'add' operation ('sum10', sample.c:86) [70]  (1.79 ns)
	'getelementptr' operation ('u_addr_10', sample.c:86) [72]  (0 ns)
	'load' operation ('u_load_10', sample.c:86) on array 'u' [73]  (2.77 ns)

 <State 8>: 5.54ns
The critical path consists of the following:
	'load' operation ('u_load_10', sample.c:86) on array 'u' [73]  (2.77 ns)
	'store' operation (sample.c:86) of variable 'tmp_s', sample.c:86 on array 's', sample.c:78 [83]  (2.77 ns)

 <State 9>: 4.57ns
The critical path consists of the following:
	'add' operation ('sum13', sample.c:87) [91]  (1.79 ns)
	'getelementptr' operation ('u_addr_13', sample.c:87) [93]  (0 ns)
	'load' operation ('u_load_13', sample.c:87) on array 'u' [94]  (2.77 ns)

 <State 10>: 7.72ns
The critical path consists of the following:
	'load' operation ('u_load_13', sample.c:87) on array 'u' [94]  (2.77 ns)
	'add' operation ('tmp_14', sample.c:87) [100]  (2.18 ns)
	'store' operation (sample.c:87) of variable 'tmp_14', sample.c:87 on array 's', sample.c:78 [104]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sample.c:95) [109]  (0 ns)
	'getelementptr' operation ('s_addr_4', sample.c:95) [116]  (0 ns)
	'load' operation ('s_load', sample.c:95) on array 's', sample.c:78 [117]  (2.77 ns)

 <State 12>: 5.54ns
The critical path consists of the following:
	'load' operation ('s_load', sample.c:95) on array 's', sample.c:78 [117]  (2.77 ns)
	'or' operation ('tmp_18', sample.c:95) [118]  (0 ns)
	'store' operation (sample.c:95) of variable 'tmp_18', sample.c:95 on array 's', sample.c:78 [119]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sample.c:97) [124]  (0 ns)
	'getelementptr' operation ('s_addr_5', sample.c:97) [130]  (0 ns)
	'load' operation ('s_load_1', sample.c:97) on array 's', sample.c:78 [131]  (2.77 ns)

 <State 14>: 5.54ns
The critical path consists of the following:
	'load' operation ('s_load_1', sample.c:97) on array 's', sample.c:78 [131]  (2.77 ns)
	'or' operation ('tmp_20', sample.c:97) [132]  (0 ns)
	'store' operation (sample.c:97) of variable 'tmp_20', sample.c:97 on array 's', sample.c:78 [133]  (2.77 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sample.c:101) [140]  (1.35 ns)

 <State 16>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sample.c:101) [140]  (0 ns)
	'getelementptr' operation ('s_addr_6', sample.c:102) [147]  (0 ns)
	'load' operation ('s_load_2', sample.c:102) on array 's', sample.c:78 [148]  (2.77 ns)

 <State 17>: 5.54ns
The critical path consists of the following:
	'load' operation ('s_load_2', sample.c:102) on array 's', sample.c:78 [148]  (2.77 ns)
	'store' operation (sample.c:102) of variable 'tmp_92_cast', sample.c:102 on array 'r_coeffs' [152]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
