

================================================================
== Vitis HLS Report for 'latnrm_Pipeline_VITIS_LOOP_33_3'
================================================================
* Date:           Mon Jul 28 11:40:23 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        latnrm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.166 us|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       69|       69|  11.454 us|  11.454 us|   69|   69|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_3  |       67|       67|         5|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%right_V_31 = alloca i32 1"   --->   Operation 8 'alloca' 'right_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%left_V_31 = alloca i32 1"   --->   Operation 9 'alloca' 'left_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%right_V = alloca i32 1"   --->   Operation 10 'alloca' 'right_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%right_V_1 = alloca i32 1"   --->   Operation 11 'alloca' 'right_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%right_V_2 = alloca i32 1"   --->   Operation 12 'alloca' 'right_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_V_3 = alloca i32 1"   --->   Operation 13 'alloca' 'right_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_V_4 = alloca i32 1"   --->   Operation 14 'alloca' 'right_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_V_5 = alloca i32 1"   --->   Operation 15 'alloca' 'right_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_V_6 = alloca i32 1"   --->   Operation 16 'alloca' 'right_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_V_7 = alloca i32 1"   --->   Operation 17 'alloca' 'right_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_V_8 = alloca i32 1"   --->   Operation 18 'alloca' 'right_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_V_9 = alloca i32 1"   --->   Operation 19 'alloca' 'right_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_V_10 = alloca i32 1"   --->   Operation 20 'alloca' 'right_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_V_11 = alloca i32 1"   --->   Operation 21 'alloca' 'right_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%right_V_12 = alloca i32 1"   --->   Operation 22 'alloca' 'right_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%right_V_13 = alloca i32 1"   --->   Operation 23 'alloca' 'right_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%right_V_14 = alloca i32 1"   --->   Operation 24 'alloca' 'right_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%right_V_15 = alloca i32 1"   --->   Operation 25 'alloca' 'right_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%right_V_16 = alloca i32 1"   --->   Operation 26 'alloca' 'right_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%right_V_17 = alloca i32 1"   --->   Operation 27 'alloca' 'right_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%right_V_18 = alloca i32 1"   --->   Operation 28 'alloca' 'right_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%right_V_19 = alloca i32 1"   --->   Operation 29 'alloca' 'right_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%right_V_20 = alloca i32 1"   --->   Operation 30 'alloca' 'right_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%right_V_21 = alloca i32 1"   --->   Operation 31 'alloca' 'right_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%right_V_22 = alloca i32 1"   --->   Operation 32 'alloca' 'right_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%right_V_23 = alloca i32 1"   --->   Operation 33 'alloca' 'right_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%right_V_24 = alloca i32 1"   --->   Operation 34 'alloca' 'right_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%right_V_25 = alloca i32 1"   --->   Operation 35 'alloca' 'right_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%right_V_26 = alloca i32 1"   --->   Operation 36 'alloca' 'right_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%right_V_27 = alloca i32 1"   --->   Operation 37 'alloca' 'right_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%right_V_28 = alloca i32 1"   --->   Operation 38 'alloca' 'right_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%right_V_29 = alloca i32 1"   --->   Operation 39 'alloca' 'right_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 40 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_V = alloca i32 1"   --->   Operation 41 'alloca' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%right_V_30 = alloca i32 1"   --->   Operation 42 'alloca' 'right_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv7_i_31_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_31"   --->   Operation 43 'read' 'conv7_i_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv7_i_30_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_30"   --->   Operation 44 'read' 'conv7_i_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv7_i_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_29"   --->   Operation 45 'read' 'conv7_i_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv7_i_28_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_28"   --->   Operation 46 'read' 'conv7_i_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv7_i_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_27"   --->   Operation 47 'read' 'conv7_i_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv7_i_26_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_26"   --->   Operation 48 'read' 'conv7_i_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv7_i_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_25"   --->   Operation 49 'read' 'conv7_i_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv7_i_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_24"   --->   Operation 50 'read' 'conv7_i_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv7_i_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_23"   --->   Operation 51 'read' 'conv7_i_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv7_i_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_22"   --->   Operation 52 'read' 'conv7_i_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv7_i_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_21"   --->   Operation 53 'read' 'conv7_i_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv7_i_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_20"   --->   Operation 54 'read' 'conv7_i_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv7_i_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_19"   --->   Operation 55 'read' 'conv7_i_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv7_i_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_18"   --->   Operation 56 'read' 'conv7_i_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv7_i_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_17"   --->   Operation 57 'read' 'conv7_i_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv7_i_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_16"   --->   Operation 58 'read' 'conv7_i_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv7_i_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_15"   --->   Operation 59 'read' 'conv7_i_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv7_i_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_14"   --->   Operation 60 'read' 'conv7_i_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv7_i_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_13"   --->   Operation 61 'read' 'conv7_i_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv7_i_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_12"   --->   Operation 62 'read' 'conv7_i_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv7_i_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_11"   --->   Operation 63 'read' 'conv7_i_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv7_i_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_10"   --->   Operation 64 'read' 'conv7_i_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv7_i_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_9"   --->   Operation 65 'read' 'conv7_i_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv7_i_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_8"   --->   Operation 66 'read' 'conv7_i_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv7_i_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_7"   --->   Operation 67 'read' 'conv7_i_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv7_i_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_6"   --->   Operation 68 'read' 'conv7_i_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv7_i_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_5"   --->   Operation 69 'read' 'conv7_i_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv7_i_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_4"   --->   Operation 70 'read' 'conv7_i_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv7_i_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_3"   --->   Operation 71 'read' 'conv7_i_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv7_i_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_2"   --->   Operation 72 'read' 'conv7_i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln33_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %sext_ln33"   --->   Operation 73 'read' 'sext_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv7_i_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_1"   --->   Operation 74 'read' 'conv7_i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_156_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_156"   --->   Operation 75 'read' 'r_V_156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_152_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_152"   --->   Operation 76 'read' 'r_V_152_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_147_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_147"   --->   Operation 77 'read' 'r_V_147_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%r_V_142_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_142"   --->   Operation 78 'read' 'r_V_142_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_137_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_137"   --->   Operation 79 'read' 'r_V_137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_132_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_132"   --->   Operation 80 'read' 'r_V_132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%r_V_127_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_127"   --->   Operation 81 'read' 'r_V_127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_122_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_122"   --->   Operation 82 'read' 'r_V_122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_117_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_117"   --->   Operation 83 'read' 'r_V_117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_112_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_112"   --->   Operation 84 'read' 'r_V_112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_107_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_107"   --->   Operation 85 'read' 'r_V_107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_102_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_102"   --->   Operation 86 'read' 'r_V_102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_97_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_97"   --->   Operation 87 'read' 'r_V_97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_92_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_92"   --->   Operation 88 'read' 'r_V_92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_87_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_87"   --->   Operation 89 'read' 'r_V_87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_82_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_82"   --->   Operation 90 'read' 'r_V_82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_77_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_77"   --->   Operation 91 'read' 'r_V_77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_72_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_72"   --->   Operation 92 'read' 'r_V_72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%r_V_67_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_67"   --->   Operation 93 'read' 'r_V_67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%r_V_62_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_62"   --->   Operation 94 'read' 'r_V_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_57_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_57"   --->   Operation 95 'read' 'r_V_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%r_V_52_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_52"   --->   Operation 96 'read' 'r_V_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%r_V_47_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_47"   --->   Operation 97 'read' 'r_V_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_42_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_42"   --->   Operation 98 'read' 'r_V_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_37"   --->   Operation 99 'read' 'r_V_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%r_V_32_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_32"   --->   Operation 100 'read' 'r_V_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_27"   --->   Operation 101 'read' 'r_V_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%r_V_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_22"   --->   Operation 102 'read' 'r_V_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%r_V_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_17"   --->   Operation 103 'read' 'r_V_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_12"   --->   Operation 104 'read' 'r_V_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%r_V_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_7"   --->   Operation 105 'read' 'r_V_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%r_V_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_5"   --->   Operation 106 'read' 'r_V_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%int_state_V_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_1"   --->   Operation 107 'read' 'int_state_V_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%int_state_V_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_2"   --->   Operation 108 'read' 'int_state_V_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%int_state_V_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_3"   --->   Operation 109 'read' 'int_state_V_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%int_state_V_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_4"   --->   Operation 110 'read' 'int_state_V_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%int_state_V_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_5"   --->   Operation 111 'read' 'int_state_V_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%int_state_V_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_6"   --->   Operation 112 'read' 'int_state_V_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%int_state_V_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_7"   --->   Operation 113 'read' 'int_state_V_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%int_state_V_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_8"   --->   Operation 114 'read' 'int_state_V_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%int_state_V_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_9"   --->   Operation 115 'read' 'int_state_V_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%int_state_V_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_10"   --->   Operation 116 'read' 'int_state_V_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%int_state_V_load_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_11"   --->   Operation 117 'read' 'int_state_V_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%int_state_V_load_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_12"   --->   Operation 118 'read' 'int_state_V_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%int_state_V_load_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_13"   --->   Operation 119 'read' 'int_state_V_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%int_state_V_load_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_14"   --->   Operation 120 'read' 'int_state_V_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%int_state_V_load_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_15"   --->   Operation 121 'read' 'int_state_V_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%int_state_V_load_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_16"   --->   Operation 122 'read' 'int_state_V_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%int_state_V_load_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_17"   --->   Operation 123 'read' 'int_state_V_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%int_state_V_load_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_18"   --->   Operation 124 'read' 'int_state_V_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%int_state_V_load_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_19"   --->   Operation 125 'read' 'int_state_V_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%int_state_V_load_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_20"   --->   Operation 126 'read' 'int_state_V_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%int_state_V_load_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_21"   --->   Operation 127 'read' 'int_state_V_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%int_state_V_load_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_22"   --->   Operation 128 'read' 'int_state_V_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%int_state_V_load_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_23"   --->   Operation 129 'read' 'int_state_V_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%int_state_V_load_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_24"   --->   Operation 130 'read' 'int_state_V_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%int_state_V_load_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_25"   --->   Operation 131 'read' 'int_state_V_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%int_state_V_load_26_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_26"   --->   Operation 132 'read' 'int_state_V_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%int_state_V_load_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_27"   --->   Operation 133 'read' 'int_state_V_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%int_state_V_load_28_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_28"   --->   Operation 134 'read' 'int_state_V_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%int_state_V_load_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_29"   --->   Operation 135 'read' 'int_state_V_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%int_state_V_load_30_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_30"   --->   Operation 136 'read' 'int_state_V_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%int_state_V_load_31_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_31"   --->   Operation 137 'read' 'int_state_V_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv7_i_31_cast = sext i32 %conv7_i_31_read"   --->   Operation 138 'sext' 'conv7_i_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv7_i_30_cast = sext i32 %conv7_i_30_read"   --->   Operation 139 'sext' 'conv7_i_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv7_i_29_cast = sext i32 %conv7_i_29_read"   --->   Operation 140 'sext' 'conv7_i_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv7_i_28_cast = sext i32 %conv7_i_28_read"   --->   Operation 141 'sext' 'conv7_i_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv7_i_27_cast = sext i32 %conv7_i_27_read"   --->   Operation 142 'sext' 'conv7_i_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv7_i_26_cast = sext i32 %conv7_i_26_read"   --->   Operation 143 'sext' 'conv7_i_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv7_i_25_cast = sext i32 %conv7_i_25_read"   --->   Operation 144 'sext' 'conv7_i_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv7_i_24_cast = sext i32 %conv7_i_24_read"   --->   Operation 145 'sext' 'conv7_i_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv7_i_23_cast = sext i32 %conv7_i_23_read"   --->   Operation 146 'sext' 'conv7_i_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv7_i_22_cast = sext i32 %conv7_i_22_read"   --->   Operation 147 'sext' 'conv7_i_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv7_i_21_cast = sext i32 %conv7_i_21_read"   --->   Operation 148 'sext' 'conv7_i_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv7_i_20_cast = sext i32 %conv7_i_20_read"   --->   Operation 149 'sext' 'conv7_i_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%conv7_i_19_cast = sext i32 %conv7_i_19_read"   --->   Operation 150 'sext' 'conv7_i_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv7_i_18_cast = sext i32 %conv7_i_18_read"   --->   Operation 151 'sext' 'conv7_i_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%conv7_i_17_cast = sext i32 %conv7_i_17_read"   --->   Operation 152 'sext' 'conv7_i_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv7_i_16_cast = sext i32 %conv7_i_16_read"   --->   Operation 153 'sext' 'conv7_i_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv7_i_15_cast = sext i32 %conv7_i_15_read"   --->   Operation 154 'sext' 'conv7_i_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv7_i_14_cast = sext i32 %conv7_i_14_read"   --->   Operation 155 'sext' 'conv7_i_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv7_i_13_cast = sext i32 %conv7_i_13_read"   --->   Operation 156 'sext' 'conv7_i_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv7_i_12_cast = sext i32 %conv7_i_12_read"   --->   Operation 157 'sext' 'conv7_i_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv7_i_11_cast = sext i32 %conv7_i_11_read"   --->   Operation 158 'sext' 'conv7_i_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv7_i_10_cast = sext i32 %conv7_i_10_read"   --->   Operation 159 'sext' 'conv7_i_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv7_i_9_cast = sext i32 %conv7_i_9_read"   --->   Operation 160 'sext' 'conv7_i_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv7_i_8_cast = sext i32 %conv7_i_8_read"   --->   Operation 161 'sext' 'conv7_i_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv7_i_7_cast = sext i32 %conv7_i_7_read"   --->   Operation 162 'sext' 'conv7_i_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv7_i_6_cast = sext i32 %conv7_i_6_read"   --->   Operation 163 'sext' 'conv7_i_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv7_i_5_cast = sext i32 %conv7_i_5_read"   --->   Operation 164 'sext' 'conv7_i_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv7_i_4_cast = sext i32 %conv7_i_4_read"   --->   Operation 165 'sext' 'conv7_i_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv7_i_3_cast = sext i32 %conv7_i_3_read"   --->   Operation 166 'sext' 'conv7_i_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%conv7_i_2_cast = sext i32 %conv7_i_2_read"   --->   Operation 167 'sext' 'conv7_i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln33_cast = sext i48 %sext_ln33_read"   --->   Operation 168 'sext' 'sext_ln33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%conv7_i_1_cast = sext i32 %conv7_i_1_read"   --->   Operation 169 'sext' 'conv7_i_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%r_V_156_cast = sext i32 %r_V_156_read"   --->   Operation 170 'sext' 'r_V_156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%r_V_152_cast = sext i32 %r_V_152_read"   --->   Operation 171 'sext' 'r_V_152_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%r_V_147_cast = sext i32 %r_V_147_read"   --->   Operation 172 'sext' 'r_V_147_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%r_V_142_cast = sext i32 %r_V_142_read"   --->   Operation 173 'sext' 'r_V_142_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%r_V_137_cast = sext i32 %r_V_137_read"   --->   Operation 174 'sext' 'r_V_137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%r_V_132_cast = sext i32 %r_V_132_read"   --->   Operation 175 'sext' 'r_V_132_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%r_V_127_cast = sext i32 %r_V_127_read"   --->   Operation 176 'sext' 'r_V_127_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%r_V_122_cast = sext i32 %r_V_122_read"   --->   Operation 177 'sext' 'r_V_122_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%r_V_117_cast = sext i32 %r_V_117_read"   --->   Operation 178 'sext' 'r_V_117_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%r_V_112_cast = sext i32 %r_V_112_read"   --->   Operation 179 'sext' 'r_V_112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%r_V_107_cast = sext i32 %r_V_107_read"   --->   Operation 180 'sext' 'r_V_107_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%r_V_102_cast = sext i32 %r_V_102_read"   --->   Operation 181 'sext' 'r_V_102_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%r_V_97_cast = sext i32 %r_V_97_read"   --->   Operation 182 'sext' 'r_V_97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%r_V_92_cast = sext i32 %r_V_92_read"   --->   Operation 183 'sext' 'r_V_92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%r_V_87_cast = sext i32 %r_V_87_read"   --->   Operation 184 'sext' 'r_V_87_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%r_V_82_cast = sext i32 %r_V_82_read"   --->   Operation 185 'sext' 'r_V_82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%r_V_77_cast = sext i32 %r_V_77_read"   --->   Operation 186 'sext' 'r_V_77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%r_V_72_cast = sext i32 %r_V_72_read"   --->   Operation 187 'sext' 'r_V_72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%r_V_67_cast = sext i32 %r_V_67_read"   --->   Operation 188 'sext' 'r_V_67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%r_V_62_cast = sext i32 %r_V_62_read"   --->   Operation 189 'sext' 'r_V_62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%r_V_57_cast = sext i32 %r_V_57_read"   --->   Operation 190 'sext' 'r_V_57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%r_V_52_cast = sext i32 %r_V_52_read"   --->   Operation 191 'sext' 'r_V_52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%r_V_47_cast = sext i32 %r_V_47_read"   --->   Operation 192 'sext' 'r_V_47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%r_V_42_cast = sext i32 %r_V_42_read"   --->   Operation 193 'sext' 'r_V_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%r_V_37_cast = sext i32 %r_V_37_read"   --->   Operation 194 'sext' 'r_V_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%r_V_32_cast = sext i32 %r_V_32_read"   --->   Operation 195 'sext' 'r_V_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%r_V_27_cast = sext i32 %r_V_27_read"   --->   Operation 196 'sext' 'r_V_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%r_V_22_cast = sext i32 %r_V_22_read"   --->   Operation 197 'sext' 'r_V_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%r_V_17_cast = sext i32 %r_V_17_read"   --->   Operation 198 'sext' 'r_V_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%r_V_12_cast = sext i32 %r_V_12_read"   --->   Operation 199 'sext' 'r_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%r_V_7_cast = sext i32 %r_V_7_read"   --->   Operation 200 'sext' 'r_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%r_V_5_cast = sext i32 %r_V_5_read"   --->   Operation 201 'sext' 'r_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outa, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_31_read, i32 %right_V_30"   --->   Operation 204 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 205 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %r_V"   --->   Operation 205 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 206 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 206 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 207 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_30_read, i32 %right_V_29"   --->   Operation 207 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 208 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_29_read, i32 %right_V_28"   --->   Operation 208 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 209 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_28_read, i32 %right_V_27"   --->   Operation 209 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 210 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_27_read, i32 %right_V_26"   --->   Operation 210 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 211 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_26_read, i32 %right_V_25"   --->   Operation 211 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 212 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_25_read, i32 %right_V_24"   --->   Operation 212 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 213 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_24_read, i32 %right_V_23"   --->   Operation 213 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 214 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_23_read, i32 %right_V_22"   --->   Operation 214 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 215 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_22_read, i32 %right_V_21"   --->   Operation 215 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 216 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_21_read, i32 %right_V_20"   --->   Operation 216 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 217 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_20_read, i32 %right_V_19"   --->   Operation 217 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 218 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_19_read, i32 %right_V_18"   --->   Operation 218 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 219 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_18_read, i32 %right_V_17"   --->   Operation 219 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 220 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_17_read, i32 %right_V_16"   --->   Operation 220 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 221 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_16_read, i32 %right_V_15"   --->   Operation 221 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 222 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_15_read, i32 %right_V_14"   --->   Operation 222 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 223 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_14_read, i32 %right_V_13"   --->   Operation 223 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 224 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_13_read, i32 %right_V_12"   --->   Operation 224 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 225 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_12_read, i32 %right_V_11"   --->   Operation 225 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 226 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_11_read, i32 %right_V_10"   --->   Operation 226 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 227 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_10_read, i32 %right_V_9"   --->   Operation 227 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 228 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_9_read, i32 %right_V_8"   --->   Operation 228 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 229 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_8_read, i32 %right_V_7"   --->   Operation 229 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 230 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_7_read, i32 %right_V_6"   --->   Operation 230 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 231 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_6_read, i32 %right_V_5"   --->   Operation 231 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 232 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_5_read, i32 %right_V_4"   --->   Operation 232 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 233 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_4_read, i32 %right_V_3"   --->   Operation 233 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 234 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_3_read, i32 %right_V_2"   --->   Operation 234 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 235 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_2_read, i32 %right_V_1"   --->   Operation 235 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 236 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %int_state_V_load_1_read, i32 %right_V"   --->   Operation 236 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body36"   --->   Operation 237 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 238 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.59ns)   --->   "%icmp_ln33 = icmp_eq  i7 %i_1, i7 64" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 239 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.70ns)   --->   "%add_ln33 = add i7 %i_1, i7 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 240 'add' 'add_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body36.split_ifconv, void %VITIS_LOOP_57_6.exitStub" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 241 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %i_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 242 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln33" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:36]   --->   Operation 243 'getelementptr' 'data_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 244 [2/2] (0.69ns)   --->   "%data_load = load i6 %data_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:36]   --->   Operation 244 'load' 'data_load' <Predicate = (!icmp_ln33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 245 [1/1] (0.38ns)   --->   "%store_ln33 = store i7 %add_ln33, i7 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 245 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 246 [1/2] (0.69ns)   --->   "%data_load = load i6 %data_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:36]   --->   Operation 246 'load' 'data_load' <Predicate = (!icmp_ln33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %data_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:36]   --->   Operation 247 'bitcast' 'bitcast_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 248 [2/2] (1.54ns)   --->   "%d = fpext i32 %bitcast_ln36"   --->   Operation 248 'fpext' 'd' <Predicate = (!icmp_ln33)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 249 [1/2] (1.54ns)   --->   "%d = fpext i32 %bitcast_ln36"   --->   Operation 249 'fpext' 'd' <Predicate = (!icmp_ln33)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 250 'bitcast' 'ireg' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln544 = trunc i64 %ireg"   --->   Operation 251 'trunc' 'trunc_ln544' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%neg_src_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 252 'bitselect' 'neg_src_92' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 253 'partselect' 'exp_tmp' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 254 'zext' 'zext_ln455' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln554 = trunc i64 %ireg"   --->   Operation 255 'trunc' 'trunc_ln554' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_37 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554"   --->   Operation 256 'bitconcatenate' 'p_Result_37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i53 %p_Result_37"   --->   Operation 257 'zext' 'zext_ln558' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.99ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln558"   --->   Operation 258 'sub' 'man_V_1' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.26ns)   --->   "%man_V = select i1 %neg_src_92, i54 %man_V_1, i54 %zext_ln558"   --->   Operation 259 'select' 'man_V' <Predicate = (!icmp_ln33)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (1.05ns)   --->   "%icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0"   --->   Operation 260 'icmp' 'icmp_ln560' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.74ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 261 'sub' 'F2' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.62ns)   --->   "%icmp_ln570 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 262 'icmp' 'icmp_ln570' <Predicate = (!icmp_ln33)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.74ns)   --->   "%add_ln570 = add i12 %F2, i12 4080"   --->   Operation 263 'add' 'add_ln570' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.74ns)   --->   "%sub_ln570 = sub i12 16, i12 %F2"   --->   Operation 264 'sub' 'sub_ln570' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570"   --->   Operation 265 'select' 'sh_amt' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i12 %sh_amt"   --->   Operation 266 'sext' 'sext_ln570' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.62ns)   --->   "%icmp_ln571 = icmp_eq  i12 %F2, i12 16"   --->   Operation 267 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln33)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln572 = trunc i54 %man_V"   --->   Operation 268 'trunc' 'trunc_ln572' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.62ns)   --->   "%icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 269 'icmp' 'icmp_ln574' <Predicate = (!icmp_ln33)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 270 'partselect' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.59ns)   --->   "%icmp_ln592 = icmp_eq  i7 %tmp, i7 0"   --->   Operation 271 'icmp' 'icmp_ln592' <Predicate = (!icmp_ln33)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%zext_ln575 = zext i32 %sext_ln570"   --->   Operation 272 'zext' 'zext_ln575' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%ashr_ln575 = ashr i54 %man_V, i54 %zext_ln575"   --->   Operation 273 'ashr' 'ashr_ln575' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%trunc_ln575 = trunc i54 %ashr_ln575"   --->   Operation 274 'trunc' 'trunc_ln575' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_load, i32 31"   --->   Operation 275 'bitselect' 'tmp_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%select_ln577 = select i1 %tmp_15, i32 4294967295, i32 0"   --->   Operation 276 'select' 'select_ln577' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%shl_ln593 = shl i32 %trunc_ln572, i32 %sext_ln570"   --->   Operation 277 'shl' 'shl_ln593' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 %trunc_ln572, i32 0"   --->   Operation 278 'select' 'select_ln571' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln570)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 279 'xor' 'xor_ln571' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571"   --->   Operation 280 'and' 'and_ln570' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%and_ln574 = and i1 %and_ln570, i1 %icmp_ln574"   --->   Operation 281 'and' 'and_ln574' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574 = select i1 %and_ln574, i32 %trunc_ln575, i32 %select_ln571"   --->   Operation 282 'select' 'select_ln574' <Predicate = (!icmp_ln33)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%xor_ln574 = xor i1 %icmp_ln574, i1 1"   --->   Operation 283 'xor' 'xor_ln574' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%and_ln574_1 = and i1 %and_ln570, i1 %xor_ln574"   --->   Operation 284 'and' 'and_ln574_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln574_1 = select i1 %and_ln574_1, i32 %select_ln577, i32 %select_ln574"   --->   Operation 285 'select' 'select_ln574_1' <Predicate = (!icmp_ln33)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2, i32 4, i32 11"   --->   Operation 286 'partselect' 'tmp_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.58ns)   --->   "%icmp_ln570_1 = icmp_slt  i8 %tmp_17, i8 1"   --->   Operation 287 'icmp' 'icmp_ln570_1' <Predicate = (!icmp_ln33)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%and_ln592 = and i1 %icmp_ln570_1, i1 %icmp_ln592"   --->   Operation 288 'and' 'and_ln592' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_12 = select i1 %and_ln592, i32 %shl_ln593, i32 %select_ln574_1"   --->   Operation 289 'select' 'p_Val2_12' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.73ns)   --->   "%add_ln601 = add i12 %zext_ln455, i12 3074"   --->   Operation 290 'add' 'add_ln601' <Predicate = (!icmp_ln33)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601, i32 4, i32 11"   --->   Operation 291 'partselect' 'tmp_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.58ns)   --->   "%icmp_ln600 = icmp_sgt  i8 %tmp_19, i8 0"   --->   Operation 292 'icmp' 'icmp_ln600' <Predicate = (!icmp_ln33)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.74ns)   --->   "%pos1 = add i12 %F2, i12 16"   --->   Operation 293 'add' 'pos1' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln607 = sext i12 %pos1"   --->   Operation 294 'sext' 'sext_ln607' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.74ns)   --->   "%pos2 = add i12 %F2, i12 17"   --->   Operation 295 'add' 'pos2' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_12, i32 31"   --->   Operation 296 'bitselect' 'p_Result_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.62ns)   --->   "%icmp_ln610 = icmp_slt  i12 %pos1, i12 54"   --->   Operation 297 'icmp' 'icmp_ln610' <Predicate = (!icmp_ln33)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1, i32 11"   --->   Operation 298 'bitselect' 'tmp_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.12ns)   --->   "%Range1_all_ones_1 = xor i1 %tmp_23, i1 1"   --->   Operation 299 'xor' 'Range1_all_ones_1' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.62ns)   --->   "%icmp_ln610_1 = icmp_ult  i12 %pos1, i12 54"   --->   Operation 300 'icmp' 'icmp_ln610_1' <Predicate = (!icmp_ln33)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%lD = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %sext_ln607"   --->   Operation 301 'bitselect' 'lD' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.12ns)   --->   "%Range1_all_ones_2 = and i1 %icmp_ln610_1, i1 %lD"   --->   Operation 302 'and' 'Range1_all_ones_2' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.62ns)   --->   "%icmp_ln620 = icmp_slt  i12 %pos2, i12 54"   --->   Operation 303 'icmp' 'icmp_ln620' <Predicate = (!icmp_ln33)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.62ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %pos2, i12 54"   --->   Operation 304 'icmp' 'icmp_ln620_1' <Predicate = (!icmp_ln33)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln624 = sext i12 %pos2"   --->   Operation 305 'sext' 'sext_ln624' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln624 = zext i32 %sext_ln624"   --->   Operation 306 'zext' 'zext_ln624' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (1.12ns)   --->   "%Range2_V_1 = lshr i54 %man_V, i54 %zext_ln624"   --->   Operation 307 'lshr' 'Range2_V_1' <Predicate = (!icmp_ln33)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V_1 = lshr i54 18014398509481983, i54 %zext_ln624"   --->   Operation 308 'lshr' 'r_V_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp_eq  i54 %Range2_V_1, i54 %r_V_1"   --->   Operation 309 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2, i32 11"   --->   Operation 310 'bitselect' 'tmp_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_1 = xor i1 %tmp_25, i1 1"   --->   Operation 311 'xor' 'Range2_all_ones_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_2 = select i1 %icmp_ln620_1, i1 %Range2_all_ones, i1 %Range2_all_ones_1"   --->   Operation 312 'select' 'Range2_all_ones_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.27ns) (out node of the LUT)   --->   "%Range1_all_ones = and i1 %Range2_all_ones_2, i1 %Range1_all_ones_2"   --->   Operation 313 'and' 'Range1_all_ones' <Predicate = (!icmp_ln33)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.12ns)   --->   "%Range1_all_zeros_1 = xor i1 %Range1_all_ones_2, i1 1"   --->   Operation 314 'xor' 'Range1_all_zeros_1' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.99ns)   --->   "%icmp_ln630 = icmp_eq  i54 %Range2_V_1, i54 0"   --->   Operation 315 'icmp' 'icmp_ln630' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%and_ln630 = and i1 %icmp_ln630, i1 %Range1_all_zeros_1"   --->   Operation 316 'and' 'and_ln630' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.62ns)   --->   "%icmp_ln631 = icmp_eq  i12 %pos2, i12 54"   --->   Operation 317 'icmp' 'icmp_ln631' <Predicate = (!icmp_ln33)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln610)   --->   "%select_ln631 = select i1 %icmp_ln631, i1 %Range1_all_zeros_1, i1 %Range1_all_ones_1"   --->   Operation 318 'select' 'select_ln631' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%select_ln631_1 = select i1 %icmp_ln631, i1 %Range1_all_ones_2, i1 %Range1_all_ones_1"   --->   Operation 319 'select' 'select_ln631_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.12ns)   --->   "%xor_ln610 = xor i1 %icmp_ln610, i1 1"   --->   Operation 320 'xor' 'xor_ln610' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln610 = or i1 %select_ln631, i1 %xor_ln610"   --->   Operation 321 'or' 'or_ln610' <Predicate = (!icmp_ln33)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln628_1)   --->   "%and_ln628 = and i1 %icmp_ln620, i1 %icmp_ln610"   --->   Operation 322 'and' 'and_ln628' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln628_1 = and i1 %and_ln628, i1 %Range1_all_ones_1"   --->   Operation 323 'and' 'and_ln628_1' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %and_ln628_1, i1 %and_ln630, i1 %or_ln610"   --->   Operation 324 'select' 'deleted_zeros' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%or_ln610_1 = or i1 %select_ln631_1, i1 %xor_ln610"   --->   Operation 325 'or' 'or_ln610_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones = select i1 %and_ln628_1, i1 %Range1_all_ones, i1 %or_ln610_1"   --->   Operation 326 'select' 'deleted_ones' <Predicate = (!icmp_ln33)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%or_ln610_2 = or i1 %icmp_ln610, i1 %p_Result_38"   --->   Operation 327 'or' 'or_ln610_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln647 = xor i1 %deleted_zeros, i1 1"   --->   Operation 328 'xor' 'xor_ln647' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln647 = or i1 %p_Result_38, i1 %xor_ln647"   --->   Operation 329 'or' 'or_ln647' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln647_1 = xor i1 %neg_src_92, i1 1"   --->   Operation 330 'xor' 'xor_ln647_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln647, i1 %xor_ln647_1"   --->   Operation 331 'and' 'overflow' <Predicate = (!icmp_ln33)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%and_ln648 = and i1 %p_Result_38, i1 %deleted_ones"   --->   Operation 332 'and' 'and_ln648' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%xor_ln648 = xor i1 %and_ln648, i1 %or_ln610_2"   --->   Operation 333 'xor' 'xor_ln648' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%underflow = and i1 %xor_ln648, i1 %neg_src_92"   --->   Operation 334 'and' 'underflow' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln302 = or i1 %underflow, i1 %overflow"   --->   Operation 335 'or' 'or_ln302' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node left_V)   --->   "%select_ln346 = select i1 %overflow, i32 2147483647, i32 2147483648"   --->   Operation 336 'select' 'select_ln346' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node left_V)   --->   "%xor_ln560 = xor i1 %icmp_ln560, i1 1"   --->   Operation 337 'xor' 'xor_ln560' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node left_V)   --->   "%and_ln302 = and i1 %icmp_ln600, i1 %xor_ln560"   --->   Operation 338 'and' 'and_ln302' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node left_V)   --->   "%and_ln302_1 = and i1 %and_ln302, i1 %or_ln302"   --->   Operation 339 'and' 'and_ln302_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node left_V)   --->   "%select_ln302 = select i1 %and_ln302_1, i32 %select_ln346, i32 %p_Val2_12"   --->   Operation 340 'select' 'select_ln302' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V = select i1 %icmp_ln560, i32 0, i32 %select_ln302"   --->   Operation 341 'select' 'left_V' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 166.>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%bottom_V = load i32 %r_V"   --->   Operation 342 'load' 'bottom_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%right_V_32 = load i32 %right_V_30"   --->   Operation 343 'load' 'right_V_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 344 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%right_V_load_1 = load i32 %right_V"   --->   Operation 345 'load' 'right_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%right_V_1_load_1 = load i32 %right_V_1"   --->   Operation 346 'load' 'right_V_1_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%right_V_2_load_1 = load i32 %right_V_2"   --->   Operation 347 'load' 'right_V_2_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%right_V_3_load_1 = load i32 %right_V_3"   --->   Operation 348 'load' 'right_V_3_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%right_V_4_load_1 = load i32 %right_V_4"   --->   Operation 349 'load' 'right_V_4_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%right_V_5_load_1 = load i32 %right_V_5"   --->   Operation 350 'load' 'right_V_5_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%right_V_6_load_1 = load i32 %right_V_6"   --->   Operation 351 'load' 'right_V_6_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%right_V_7_load_1 = load i32 %right_V_7"   --->   Operation 352 'load' 'right_V_7_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%right_V_8_load_1 = load i32 %right_V_8"   --->   Operation 353 'load' 'right_V_8_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%right_V_9_load_1 = load i32 %right_V_9"   --->   Operation 354 'load' 'right_V_9_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%right_V_10_load_1 = load i32 %right_V_10"   --->   Operation 355 'load' 'right_V_10_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%right_V_11_load_1 = load i32 %right_V_11"   --->   Operation 356 'load' 'right_V_11_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%right_V_12_load_1 = load i32 %right_V_12"   --->   Operation 357 'load' 'right_V_12_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%right_V_13_load_1 = load i32 %right_V_13"   --->   Operation 358 'load' 'right_V_13_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%right_V_14_load_1 = load i32 %right_V_14"   --->   Operation 359 'load' 'right_V_14_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%right_V_15_load_1 = load i32 %right_V_15"   --->   Operation 360 'load' 'right_V_15_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%right_V_16_load_1 = load i32 %right_V_16"   --->   Operation 361 'load' 'right_V_16_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%right_V_17_load_1 = load i32 %right_V_17"   --->   Operation 362 'load' 'right_V_17_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%right_V_18_load_1 = load i32 %right_V_18"   --->   Operation 363 'load' 'right_V_18_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%right_V_19_load_1 = load i32 %right_V_19"   --->   Operation 364 'load' 'right_V_19_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%right_V_20_load_1 = load i32 %right_V_20"   --->   Operation 365 'load' 'right_V_20_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%right_V_21_load_1 = load i32 %right_V_21"   --->   Operation 366 'load' 'right_V_21_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%right_V_22_load_1 = load i32 %right_V_22"   --->   Operation 367 'load' 'right_V_22_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%right_V_23_load_1 = load i32 %right_V_23"   --->   Operation 368 'load' 'right_V_23_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%right_V_24_load_1 = load i32 %right_V_24"   --->   Operation 369 'load' 'right_V_24_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%right_V_25_load_1 = load i32 %right_V_25"   --->   Operation 370 'load' 'right_V_25_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%right_V_26_load_1 = load i32 %right_V_26"   --->   Operation 371 'load' 'right_V_26_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%right_V_27_load_1 = load i32 %right_V_27"   --->   Operation 372 'load' 'right_V_27_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%right_V_28_load_1 = load i32 %right_V_28"   --->   Operation 373 'load' 'right_V_28_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%right_V_29_load_1 = load i32 %right_V_29"   --->   Operation 374 'load' 'right_V_29_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %left_V"   --->   Operation 375 'sext' 'sext_ln1273' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (3.17ns)   --->   "%r_V_218 = mul i64 %sext_ln1273, i64 %r_V_5_cast"   --->   Operation 376 'mul' 'r_V_218' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i32 %right_V_load_1"   --->   Operation 377 'sext' 'sext_ln1273_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (3.17ns)   --->   "%r_V_219 = mul i64 %sext_ln1273_1, i64 %r_V_7_cast"   --->   Operation 378 'mul' 'r_V_219' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (1.14ns)   --->   "%ret_V = sub i64 %r_V_218, i64 %r_V_219"   --->   Operation 379 'sub' 'ret_V' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V, i32 63"   --->   Operation 380 'bitselect' 'p_Result_39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node left_V_32)   --->   "%p_Val2_14 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V, i32 16, i32 47"   --->   Operation 381 'partselect' 'p_Val2_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V, i32 47"   --->   Operation 382 'bitselect' 'p_Result_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V, i32 48, i32 63"   --->   Operation 383 'partselect' 'tmp_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.67ns)   --->   "%icmp_ln878 = icmp_ne  i16 %tmp_s, i16 0"   --->   Operation 384 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%or_ln895 = or i1 %p_Result_40, i1 %icmp_ln878"   --->   Operation 385 'or' 'or_ln895' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln895 = xor i1 %p_Result_39, i1 1"   --->   Operation 386 'xor' 'xor_ln895' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %or_ln895, i1 %xor_ln895"   --->   Operation 387 'and' 'overflow_1' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node left_V_32)   --->   "%xor_ln896 = xor i1 %p_Result_40, i1 1"   --->   Operation 388 'xor' 'xor_ln896' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.67ns)   --->   "%icmp_ln896 = icmp_ne  i16 %tmp_s, i16 65535"   --->   Operation 389 'icmp' 'icmp_ln896' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node left_V_32)   --->   "%or_ln896 = or i1 %icmp_ln896, i1 %xor_ln896"   --->   Operation 390 'or' 'or_ln896' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node left_V_32)   --->   "%underflow_1 = and i1 %or_ln896, i1 %p_Result_39"   --->   Operation 391 'and' 'underflow_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node left_V_32)   --->   "%select_ln346_1 = select i1 %overflow_1, i32 2147483647, i32 2147483648"   --->   Operation 392 'select' 'select_ln346_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node left_V_32)   --->   "%or_ln346 = or i1 %overflow_1, i1 %underflow_1"   --->   Operation 393 'or' 'or_ln346' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_32 = select i1 %or_ln346, i32 %select_ln346_1, i32 %p_Val2_14"   --->   Operation 394 'select' 'left_V_32' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (3.17ns)   --->   "%r_V_220 = mul i64 %sext_ln1273_1, i64 %r_V_5_cast"   --->   Operation 395 'mul' 'r_V_220' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (3.17ns)   --->   "%r_V_221 = mul i64 %sext_ln1273, i64 %r_V_7_cast"   --->   Operation 396 'mul' 'r_V_221' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i64 %r_V_220"   --->   Operation 397 'sext' 'sext_ln813' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i64 %r_V_221"   --->   Operation 398 'sext' 'sext_ln813_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i64 %r_V_220"   --->   Operation 399 'trunc' 'trunc_ln1347' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln1347_1 = trunc i64 %r_V_221"   --->   Operation 400 'trunc' 'trunc_ln1347_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (1.14ns)   --->   "%ret_V_1 = add i65 %sext_ln813_1, i65 %sext_ln813"   --->   Operation 401 'add' 'ret_V_1' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.95ns)   --->   "%add_ln1347_1 = add i48 %trunc_ln1347_1, i48 %trunc_ln1347"   --->   Operation 402 'add' 'add_ln1347_1' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 64"   --->   Operation 403 'bitselect' 'p_Result_41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_32)   --->   "%p_Val2_16 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_1, i32 16, i32 47"   --->   Operation 404 'partselect' 'p_Val2_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_1, i32 47"   --->   Operation 405 'bitselect' 'p_Result_42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_1, i32 48, i32 64"   --->   Operation 406 'partselect' 'tmp_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.68ns)   --->   "%icmp_ln878_1 = icmp_ne  i17 %tmp_7, i17 0"   --->   Operation 407 'icmp' 'icmp_ln878_1' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%or_ln895_1 = or i1 %p_Result_42, i1 %icmp_ln878_1"   --->   Operation 408 'or' 'or_ln895_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%xor_ln895_1 = xor i1 %p_Result_41, i1 1"   --->   Operation 409 'xor' 'xor_ln895_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_2 = and i1 %or_ln895_1, i1 %xor_ln895_1"   --->   Operation 410 'and' 'overflow_2' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_32)   --->   "%xor_ln896_1 = xor i1 %p_Result_42, i1 1"   --->   Operation 411 'xor' 'xor_ln896_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.68ns)   --->   "%icmp_ln896_1 = icmp_ne  i17 %tmp_7, i17 131071"   --->   Operation 412 'icmp' 'icmp_ln896_1' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_32)   --->   "%or_ln896_1 = or i1 %icmp_ln896_1, i1 %xor_ln896_1"   --->   Operation 413 'or' 'or_ln896_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_32)   --->   "%underflow_2 = and i1 %or_ln896_1, i1 %p_Result_41"   --->   Operation 414 'and' 'underflow_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_32)   --->   "%select_ln346_3 = select i1 %overflow_2, i32 2147483647, i32 2147483648"   --->   Operation 415 'select' 'select_ln346_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_32)   --->   "%or_ln346_1 = or i1 %overflow_2, i1 %underflow_2"   --->   Operation 416 'or' 'or_ln346_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_32 = select i1 %or_ln346_1, i32 %select_ln346_3, i32 %p_Val2_16"   --->   Operation 417 'select' 'bottom_V_32' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i32 %left_V_32"   --->   Operation 418 'sext' 'sext_ln1273_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (3.17ns)   --->   "%r_V_222 = mul i64 %sext_ln1273_2, i64 %r_V_7_cast"   --->   Operation 419 'mul' 'r_V_222' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i32 %right_V_1_load_1"   --->   Operation 420 'sext' 'sext_ln1273_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (3.17ns)   --->   "%r_V_223 = mul i64 %sext_ln1273_3, i64 %r_V_12_cast"   --->   Operation 421 'mul' 'r_V_223' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (1.14ns)   --->   "%ret_V_2 = sub i64 %r_V_222, i64 %r_V_223"   --->   Operation 422 'sub' 'ret_V_2' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_2, i32 63"   --->   Operation 423 'bitselect' 'p_Result_43' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node left_V_33)   --->   "%p_Val2_18 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_2, i32 16, i32 47"   --->   Operation 424 'partselect' 'p_Val2_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_2, i32 47"   --->   Operation 425 'bitselect' 'p_Result_44' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_2, i32 48, i32 63"   --->   Operation 426 'partselect' 'tmp_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.67ns)   --->   "%icmp_ln878_2 = icmp_ne  i16 %tmp_8, i16 0"   --->   Operation 427 'icmp' 'icmp_ln878_2' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%or_ln895_2 = or i1 %p_Result_44, i1 %icmp_ln878_2"   --->   Operation 428 'or' 'or_ln895_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln895_2 = xor i1 %p_Result_43, i1 1"   --->   Operation 429 'xor' 'xor_ln895_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_3 = and i1 %or_ln895_2, i1 %xor_ln895_2"   --->   Operation 430 'and' 'overflow_3' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node left_V_33)   --->   "%xor_ln896_2 = xor i1 %p_Result_44, i1 1"   --->   Operation 431 'xor' 'xor_ln896_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.67ns)   --->   "%icmp_ln896_2 = icmp_ne  i16 %tmp_8, i16 65535"   --->   Operation 432 'icmp' 'icmp_ln896_2' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node left_V_33)   --->   "%or_ln896_2 = or i1 %icmp_ln896_2, i1 %xor_ln896_2"   --->   Operation 433 'or' 'or_ln896_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node left_V_33)   --->   "%underflow_3 = and i1 %or_ln896_2, i1 %p_Result_43"   --->   Operation 434 'and' 'underflow_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node left_V_33)   --->   "%select_ln346_5 = select i1 %overflow_3, i32 2147483647, i32 2147483648"   --->   Operation 435 'select' 'select_ln346_5' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node left_V_33)   --->   "%or_ln346_2 = or i1 %overflow_3, i1 %underflow_3"   --->   Operation 436 'or' 'or_ln346_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_33 = select i1 %or_ln346_2, i32 %select_ln346_5, i32 %p_Val2_18"   --->   Operation 437 'select' 'left_V_33' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (3.17ns)   --->   "%r_V_224 = mul i64 %sext_ln1273_3, i64 %r_V_7_cast"   --->   Operation 438 'mul' 'r_V_224' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (3.17ns)   --->   "%r_V_225 = mul i64 %sext_ln1273_2, i64 %r_V_12_cast"   --->   Operation 439 'mul' 'r_V_225' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i64 %r_V_224"   --->   Operation 440 'sext' 'sext_ln813_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i64 %r_V_225"   --->   Operation 441 'sext' 'sext_ln813_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln1347_2 = trunc i64 %r_V_224"   --->   Operation 442 'trunc' 'trunc_ln1347_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln1347_3 = trunc i64 %r_V_225"   --->   Operation 443 'trunc' 'trunc_ln1347_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (1.14ns)   --->   "%ret_V_3 = add i65 %sext_ln813_3, i65 %sext_ln813_2"   --->   Operation 444 'add' 'ret_V_3' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [1/1] (0.95ns)   --->   "%add_ln1347_2 = add i48 %trunc_ln1347_3, i48 %trunc_ln1347_2"   --->   Operation 445 'add' 'add_ln1347_2' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_3, i32 64"   --->   Operation 446 'bitselect' 'p_Result_45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_33)   --->   "%p_Val2_20 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_2, i32 16, i32 47"   --->   Operation 447 'partselect' 'p_Val2_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_2, i32 47"   --->   Operation 448 'bitselect' 'p_Result_46' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_3, i32 48, i32 64"   --->   Operation 449 'partselect' 'tmp_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.68ns)   --->   "%icmp_ln878_3 = icmp_ne  i17 %tmp_9, i17 0"   --->   Operation 450 'icmp' 'icmp_ln878_3' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%or_ln895_3 = or i1 %p_Result_46, i1 %icmp_ln878_3"   --->   Operation 451 'or' 'or_ln895_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln895_3 = xor i1 %p_Result_45, i1 1"   --->   Operation 452 'xor' 'xor_ln895_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_4 = and i1 %or_ln895_3, i1 %xor_ln895_3"   --->   Operation 453 'and' 'overflow_4' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_33)   --->   "%xor_ln896_3 = xor i1 %p_Result_46, i1 1"   --->   Operation 454 'xor' 'xor_ln896_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.68ns)   --->   "%icmp_ln896_3 = icmp_ne  i17 %tmp_9, i17 131071"   --->   Operation 455 'icmp' 'icmp_ln896_3' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_33)   --->   "%or_ln896_3 = or i1 %icmp_ln896_3, i1 %xor_ln896_3"   --->   Operation 456 'or' 'or_ln896_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_33)   --->   "%underflow_4 = and i1 %or_ln896_3, i1 %p_Result_45"   --->   Operation 457 'and' 'underflow_4' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_33)   --->   "%select_ln346_7 = select i1 %overflow_4, i32 2147483647, i32 2147483648"   --->   Operation 458 'select' 'select_ln346_7' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_33)   --->   "%or_ln346_3 = or i1 %overflow_4, i1 %underflow_4"   --->   Operation 459 'or' 'or_ln346_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_33 = select i1 %or_ln346_3, i32 %select_ln346_7, i32 %p_Val2_20"   --->   Operation 460 'select' 'bottom_V_33' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i32 %left_V_33"   --->   Operation 461 'sext' 'sext_ln1273_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (3.17ns)   --->   "%r_V_226 = mul i64 %sext_ln1273_4, i64 %r_V_12_cast"   --->   Operation 462 'mul' 'r_V_226' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i32 %right_V_2_load_1"   --->   Operation 463 'sext' 'sext_ln1273_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (3.17ns)   --->   "%r_V_227 = mul i64 %sext_ln1273_5, i64 %r_V_17_cast"   --->   Operation 464 'mul' 'r_V_227' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (1.14ns)   --->   "%ret_V_4 = sub i64 %r_V_226, i64 %r_V_227"   --->   Operation 465 'sub' 'ret_V_4' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_4, i32 63"   --->   Operation 466 'bitselect' 'p_Result_47' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node left_V_34)   --->   "%p_Val2_22 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_4, i32 16, i32 47"   --->   Operation 467 'partselect' 'p_Val2_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_4, i32 47"   --->   Operation 468 'bitselect' 'p_Result_48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_4, i32 48, i32 63"   --->   Operation 469 'partselect' 'tmp_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.67ns)   --->   "%icmp_ln878_4 = icmp_ne  i16 %tmp_10, i16 0"   --->   Operation 470 'icmp' 'icmp_ln878_4' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%or_ln895_4 = or i1 %p_Result_48, i1 %icmp_ln878_4"   --->   Operation 471 'or' 'or_ln895_4' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%xor_ln895_4 = xor i1 %p_Result_47, i1 1"   --->   Operation 472 'xor' 'xor_ln895_4' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_5 = and i1 %or_ln895_4, i1 %xor_ln895_4"   --->   Operation 473 'and' 'overflow_5' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node left_V_34)   --->   "%xor_ln896_4 = xor i1 %p_Result_48, i1 1"   --->   Operation 474 'xor' 'xor_ln896_4' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (0.67ns)   --->   "%icmp_ln896_4 = icmp_ne  i16 %tmp_10, i16 65535"   --->   Operation 475 'icmp' 'icmp_ln896_4' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node left_V_34)   --->   "%or_ln896_4 = or i1 %icmp_ln896_4, i1 %xor_ln896_4"   --->   Operation 476 'or' 'or_ln896_4' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node left_V_34)   --->   "%underflow_5 = and i1 %or_ln896_4, i1 %p_Result_47"   --->   Operation 477 'and' 'underflow_5' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node left_V_34)   --->   "%select_ln346_9 = select i1 %overflow_5, i32 2147483647, i32 2147483648"   --->   Operation 478 'select' 'select_ln346_9' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node left_V_34)   --->   "%or_ln346_4 = or i1 %overflow_5, i1 %underflow_5"   --->   Operation 479 'or' 'or_ln346_4' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_34 = select i1 %or_ln346_4, i32 %select_ln346_9, i32 %p_Val2_22"   --->   Operation 480 'select' 'left_V_34' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (3.17ns)   --->   "%r_V_228 = mul i64 %sext_ln1273_5, i64 %r_V_12_cast"   --->   Operation 481 'mul' 'r_V_228' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (3.17ns)   --->   "%r_V_229 = mul i64 %sext_ln1273_4, i64 %r_V_17_cast"   --->   Operation 482 'mul' 'r_V_229' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i64 %r_V_228"   --->   Operation 483 'sext' 'sext_ln813_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i64 %r_V_229"   --->   Operation 484 'sext' 'sext_ln813_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln1347_4 = trunc i64 %r_V_228"   --->   Operation 485 'trunc' 'trunc_ln1347_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln1347_5 = trunc i64 %r_V_229"   --->   Operation 486 'trunc' 'trunc_ln1347_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (1.14ns)   --->   "%ret_V_5 = add i65 %sext_ln813_5, i65 %sext_ln813_4"   --->   Operation 487 'add' 'ret_V_5' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.95ns)   --->   "%add_ln1347_3 = add i48 %trunc_ln1347_5, i48 %trunc_ln1347_4"   --->   Operation 488 'add' 'add_ln1347_3' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_5, i32 64"   --->   Operation 489 'bitselect' 'p_Result_49' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_34)   --->   "%p_Val2_24 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_3, i32 16, i32 47"   --->   Operation 490 'partselect' 'p_Val2_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_3, i32 47"   --->   Operation 491 'bitselect' 'p_Result_50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_5, i32 48, i32 64"   --->   Operation 492 'partselect' 'tmp_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.68ns)   --->   "%icmp_ln878_5 = icmp_ne  i17 %tmp_11, i17 0"   --->   Operation 493 'icmp' 'icmp_ln878_5' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%or_ln895_5 = or i1 %p_Result_50, i1 %icmp_ln878_5"   --->   Operation 494 'or' 'or_ln895_5' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%xor_ln895_5 = xor i1 %p_Result_49, i1 1"   --->   Operation 495 'xor' 'xor_ln895_5' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_6 = and i1 %or_ln895_5, i1 %xor_ln895_5"   --->   Operation 496 'and' 'overflow_6' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_34)   --->   "%xor_ln896_5 = xor i1 %p_Result_50, i1 1"   --->   Operation 497 'xor' 'xor_ln896_5' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/1] (0.68ns)   --->   "%icmp_ln896_5 = icmp_ne  i17 %tmp_11, i17 131071"   --->   Operation 498 'icmp' 'icmp_ln896_5' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_34)   --->   "%or_ln896_5 = or i1 %icmp_ln896_5, i1 %xor_ln896_5"   --->   Operation 499 'or' 'or_ln896_5' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_34)   --->   "%underflow_6 = and i1 %or_ln896_5, i1 %p_Result_49"   --->   Operation 500 'and' 'underflow_6' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_34)   --->   "%select_ln346_11 = select i1 %overflow_6, i32 2147483647, i32 2147483648"   --->   Operation 501 'select' 'select_ln346_11' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_34)   --->   "%or_ln346_5 = or i1 %overflow_6, i1 %underflow_6"   --->   Operation 502 'or' 'or_ln346_5' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_34 = select i1 %or_ln346_5, i32 %select_ln346_11, i32 %p_Val2_24"   --->   Operation 503 'select' 'bottom_V_34' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i32 %left_V_34"   --->   Operation 504 'sext' 'sext_ln1273_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (3.17ns)   --->   "%r_V_230 = mul i64 %sext_ln1273_6, i64 %r_V_17_cast"   --->   Operation 505 'mul' 'r_V_230' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i32 %right_V_3_load_1"   --->   Operation 506 'sext' 'sext_ln1273_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (3.17ns)   --->   "%r_V_231 = mul i64 %sext_ln1273_7, i64 %r_V_22_cast"   --->   Operation 507 'mul' 'r_V_231' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [1/1] (1.14ns)   --->   "%ret_V_6 = sub i64 %r_V_230, i64 %r_V_231"   --->   Operation 508 'sub' 'ret_V_6' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_6, i32 63"   --->   Operation 509 'bitselect' 'p_Result_51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node left_V_35)   --->   "%p_Val2_26 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_6, i32 16, i32 47"   --->   Operation 510 'partselect' 'p_Val2_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_6, i32 47"   --->   Operation 511 'bitselect' 'p_Result_52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_6, i32 48, i32 63"   --->   Operation 512 'partselect' 'tmp_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.67ns)   --->   "%icmp_ln878_6 = icmp_ne  i16 %tmp_12, i16 0"   --->   Operation 513 'icmp' 'icmp_ln878_6' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%or_ln895_6 = or i1 %p_Result_52, i1 %icmp_ln878_6"   --->   Operation 514 'or' 'or_ln895_6' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%xor_ln895_6 = xor i1 %p_Result_51, i1 1"   --->   Operation 515 'xor' 'xor_ln895_6' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_7 = and i1 %or_ln895_6, i1 %xor_ln895_6"   --->   Operation 516 'and' 'overflow_7' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node left_V_35)   --->   "%xor_ln896_6 = xor i1 %p_Result_52, i1 1"   --->   Operation 517 'xor' 'xor_ln896_6' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.67ns)   --->   "%icmp_ln896_6 = icmp_ne  i16 %tmp_12, i16 65535"   --->   Operation 518 'icmp' 'icmp_ln896_6' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node left_V_35)   --->   "%or_ln896_6 = or i1 %icmp_ln896_6, i1 %xor_ln896_6"   --->   Operation 519 'or' 'or_ln896_6' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node left_V_35)   --->   "%underflow_7 = and i1 %or_ln896_6, i1 %p_Result_51"   --->   Operation 520 'and' 'underflow_7' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node left_V_35)   --->   "%select_ln346_13 = select i1 %overflow_7, i32 2147483647, i32 2147483648"   --->   Operation 521 'select' 'select_ln346_13' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node left_V_35)   --->   "%or_ln346_6 = or i1 %overflow_7, i1 %underflow_7"   --->   Operation 522 'or' 'or_ln346_6' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_35 = select i1 %or_ln346_6, i32 %select_ln346_13, i32 %p_Val2_26"   --->   Operation 523 'select' 'left_V_35' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (3.17ns)   --->   "%r_V_232 = mul i64 %sext_ln1273_7, i64 %r_V_17_cast"   --->   Operation 524 'mul' 'r_V_232' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 525 [1/1] (3.17ns)   --->   "%r_V_233 = mul i64 %sext_ln1273_6, i64 %r_V_22_cast"   --->   Operation 525 'mul' 'r_V_233' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i64 %r_V_232"   --->   Operation 526 'sext' 'sext_ln813_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i64 %r_V_233"   --->   Operation 527 'sext' 'sext_ln813_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln1347_6 = trunc i64 %r_V_232"   --->   Operation 528 'trunc' 'trunc_ln1347_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln1347_7 = trunc i64 %r_V_233"   --->   Operation 529 'trunc' 'trunc_ln1347_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (1.14ns)   --->   "%ret_V_7 = add i65 %sext_ln813_7, i65 %sext_ln813_6"   --->   Operation 530 'add' 'ret_V_7' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/1] (0.95ns)   --->   "%add_ln1347_4 = add i48 %trunc_ln1347_7, i48 %trunc_ln1347_6"   --->   Operation 531 'add' 'add_ln1347_4' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_7, i32 64"   --->   Operation 532 'bitselect' 'p_Result_53' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_35)   --->   "%p_Val2_28 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_4, i32 16, i32 47"   --->   Operation 533 'partselect' 'p_Val2_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_4, i32 47"   --->   Operation 534 'bitselect' 'p_Result_54' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_7, i32 48, i32 64"   --->   Operation 535 'partselect' 'tmp_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.68ns)   --->   "%icmp_ln878_7 = icmp_ne  i17 %tmp_13, i17 0"   --->   Operation 536 'icmp' 'icmp_ln878_7' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%or_ln895_7 = or i1 %p_Result_54, i1 %icmp_ln878_7"   --->   Operation 537 'or' 'or_ln895_7' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%xor_ln895_7 = xor i1 %p_Result_53, i1 1"   --->   Operation 538 'xor' 'xor_ln895_7' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 539 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_8 = and i1 %or_ln895_7, i1 %xor_ln895_7"   --->   Operation 539 'and' 'overflow_8' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_35)   --->   "%xor_ln896_7 = xor i1 %p_Result_54, i1 1"   --->   Operation 540 'xor' 'xor_ln896_7' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 541 [1/1] (0.68ns)   --->   "%icmp_ln896_7 = icmp_ne  i17 %tmp_13, i17 131071"   --->   Operation 541 'icmp' 'icmp_ln896_7' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_35)   --->   "%or_ln896_7 = or i1 %icmp_ln896_7, i1 %xor_ln896_7"   --->   Operation 542 'or' 'or_ln896_7' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_35)   --->   "%underflow_8 = and i1 %or_ln896_7, i1 %p_Result_53"   --->   Operation 543 'and' 'underflow_8' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_35)   --->   "%select_ln346_15 = select i1 %overflow_8, i32 2147483647, i32 2147483648"   --->   Operation 544 'select' 'select_ln346_15' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_35)   --->   "%or_ln346_7 = or i1 %overflow_8, i1 %underflow_8"   --->   Operation 545 'or' 'or_ln346_7' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 546 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_35 = select i1 %or_ln346_7, i32 %select_ln346_15, i32 %p_Val2_28"   --->   Operation 546 'select' 'bottom_V_35' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i32 %left_V_35"   --->   Operation 547 'sext' 'sext_ln1273_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (3.17ns)   --->   "%r_V_234 = mul i64 %sext_ln1273_8, i64 %r_V_22_cast"   --->   Operation 548 'mul' 'r_V_234' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i32 %right_V_4_load_1"   --->   Operation 549 'sext' 'sext_ln1273_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (3.17ns)   --->   "%r_V_235 = mul i64 %sext_ln1273_9, i64 %r_V_27_cast"   --->   Operation 550 'mul' 'r_V_235' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/1] (1.14ns)   --->   "%ret_V_8 = sub i64 %r_V_234, i64 %r_V_235"   --->   Operation 551 'sub' 'ret_V_8' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_8, i32 63"   --->   Operation 552 'bitselect' 'p_Result_55' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node left_V_36)   --->   "%p_Val2_30 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_8, i32 16, i32 47"   --->   Operation 553 'partselect' 'p_Val2_30' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_8, i32 47"   --->   Operation 554 'bitselect' 'p_Result_56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_8, i32 48, i32 63"   --->   Operation 555 'partselect' 'tmp_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (0.67ns)   --->   "%icmp_ln878_8 = icmp_ne  i16 %tmp_14, i16 0"   --->   Operation 556 'icmp' 'icmp_ln878_8' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%or_ln895_8 = or i1 %p_Result_56, i1 %icmp_ln878_8"   --->   Operation 557 'or' 'or_ln895_8' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%xor_ln895_8 = xor i1 %p_Result_55, i1 1"   --->   Operation 558 'xor' 'xor_ln895_8' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_9 = and i1 %or_ln895_8, i1 %xor_ln895_8"   --->   Operation 559 'and' 'overflow_9' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node left_V_36)   --->   "%xor_ln896_8 = xor i1 %p_Result_56, i1 1"   --->   Operation 560 'xor' 'xor_ln896_8' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/1] (0.67ns)   --->   "%icmp_ln896_8 = icmp_ne  i16 %tmp_14, i16 65535"   --->   Operation 561 'icmp' 'icmp_ln896_8' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node left_V_36)   --->   "%or_ln896_8 = or i1 %icmp_ln896_8, i1 %xor_ln896_8"   --->   Operation 562 'or' 'or_ln896_8' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node left_V_36)   --->   "%underflow_9 = and i1 %or_ln896_8, i1 %p_Result_55"   --->   Operation 563 'and' 'underflow_9' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node left_V_36)   --->   "%select_ln346_17 = select i1 %overflow_9, i32 2147483647, i32 2147483648"   --->   Operation 564 'select' 'select_ln346_17' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node left_V_36)   --->   "%or_ln346_8 = or i1 %overflow_9, i1 %underflow_9"   --->   Operation 565 'or' 'or_ln346_8' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 566 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_36 = select i1 %or_ln346_8, i32 %select_ln346_17, i32 %p_Val2_30"   --->   Operation 566 'select' 'left_V_36' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (3.17ns)   --->   "%r_V_236 = mul i64 %sext_ln1273_9, i64 %r_V_22_cast"   --->   Operation 567 'mul' 'r_V_236' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (3.17ns)   --->   "%r_V_237 = mul i64 %sext_ln1273_8, i64 %r_V_27_cast"   --->   Operation 568 'mul' 'r_V_237' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i64 %r_V_236"   --->   Operation 569 'sext' 'sext_ln813_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i64 %r_V_237"   --->   Operation 570 'sext' 'sext_ln813_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln1347_8 = trunc i64 %r_V_236"   --->   Operation 571 'trunc' 'trunc_ln1347_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln1347_9 = trunc i64 %r_V_237"   --->   Operation 572 'trunc' 'trunc_ln1347_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 573 [1/1] (1.14ns)   --->   "%ret_V_9 = add i65 %sext_ln813_9, i65 %sext_ln813_8"   --->   Operation 573 'add' 'ret_V_9' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 574 [1/1] (0.95ns)   --->   "%add_ln1347_5 = add i48 %trunc_ln1347_9, i48 %trunc_ln1347_8"   --->   Operation 574 'add' 'add_ln1347_5' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%p_Result_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_9, i32 64"   --->   Operation 575 'bitselect' 'p_Result_57' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_36)   --->   "%p_Val2_32 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_5, i32 16, i32 47"   --->   Operation 576 'partselect' 'p_Val2_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_5, i32 47"   --->   Operation 577 'bitselect' 'p_Result_58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_9, i32 48, i32 64"   --->   Operation 578 'partselect' 'tmp_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (0.68ns)   --->   "%icmp_ln878_9 = icmp_ne  i17 %tmp_16, i17 0"   --->   Operation 579 'icmp' 'icmp_ln878_9' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node overflow_10)   --->   "%or_ln895_9 = or i1 %p_Result_58, i1 %icmp_ln878_9"   --->   Operation 580 'or' 'or_ln895_9' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node overflow_10)   --->   "%xor_ln895_9 = xor i1 %p_Result_57, i1 1"   --->   Operation 581 'xor' 'xor_ln895_9' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_10 = and i1 %or_ln895_9, i1 %xor_ln895_9"   --->   Operation 582 'and' 'overflow_10' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_36)   --->   "%xor_ln896_9 = xor i1 %p_Result_58, i1 1"   --->   Operation 583 'xor' 'xor_ln896_9' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.68ns)   --->   "%icmp_ln896_9 = icmp_ne  i17 %tmp_16, i17 131071"   --->   Operation 584 'icmp' 'icmp_ln896_9' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_36)   --->   "%or_ln896_9 = or i1 %icmp_ln896_9, i1 %xor_ln896_9"   --->   Operation 585 'or' 'or_ln896_9' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_36)   --->   "%underflow_10 = and i1 %or_ln896_9, i1 %p_Result_57"   --->   Operation 586 'and' 'underflow_10' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_36)   --->   "%select_ln346_19 = select i1 %overflow_10, i32 2147483647, i32 2147483648"   --->   Operation 587 'select' 'select_ln346_19' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_36)   --->   "%or_ln346_9 = or i1 %overflow_10, i1 %underflow_10"   --->   Operation 588 'or' 'or_ln346_9' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 589 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_36 = select i1 %or_ln346_9, i32 %select_ln346_19, i32 %p_Val2_32"   --->   Operation 589 'select' 'bottom_V_36' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i32 %left_V_36"   --->   Operation 590 'sext' 'sext_ln1273_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (3.17ns)   --->   "%r_V_238 = mul i64 %sext_ln1273_10, i64 %r_V_27_cast"   --->   Operation 591 'mul' 'r_V_238' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i32 %right_V_5_load_1"   --->   Operation 592 'sext' 'sext_ln1273_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (3.17ns)   --->   "%r_V_239 = mul i64 %sext_ln1273_11, i64 %r_V_32_cast"   --->   Operation 593 'mul' 'r_V_239' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (1.14ns)   --->   "%ret_V_10 = sub i64 %r_V_238, i64 %r_V_239"   --->   Operation 594 'sub' 'ret_V_10' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%p_Result_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_10, i32 63"   --->   Operation 595 'bitselect' 'p_Result_59' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node left_V_37)   --->   "%p_Val2_34 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_10, i32 16, i32 47"   --->   Operation 596 'partselect' 'p_Val2_34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_10, i32 47"   --->   Operation 597 'bitselect' 'p_Result_60' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_10, i32 48, i32 63"   --->   Operation 598 'partselect' 'tmp_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 599 [1/1] (0.67ns)   --->   "%icmp_ln878_10 = icmp_ne  i16 %tmp_18, i16 0"   --->   Operation 599 'icmp' 'icmp_ln878_10' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%or_ln895_10 = or i1 %p_Result_60, i1 %icmp_ln878_10"   --->   Operation 600 'or' 'or_ln895_10' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%xor_ln895_10 = xor i1 %p_Result_59, i1 1"   --->   Operation 601 'xor' 'xor_ln895_10' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_11 = and i1 %or_ln895_10, i1 %xor_ln895_10"   --->   Operation 602 'and' 'overflow_11' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node left_V_37)   --->   "%xor_ln896_10 = xor i1 %p_Result_60, i1 1"   --->   Operation 603 'xor' 'xor_ln896_10' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/1] (0.67ns)   --->   "%icmp_ln896_10 = icmp_ne  i16 %tmp_18, i16 65535"   --->   Operation 604 'icmp' 'icmp_ln896_10' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node left_V_37)   --->   "%or_ln896_10 = or i1 %icmp_ln896_10, i1 %xor_ln896_10"   --->   Operation 605 'or' 'or_ln896_10' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node left_V_37)   --->   "%underflow_11 = and i1 %or_ln896_10, i1 %p_Result_59"   --->   Operation 606 'and' 'underflow_11' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node left_V_37)   --->   "%select_ln346_21 = select i1 %overflow_11, i32 2147483647, i32 2147483648"   --->   Operation 607 'select' 'select_ln346_21' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node left_V_37)   --->   "%or_ln346_10 = or i1 %overflow_11, i1 %underflow_11"   --->   Operation 608 'or' 'or_ln346_10' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_37 = select i1 %or_ln346_10, i32 %select_ln346_21, i32 %p_Val2_34"   --->   Operation 609 'select' 'left_V_37' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 610 [1/1] (3.17ns)   --->   "%r_V_240 = mul i64 %sext_ln1273_11, i64 %r_V_27_cast"   --->   Operation 610 'mul' 'r_V_240' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 611 [1/1] (3.17ns)   --->   "%r_V_241 = mul i64 %sext_ln1273_10, i64 %r_V_32_cast"   --->   Operation 611 'mul' 'r_V_241' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i64 %r_V_240"   --->   Operation 612 'sext' 'sext_ln813_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i64 %r_V_241"   --->   Operation 613 'sext' 'sext_ln813_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln1347_10 = trunc i64 %r_V_240"   --->   Operation 614 'trunc' 'trunc_ln1347_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln1347_11 = trunc i64 %r_V_241"   --->   Operation 615 'trunc' 'trunc_ln1347_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (1.14ns)   --->   "%ret_V_11 = add i65 %sext_ln813_11, i65 %sext_ln813_10"   --->   Operation 616 'add' 'ret_V_11' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 617 [1/1] (0.95ns)   --->   "%add_ln1347_6 = add i48 %trunc_ln1347_11, i48 %trunc_ln1347_10"   --->   Operation 617 'add' 'add_ln1347_6' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 64"   --->   Operation 618 'bitselect' 'p_Result_61' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_37)   --->   "%p_Val2_36 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_6, i32 16, i32 47"   --->   Operation 619 'partselect' 'p_Val2_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_6, i32 47"   --->   Operation 620 'bitselect' 'p_Result_62' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_11, i32 48, i32 64"   --->   Operation 621 'partselect' 'tmp_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.68ns)   --->   "%icmp_ln878_11 = icmp_ne  i17 %tmp_20, i17 0"   --->   Operation 622 'icmp' 'icmp_ln878_11' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node overflow_12)   --->   "%or_ln895_11 = or i1 %p_Result_62, i1 %icmp_ln878_11"   --->   Operation 623 'or' 'or_ln895_11' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node overflow_12)   --->   "%xor_ln895_11 = xor i1 %p_Result_61, i1 1"   --->   Operation 624 'xor' 'xor_ln895_11' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 625 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_12 = and i1 %or_ln895_11, i1 %xor_ln895_11"   --->   Operation 625 'and' 'overflow_12' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_37)   --->   "%xor_ln896_11 = xor i1 %p_Result_62, i1 1"   --->   Operation 626 'xor' 'xor_ln896_11' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 627 [1/1] (0.68ns)   --->   "%icmp_ln896_11 = icmp_ne  i17 %tmp_20, i17 131071"   --->   Operation 627 'icmp' 'icmp_ln896_11' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_37)   --->   "%or_ln896_11 = or i1 %icmp_ln896_11, i1 %xor_ln896_11"   --->   Operation 628 'or' 'or_ln896_11' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_37)   --->   "%underflow_12 = and i1 %or_ln896_11, i1 %p_Result_61"   --->   Operation 629 'and' 'underflow_12' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_37)   --->   "%select_ln346_23 = select i1 %overflow_12, i32 2147483647, i32 2147483648"   --->   Operation 630 'select' 'select_ln346_23' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_37)   --->   "%or_ln346_11 = or i1 %overflow_12, i1 %underflow_12"   --->   Operation 631 'or' 'or_ln346_11' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 632 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_37 = select i1 %or_ln346_11, i32 %select_ln346_23, i32 %p_Val2_36"   --->   Operation 632 'select' 'bottom_V_37' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i32 %left_V_37"   --->   Operation 633 'sext' 'sext_ln1273_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 634 [1/1] (3.17ns)   --->   "%r_V_242 = mul i64 %sext_ln1273_12, i64 %r_V_32_cast"   --->   Operation 634 'mul' 'r_V_242' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i32 %right_V_6_load_1"   --->   Operation 635 'sext' 'sext_ln1273_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (3.17ns)   --->   "%r_V_243 = mul i64 %sext_ln1273_13, i64 %r_V_37_cast"   --->   Operation 636 'mul' 'r_V_243' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (1.14ns)   --->   "%ret_V_12 = sub i64 %r_V_242, i64 %r_V_243"   --->   Operation 637 'sub' 'ret_V_12' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 638 [1/1] (0.00ns)   --->   "%p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_12, i32 63"   --->   Operation 638 'bitselect' 'p_Result_63' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node left_V_38)   --->   "%p_Val2_38 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_12, i32 16, i32 47"   --->   Operation 639 'partselect' 'p_Val2_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_12, i32 47"   --->   Operation 640 'bitselect' 'p_Result_64' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_12, i32 48, i32 63"   --->   Operation 641 'partselect' 'tmp_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.67ns)   --->   "%icmp_ln878_12 = icmp_ne  i16 %tmp_21, i16 0"   --->   Operation 642 'icmp' 'icmp_ln878_12' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%or_ln895_12 = or i1 %p_Result_64, i1 %icmp_ln878_12"   --->   Operation 643 'or' 'or_ln895_12' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%xor_ln895_12 = xor i1 %p_Result_63, i1 1"   --->   Operation 644 'xor' 'xor_ln895_12' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 645 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_13 = and i1 %or_ln895_12, i1 %xor_ln895_12"   --->   Operation 645 'and' 'overflow_13' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node left_V_38)   --->   "%xor_ln896_12 = xor i1 %p_Result_64, i1 1"   --->   Operation 646 'xor' 'xor_ln896_12' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 647 [1/1] (0.67ns)   --->   "%icmp_ln896_12 = icmp_ne  i16 %tmp_21, i16 65535"   --->   Operation 647 'icmp' 'icmp_ln896_12' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node left_V_38)   --->   "%or_ln896_12 = or i1 %icmp_ln896_12, i1 %xor_ln896_12"   --->   Operation 648 'or' 'or_ln896_12' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node left_V_38)   --->   "%underflow_13 = and i1 %or_ln896_12, i1 %p_Result_63"   --->   Operation 649 'and' 'underflow_13' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node left_V_38)   --->   "%select_ln346_25 = select i1 %overflow_13, i32 2147483647, i32 2147483648"   --->   Operation 650 'select' 'select_ln346_25' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node left_V_38)   --->   "%or_ln346_12 = or i1 %overflow_13, i1 %underflow_13"   --->   Operation 651 'or' 'or_ln346_12' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 652 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_38 = select i1 %or_ln346_12, i32 %select_ln346_25, i32 %p_Val2_38"   --->   Operation 652 'select' 'left_V_38' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 653 [1/1] (3.17ns)   --->   "%r_V_244 = mul i64 %sext_ln1273_13, i64 %r_V_32_cast"   --->   Operation 653 'mul' 'r_V_244' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 654 [1/1] (3.17ns)   --->   "%r_V_245 = mul i64 %sext_ln1273_12, i64 %r_V_37_cast"   --->   Operation 654 'mul' 'r_V_245' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i64 %r_V_244"   --->   Operation 655 'sext' 'sext_ln813_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i64 %r_V_245"   --->   Operation 656 'sext' 'sext_ln813_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln1347_12 = trunc i64 %r_V_244"   --->   Operation 657 'trunc' 'trunc_ln1347_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln1347_13 = trunc i64 %r_V_245"   --->   Operation 658 'trunc' 'trunc_ln1347_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 659 [1/1] (1.14ns)   --->   "%ret_V_13 = add i65 %sext_ln813_13, i65 %sext_ln813_12"   --->   Operation 659 'add' 'ret_V_13' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 660 [1/1] (0.95ns)   --->   "%add_ln1347_7 = add i48 %trunc_ln1347_13, i48 %trunc_ln1347_12"   --->   Operation 660 'add' 'add_ln1347_7' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_13, i32 64"   --->   Operation 661 'bitselect' 'p_Result_65' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_38)   --->   "%p_Val2_40 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_7, i32 16, i32 47"   --->   Operation 662 'partselect' 'p_Val2_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "%p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_7, i32 47"   --->   Operation 663 'bitselect' 'p_Result_66' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_13, i32 48, i32 64"   --->   Operation 664 'partselect' 'tmp_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 665 [1/1] (0.68ns)   --->   "%icmp_ln878_13 = icmp_ne  i17 %tmp_22, i17 0"   --->   Operation 665 'icmp' 'icmp_ln878_13' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node overflow_14)   --->   "%or_ln895_13 = or i1 %p_Result_66, i1 %icmp_ln878_13"   --->   Operation 666 'or' 'or_ln895_13' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node overflow_14)   --->   "%xor_ln895_13 = xor i1 %p_Result_65, i1 1"   --->   Operation 667 'xor' 'xor_ln895_13' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 668 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_14 = and i1 %or_ln895_13, i1 %xor_ln895_13"   --->   Operation 668 'and' 'overflow_14' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_38)   --->   "%xor_ln896_13 = xor i1 %p_Result_66, i1 1"   --->   Operation 669 'xor' 'xor_ln896_13' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 670 [1/1] (0.68ns)   --->   "%icmp_ln896_13 = icmp_ne  i17 %tmp_22, i17 131071"   --->   Operation 670 'icmp' 'icmp_ln896_13' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_38)   --->   "%or_ln896_13 = or i1 %icmp_ln896_13, i1 %xor_ln896_13"   --->   Operation 671 'or' 'or_ln896_13' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_38)   --->   "%underflow_14 = and i1 %or_ln896_13, i1 %p_Result_65"   --->   Operation 672 'and' 'underflow_14' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_38)   --->   "%select_ln346_27 = select i1 %overflow_14, i32 2147483647, i32 2147483648"   --->   Operation 673 'select' 'select_ln346_27' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_38)   --->   "%or_ln346_13 = or i1 %overflow_14, i1 %underflow_14"   --->   Operation 674 'or' 'or_ln346_13' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 675 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_38 = select i1 %or_ln346_13, i32 %select_ln346_27, i32 %p_Val2_40"   --->   Operation 675 'select' 'bottom_V_38' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i32 %left_V_38"   --->   Operation 676 'sext' 'sext_ln1273_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 677 [1/1] (3.17ns)   --->   "%r_V_246 = mul i64 %sext_ln1273_14, i64 %r_V_37_cast"   --->   Operation 677 'mul' 'r_V_246' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i32 %right_V_7_load_1"   --->   Operation 678 'sext' 'sext_ln1273_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (3.17ns)   --->   "%r_V_247 = mul i64 %sext_ln1273_15, i64 %r_V_42_cast"   --->   Operation 679 'mul' 'r_V_247' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 680 [1/1] (1.14ns)   --->   "%ret_V_14 = sub i64 %r_V_246, i64 %r_V_247"   --->   Operation 680 'sub' 'ret_V_14' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_14, i32 63"   --->   Operation 681 'bitselect' 'p_Result_67' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node left_V_39)   --->   "%p_Val2_42 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_14, i32 16, i32 47"   --->   Operation 682 'partselect' 'p_Val2_42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_14, i32 47"   --->   Operation 683 'bitselect' 'p_Result_68' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_14, i32 48, i32 63"   --->   Operation 684 'partselect' 'tmp_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (0.67ns)   --->   "%icmp_ln878_14 = icmp_ne  i16 %tmp_24, i16 0"   --->   Operation 685 'icmp' 'icmp_ln878_14' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node overflow_15)   --->   "%or_ln895_14 = or i1 %p_Result_68, i1 %icmp_ln878_14"   --->   Operation 686 'or' 'or_ln895_14' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node overflow_15)   --->   "%xor_ln895_14 = xor i1 %p_Result_67, i1 1"   --->   Operation 687 'xor' 'xor_ln895_14' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 688 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_15 = and i1 %or_ln895_14, i1 %xor_ln895_14"   --->   Operation 688 'and' 'overflow_15' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node left_V_39)   --->   "%xor_ln896_14 = xor i1 %p_Result_68, i1 1"   --->   Operation 689 'xor' 'xor_ln896_14' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 690 [1/1] (0.67ns)   --->   "%icmp_ln896_14 = icmp_ne  i16 %tmp_24, i16 65535"   --->   Operation 690 'icmp' 'icmp_ln896_14' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node left_V_39)   --->   "%or_ln896_14 = or i1 %icmp_ln896_14, i1 %xor_ln896_14"   --->   Operation 691 'or' 'or_ln896_14' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node left_V_39)   --->   "%underflow_15 = and i1 %or_ln896_14, i1 %p_Result_67"   --->   Operation 692 'and' 'underflow_15' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node left_V_39)   --->   "%select_ln346_29 = select i1 %overflow_15, i32 2147483647, i32 2147483648"   --->   Operation 693 'select' 'select_ln346_29' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node left_V_39)   --->   "%or_ln346_14 = or i1 %overflow_15, i1 %underflow_15"   --->   Operation 694 'or' 'or_ln346_14' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 695 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_39 = select i1 %or_ln346_14, i32 %select_ln346_29, i32 %p_Val2_42"   --->   Operation 695 'select' 'left_V_39' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 696 [1/1] (3.17ns)   --->   "%r_V_248 = mul i64 %sext_ln1273_15, i64 %r_V_37_cast"   --->   Operation 696 'mul' 'r_V_248' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 697 [1/1] (3.17ns)   --->   "%r_V_249 = mul i64 %sext_ln1273_14, i64 %r_V_42_cast"   --->   Operation 697 'mul' 'r_V_249' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i64 %r_V_248"   --->   Operation 698 'sext' 'sext_ln813_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i64 %r_V_249"   --->   Operation 699 'sext' 'sext_ln813_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln1347_14 = trunc i64 %r_V_248"   --->   Operation 700 'trunc' 'trunc_ln1347_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln1347_15 = trunc i64 %r_V_249"   --->   Operation 701 'trunc' 'trunc_ln1347_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 702 [1/1] (1.14ns)   --->   "%ret_V_15 = add i65 %sext_ln813_15, i65 %sext_ln813_14"   --->   Operation 702 'add' 'ret_V_15' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 703 [1/1] (0.95ns)   --->   "%add_ln1347_8 = add i48 %trunc_ln1347_15, i48 %trunc_ln1347_14"   --->   Operation 703 'add' 'add_ln1347_8' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_15, i32 64"   --->   Operation 704 'bitselect' 'p_Result_69' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_39)   --->   "%p_Val2_44 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_8, i32 16, i32 47"   --->   Operation 705 'partselect' 'p_Val2_44' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_8, i32 47"   --->   Operation 706 'bitselect' 'p_Result_70' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_15, i32 48, i32 64"   --->   Operation 707 'partselect' 'tmp_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (0.68ns)   --->   "%icmp_ln878_15 = icmp_ne  i17 %tmp_26, i17 0"   --->   Operation 708 'icmp' 'icmp_ln878_15' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%or_ln895_15 = or i1 %p_Result_70, i1 %icmp_ln878_15"   --->   Operation 709 'or' 'or_ln895_15' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%xor_ln895_15 = xor i1 %p_Result_69, i1 1"   --->   Operation 710 'xor' 'xor_ln895_15' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_16 = and i1 %or_ln895_15, i1 %xor_ln895_15"   --->   Operation 711 'and' 'overflow_16' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_39)   --->   "%xor_ln896_15 = xor i1 %p_Result_70, i1 1"   --->   Operation 712 'xor' 'xor_ln896_15' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 713 [1/1] (0.68ns)   --->   "%icmp_ln896_15 = icmp_ne  i17 %tmp_26, i17 131071"   --->   Operation 713 'icmp' 'icmp_ln896_15' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_39)   --->   "%or_ln896_15 = or i1 %icmp_ln896_15, i1 %xor_ln896_15"   --->   Operation 714 'or' 'or_ln896_15' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_39)   --->   "%underflow_16 = and i1 %or_ln896_15, i1 %p_Result_69"   --->   Operation 715 'and' 'underflow_16' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_39)   --->   "%select_ln346_31 = select i1 %overflow_16, i32 2147483647, i32 2147483648"   --->   Operation 716 'select' 'select_ln346_31' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_39)   --->   "%or_ln346_15 = or i1 %overflow_16, i1 %underflow_16"   --->   Operation 717 'or' 'or_ln346_15' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 718 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_39 = select i1 %or_ln346_15, i32 %select_ln346_31, i32 %p_Val2_44"   --->   Operation 718 'select' 'bottom_V_39' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i32 %left_V_39"   --->   Operation 719 'sext' 'sext_ln1273_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 720 [1/1] (3.17ns)   --->   "%r_V_250 = mul i64 %sext_ln1273_16, i64 %r_V_42_cast"   --->   Operation 720 'mul' 'r_V_250' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i32 %right_V_8_load_1"   --->   Operation 721 'sext' 'sext_ln1273_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (3.17ns)   --->   "%r_V_251 = mul i64 %sext_ln1273_17, i64 %r_V_47_cast"   --->   Operation 722 'mul' 'r_V_251' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 723 [1/1] (1.14ns)   --->   "%ret_V_16 = sub i64 %r_V_250, i64 %r_V_251"   --->   Operation 723 'sub' 'ret_V_16' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 724 [1/1] (0.00ns)   --->   "%p_Result_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_16, i32 63"   --->   Operation 724 'bitselect' 'p_Result_71' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node left_V_40)   --->   "%p_Val2_46 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_16, i32 16, i32 47"   --->   Operation 725 'partselect' 'p_Val2_46' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_16, i32 47"   --->   Operation 726 'bitselect' 'p_Result_72' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_16, i32 48, i32 63"   --->   Operation 727 'partselect' 'tmp_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 728 [1/1] (0.67ns)   --->   "%icmp_ln878_16 = icmp_ne  i16 %tmp_27, i16 0"   --->   Operation 728 'icmp' 'icmp_ln878_16' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%or_ln895_16 = or i1 %p_Result_72, i1 %icmp_ln878_16"   --->   Operation 729 'or' 'or_ln895_16' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%xor_ln895_16 = xor i1 %p_Result_71, i1 1"   --->   Operation 730 'xor' 'xor_ln895_16' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 731 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_17 = and i1 %or_ln895_16, i1 %xor_ln895_16"   --->   Operation 731 'and' 'overflow_17' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node left_V_40)   --->   "%xor_ln896_16 = xor i1 %p_Result_72, i1 1"   --->   Operation 732 'xor' 'xor_ln896_16' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 733 [1/1] (0.67ns)   --->   "%icmp_ln896_16 = icmp_ne  i16 %tmp_27, i16 65535"   --->   Operation 733 'icmp' 'icmp_ln896_16' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node left_V_40)   --->   "%or_ln896_16 = or i1 %icmp_ln896_16, i1 %xor_ln896_16"   --->   Operation 734 'or' 'or_ln896_16' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node left_V_40)   --->   "%underflow_17 = and i1 %or_ln896_16, i1 %p_Result_71"   --->   Operation 735 'and' 'underflow_17' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node left_V_40)   --->   "%select_ln346_33 = select i1 %overflow_17, i32 2147483647, i32 2147483648"   --->   Operation 736 'select' 'select_ln346_33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node left_V_40)   --->   "%or_ln346_16 = or i1 %overflow_17, i1 %underflow_17"   --->   Operation 737 'or' 'or_ln346_16' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 738 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_40 = select i1 %or_ln346_16, i32 %select_ln346_33, i32 %p_Val2_46"   --->   Operation 738 'select' 'left_V_40' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (3.17ns)   --->   "%r_V_252 = mul i64 %sext_ln1273_17, i64 %r_V_42_cast"   --->   Operation 739 'mul' 'r_V_252' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 740 [1/1] (3.17ns)   --->   "%r_V_253 = mul i64 %sext_ln1273_16, i64 %r_V_47_cast"   --->   Operation 740 'mul' 'r_V_253' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i64 %r_V_252"   --->   Operation 741 'sext' 'sext_ln813_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i64 %r_V_253"   --->   Operation 742 'sext' 'sext_ln813_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln1347_16 = trunc i64 %r_V_252"   --->   Operation 743 'trunc' 'trunc_ln1347_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln1347_17 = trunc i64 %r_V_253"   --->   Operation 744 'trunc' 'trunc_ln1347_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 745 [1/1] (1.14ns)   --->   "%ret_V_17 = add i65 %sext_ln813_17, i65 %sext_ln813_16"   --->   Operation 745 'add' 'ret_V_17' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 746 [1/1] (0.95ns)   --->   "%add_ln1347_9 = add i48 %trunc_ln1347_17, i48 %trunc_ln1347_16"   --->   Operation 746 'add' 'add_ln1347_9' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_17, i32 64"   --->   Operation 747 'bitselect' 'p_Result_73' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_40)   --->   "%p_Val2_48 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_9, i32 16, i32 47"   --->   Operation 748 'partselect' 'p_Val2_48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_9, i32 47"   --->   Operation 749 'bitselect' 'p_Result_74' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_17, i32 48, i32 64"   --->   Operation 750 'partselect' 'tmp_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 751 [1/1] (0.68ns)   --->   "%icmp_ln878_17 = icmp_ne  i17 %tmp_28, i17 0"   --->   Operation 751 'icmp' 'icmp_ln878_17' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node overflow_18)   --->   "%or_ln895_17 = or i1 %p_Result_74, i1 %icmp_ln878_17"   --->   Operation 752 'or' 'or_ln895_17' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node overflow_18)   --->   "%xor_ln895_17 = xor i1 %p_Result_73, i1 1"   --->   Operation 753 'xor' 'xor_ln895_17' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 754 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_18 = and i1 %or_ln895_17, i1 %xor_ln895_17"   --->   Operation 754 'and' 'overflow_18' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_40)   --->   "%xor_ln896_17 = xor i1 %p_Result_74, i1 1"   --->   Operation 755 'xor' 'xor_ln896_17' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 756 [1/1] (0.68ns)   --->   "%icmp_ln896_17 = icmp_ne  i17 %tmp_28, i17 131071"   --->   Operation 756 'icmp' 'icmp_ln896_17' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_40)   --->   "%or_ln896_17 = or i1 %icmp_ln896_17, i1 %xor_ln896_17"   --->   Operation 757 'or' 'or_ln896_17' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_40)   --->   "%underflow_18 = and i1 %or_ln896_17, i1 %p_Result_73"   --->   Operation 758 'and' 'underflow_18' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_40)   --->   "%select_ln346_35 = select i1 %overflow_18, i32 2147483647, i32 2147483648"   --->   Operation 759 'select' 'select_ln346_35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_40)   --->   "%or_ln346_17 = or i1 %overflow_18, i1 %underflow_18"   --->   Operation 760 'or' 'or_ln346_17' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_40 = select i1 %or_ln346_17, i32 %select_ln346_35, i32 %p_Val2_48"   --->   Operation 761 'select' 'bottom_V_40' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i32 %left_V_40"   --->   Operation 762 'sext' 'sext_ln1273_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 763 [1/1] (3.17ns)   --->   "%r_V_254 = mul i64 %sext_ln1273_18, i64 %r_V_47_cast"   --->   Operation 763 'mul' 'r_V_254' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i32 %right_V_9_load_1"   --->   Operation 764 'sext' 'sext_ln1273_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 765 [1/1] (3.17ns)   --->   "%r_V_255 = mul i64 %sext_ln1273_19, i64 %r_V_52_cast"   --->   Operation 765 'mul' 'r_V_255' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 766 [1/1] (1.14ns)   --->   "%ret_V_18 = sub i64 %r_V_254, i64 %r_V_255"   --->   Operation 766 'sub' 'ret_V_18' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "%p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_18, i32 63"   --->   Operation 767 'bitselect' 'p_Result_75' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node left_V_41)   --->   "%p_Val2_50 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_18, i32 16, i32 47"   --->   Operation 768 'partselect' 'p_Val2_50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 769 [1/1] (0.00ns)   --->   "%p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_18, i32 47"   --->   Operation 769 'bitselect' 'p_Result_76' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_18, i32 48, i32 63"   --->   Operation 770 'partselect' 'tmp_29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 771 [1/1] (0.67ns)   --->   "%icmp_ln878_18 = icmp_ne  i16 %tmp_29, i16 0"   --->   Operation 771 'icmp' 'icmp_ln878_18' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%or_ln895_18 = or i1 %p_Result_76, i1 %icmp_ln878_18"   --->   Operation 772 'or' 'or_ln895_18' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%xor_ln895_18 = xor i1 %p_Result_75, i1 1"   --->   Operation 773 'xor' 'xor_ln895_18' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 774 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_19 = and i1 %or_ln895_18, i1 %xor_ln895_18"   --->   Operation 774 'and' 'overflow_19' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node left_V_41)   --->   "%xor_ln896_18 = xor i1 %p_Result_76, i1 1"   --->   Operation 775 'xor' 'xor_ln896_18' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 776 [1/1] (0.67ns)   --->   "%icmp_ln896_18 = icmp_ne  i16 %tmp_29, i16 65535"   --->   Operation 776 'icmp' 'icmp_ln896_18' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node left_V_41)   --->   "%or_ln896_18 = or i1 %icmp_ln896_18, i1 %xor_ln896_18"   --->   Operation 777 'or' 'or_ln896_18' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node left_V_41)   --->   "%underflow_19 = and i1 %or_ln896_18, i1 %p_Result_75"   --->   Operation 778 'and' 'underflow_19' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node left_V_41)   --->   "%select_ln346_37 = select i1 %overflow_19, i32 2147483647, i32 2147483648"   --->   Operation 779 'select' 'select_ln346_37' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node left_V_41)   --->   "%or_ln346_18 = or i1 %overflow_19, i1 %underflow_19"   --->   Operation 780 'or' 'or_ln346_18' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 781 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_41 = select i1 %or_ln346_18, i32 %select_ln346_37, i32 %p_Val2_50"   --->   Operation 781 'select' 'left_V_41' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 782 [1/1] (3.17ns)   --->   "%r_V_256 = mul i64 %sext_ln1273_19, i64 %r_V_47_cast"   --->   Operation 782 'mul' 'r_V_256' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 783 [1/1] (3.17ns)   --->   "%r_V_257 = mul i64 %sext_ln1273_18, i64 %r_V_52_cast"   --->   Operation 783 'mul' 'r_V_257' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i64 %r_V_256"   --->   Operation 784 'sext' 'sext_ln813_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i64 %r_V_257"   --->   Operation 785 'sext' 'sext_ln813_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln1347_18 = trunc i64 %r_V_256"   --->   Operation 786 'trunc' 'trunc_ln1347_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln1347_19 = trunc i64 %r_V_257"   --->   Operation 787 'trunc' 'trunc_ln1347_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 788 [1/1] (1.14ns)   --->   "%ret_V_19 = add i65 %sext_ln813_19, i65 %sext_ln813_18"   --->   Operation 788 'add' 'ret_V_19' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 789 [1/1] (0.95ns)   --->   "%add_ln1347_10 = add i48 %trunc_ln1347_19, i48 %trunc_ln1347_18"   --->   Operation 789 'add' 'add_ln1347_10' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_19, i32 64"   --->   Operation 790 'bitselect' 'p_Result_77' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_41)   --->   "%p_Val2_52 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_10, i32 16, i32 47"   --->   Operation 791 'partselect' 'p_Val2_52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%p_Result_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_10, i32 47"   --->   Operation 792 'bitselect' 'p_Result_78' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_19, i32 48, i32 64"   --->   Operation 793 'partselect' 'tmp_30' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (0.68ns)   --->   "%icmp_ln878_19 = icmp_ne  i17 %tmp_30, i17 0"   --->   Operation 794 'icmp' 'icmp_ln878_19' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node overflow_20)   --->   "%or_ln895_19 = or i1 %p_Result_78, i1 %icmp_ln878_19"   --->   Operation 795 'or' 'or_ln895_19' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node overflow_20)   --->   "%xor_ln895_19 = xor i1 %p_Result_77, i1 1"   --->   Operation 796 'xor' 'xor_ln895_19' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 797 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_20 = and i1 %or_ln895_19, i1 %xor_ln895_19"   --->   Operation 797 'and' 'overflow_20' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_41)   --->   "%xor_ln896_19 = xor i1 %p_Result_78, i1 1"   --->   Operation 798 'xor' 'xor_ln896_19' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 799 [1/1] (0.68ns)   --->   "%icmp_ln896_19 = icmp_ne  i17 %tmp_30, i17 131071"   --->   Operation 799 'icmp' 'icmp_ln896_19' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_41)   --->   "%or_ln896_19 = or i1 %icmp_ln896_19, i1 %xor_ln896_19"   --->   Operation 800 'or' 'or_ln896_19' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_41)   --->   "%underflow_20 = and i1 %or_ln896_19, i1 %p_Result_77"   --->   Operation 801 'and' 'underflow_20' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_41)   --->   "%select_ln346_39 = select i1 %overflow_20, i32 2147483647, i32 2147483648"   --->   Operation 802 'select' 'select_ln346_39' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_41)   --->   "%or_ln346_19 = or i1 %overflow_20, i1 %underflow_20"   --->   Operation 803 'or' 'or_ln346_19' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 804 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_41 = select i1 %or_ln346_19, i32 %select_ln346_39, i32 %p_Val2_52"   --->   Operation 804 'select' 'bottom_V_41' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i32 %left_V_41"   --->   Operation 805 'sext' 'sext_ln1273_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 806 [1/1] (3.17ns)   --->   "%r_V_258 = mul i64 %sext_ln1273_20, i64 %r_V_52_cast"   --->   Operation 806 'mul' 'r_V_258' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i32 %right_V_10_load_1"   --->   Operation 807 'sext' 'sext_ln1273_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 808 [1/1] (3.17ns)   --->   "%r_V_259 = mul i64 %sext_ln1273_21, i64 %r_V_57_cast"   --->   Operation 808 'mul' 'r_V_259' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 809 [1/1] (1.14ns)   --->   "%ret_V_20 = sub i64 %r_V_258, i64 %r_V_259"   --->   Operation 809 'sub' 'ret_V_20' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.00ns)   --->   "%p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_20, i32 63"   --->   Operation 810 'bitselect' 'p_Result_79' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node left_V_42)   --->   "%p_Val2_54 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_20, i32 16, i32 47"   --->   Operation 811 'partselect' 'p_Val2_54' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 812 [1/1] (0.00ns)   --->   "%p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_20, i32 47"   --->   Operation 812 'bitselect' 'p_Result_80' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_20, i32 48, i32 63"   --->   Operation 813 'partselect' 'tmp_31' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 814 [1/1] (0.67ns)   --->   "%icmp_ln878_20 = icmp_ne  i16 %tmp_31, i16 0"   --->   Operation 814 'icmp' 'icmp_ln878_20' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%or_ln895_20 = or i1 %p_Result_80, i1 %icmp_ln878_20"   --->   Operation 815 'or' 'or_ln895_20' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%xor_ln895_20 = xor i1 %p_Result_79, i1 1"   --->   Operation 816 'xor' 'xor_ln895_20' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 817 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_21 = and i1 %or_ln895_20, i1 %xor_ln895_20"   --->   Operation 817 'and' 'overflow_21' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node left_V_42)   --->   "%xor_ln896_20 = xor i1 %p_Result_80, i1 1"   --->   Operation 818 'xor' 'xor_ln896_20' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 819 [1/1] (0.67ns)   --->   "%icmp_ln896_20 = icmp_ne  i16 %tmp_31, i16 65535"   --->   Operation 819 'icmp' 'icmp_ln896_20' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node left_V_42)   --->   "%or_ln896_20 = or i1 %icmp_ln896_20, i1 %xor_ln896_20"   --->   Operation 820 'or' 'or_ln896_20' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node left_V_42)   --->   "%underflow_21 = and i1 %or_ln896_20, i1 %p_Result_79"   --->   Operation 821 'and' 'underflow_21' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node left_V_42)   --->   "%select_ln346_41 = select i1 %overflow_21, i32 2147483647, i32 2147483648"   --->   Operation 822 'select' 'select_ln346_41' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node left_V_42)   --->   "%or_ln346_20 = or i1 %overflow_21, i1 %underflow_21"   --->   Operation 823 'or' 'or_ln346_20' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 824 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_42 = select i1 %or_ln346_20, i32 %select_ln346_41, i32 %p_Val2_54"   --->   Operation 824 'select' 'left_V_42' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 825 [1/1] (3.17ns)   --->   "%r_V_260 = mul i64 %sext_ln1273_21, i64 %r_V_52_cast"   --->   Operation 825 'mul' 'r_V_260' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 826 [1/1] (3.17ns)   --->   "%r_V_261 = mul i64 %sext_ln1273_20, i64 %r_V_57_cast"   --->   Operation 826 'mul' 'r_V_261' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i64 %r_V_260"   --->   Operation 827 'sext' 'sext_ln813_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i64 %r_V_261"   --->   Operation 828 'sext' 'sext_ln813_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln1347_20 = trunc i64 %r_V_260"   --->   Operation 829 'trunc' 'trunc_ln1347_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln1347_21 = trunc i64 %r_V_261"   --->   Operation 830 'trunc' 'trunc_ln1347_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (1.14ns)   --->   "%ret_V_21 = add i65 %sext_ln813_21, i65 %sext_ln813_20"   --->   Operation 831 'add' 'ret_V_21' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 832 [1/1] (0.95ns)   --->   "%add_ln1347_11 = add i48 %trunc_ln1347_21, i48 %trunc_ln1347_20"   --->   Operation 832 'add' 'add_ln1347_11' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 833 [1/1] (0.00ns)   --->   "%p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_21, i32 64"   --->   Operation 833 'bitselect' 'p_Result_81' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_42)   --->   "%p_Val2_56 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_11, i32 16, i32 47"   --->   Operation 834 'partselect' 'p_Val2_56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 835 [1/1] (0.00ns)   --->   "%p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_11, i32 47"   --->   Operation 835 'bitselect' 'p_Result_82' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_21, i32 48, i32 64"   --->   Operation 836 'partselect' 'tmp_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.68ns)   --->   "%icmp_ln878_21 = icmp_ne  i17 %tmp_32, i17 0"   --->   Operation 837 'icmp' 'icmp_ln878_21' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node overflow_22)   --->   "%or_ln895_21 = or i1 %p_Result_82, i1 %icmp_ln878_21"   --->   Operation 838 'or' 'or_ln895_21' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node overflow_22)   --->   "%xor_ln895_21 = xor i1 %p_Result_81, i1 1"   --->   Operation 839 'xor' 'xor_ln895_21' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 840 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_22 = and i1 %or_ln895_21, i1 %xor_ln895_21"   --->   Operation 840 'and' 'overflow_22' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_42)   --->   "%xor_ln896_21 = xor i1 %p_Result_82, i1 1"   --->   Operation 841 'xor' 'xor_ln896_21' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 842 [1/1] (0.68ns)   --->   "%icmp_ln896_21 = icmp_ne  i17 %tmp_32, i17 131071"   --->   Operation 842 'icmp' 'icmp_ln896_21' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_42)   --->   "%or_ln896_21 = or i1 %icmp_ln896_21, i1 %xor_ln896_21"   --->   Operation 843 'or' 'or_ln896_21' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_42)   --->   "%underflow_22 = and i1 %or_ln896_21, i1 %p_Result_81"   --->   Operation 844 'and' 'underflow_22' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_42)   --->   "%select_ln346_43 = select i1 %overflow_22, i32 2147483647, i32 2147483648"   --->   Operation 845 'select' 'select_ln346_43' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_42)   --->   "%or_ln346_21 = or i1 %overflow_22, i1 %underflow_22"   --->   Operation 846 'or' 'or_ln346_21' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 847 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_42 = select i1 %or_ln346_21, i32 %select_ln346_43, i32 %p_Val2_56"   --->   Operation 847 'select' 'bottom_V_42' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i32 %left_V_42"   --->   Operation 848 'sext' 'sext_ln1273_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 849 [1/1] (3.17ns)   --->   "%r_V_262 = mul i64 %sext_ln1273_22, i64 %r_V_57_cast"   --->   Operation 849 'mul' 'r_V_262' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i32 %right_V_11_load_1"   --->   Operation 850 'sext' 'sext_ln1273_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 851 [1/1] (3.17ns)   --->   "%r_V_263 = mul i64 %sext_ln1273_23, i64 %r_V_62_cast"   --->   Operation 851 'mul' 'r_V_263' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 852 [1/1] (1.14ns)   --->   "%ret_V_22 = sub i64 %r_V_262, i64 %r_V_263"   --->   Operation 852 'sub' 'ret_V_22' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 853 [1/1] (0.00ns)   --->   "%p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_22, i32 63"   --->   Operation 853 'bitselect' 'p_Result_83' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node left_V_43)   --->   "%p_Val2_58 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_22, i32 16, i32 47"   --->   Operation 854 'partselect' 'p_Val2_58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 855 [1/1] (0.00ns)   --->   "%p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_22, i32 47"   --->   Operation 855 'bitselect' 'p_Result_84' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_22, i32 48, i32 63"   --->   Operation 856 'partselect' 'tmp_33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 857 [1/1] (0.67ns)   --->   "%icmp_ln878_22 = icmp_ne  i16 %tmp_33, i16 0"   --->   Operation 857 'icmp' 'icmp_ln878_22' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%or_ln895_22 = or i1 %p_Result_84, i1 %icmp_ln878_22"   --->   Operation 858 'or' 'or_ln895_22' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%xor_ln895_22 = xor i1 %p_Result_83, i1 1"   --->   Operation 859 'xor' 'xor_ln895_22' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 860 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_23 = and i1 %or_ln895_22, i1 %xor_ln895_22"   --->   Operation 860 'and' 'overflow_23' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node left_V_43)   --->   "%xor_ln896_22 = xor i1 %p_Result_84, i1 1"   --->   Operation 861 'xor' 'xor_ln896_22' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 862 [1/1] (0.67ns)   --->   "%icmp_ln896_22 = icmp_ne  i16 %tmp_33, i16 65535"   --->   Operation 862 'icmp' 'icmp_ln896_22' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node left_V_43)   --->   "%or_ln896_22 = or i1 %icmp_ln896_22, i1 %xor_ln896_22"   --->   Operation 863 'or' 'or_ln896_22' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node left_V_43)   --->   "%underflow_23 = and i1 %or_ln896_22, i1 %p_Result_83"   --->   Operation 864 'and' 'underflow_23' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node left_V_43)   --->   "%select_ln346_45 = select i1 %overflow_23, i32 2147483647, i32 2147483648"   --->   Operation 865 'select' 'select_ln346_45' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node left_V_43)   --->   "%or_ln346_22 = or i1 %overflow_23, i1 %underflow_23"   --->   Operation 866 'or' 'or_ln346_22' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 867 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_43 = select i1 %or_ln346_22, i32 %select_ln346_45, i32 %p_Val2_58"   --->   Operation 867 'select' 'left_V_43' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 868 [1/1] (3.17ns)   --->   "%r_V_264 = mul i64 %sext_ln1273_23, i64 %r_V_57_cast"   --->   Operation 868 'mul' 'r_V_264' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 869 [1/1] (3.17ns)   --->   "%r_V_265 = mul i64 %sext_ln1273_22, i64 %r_V_62_cast"   --->   Operation 869 'mul' 'r_V_265' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i64 %r_V_264"   --->   Operation 870 'sext' 'sext_ln813_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i64 %r_V_265"   --->   Operation 871 'sext' 'sext_ln813_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln1347_22 = trunc i64 %r_V_264"   --->   Operation 872 'trunc' 'trunc_ln1347_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln1347_23 = trunc i64 %r_V_265"   --->   Operation 873 'trunc' 'trunc_ln1347_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 874 [1/1] (1.14ns)   --->   "%ret_V_23 = add i65 %sext_ln813_23, i65 %sext_ln813_22"   --->   Operation 874 'add' 'ret_V_23' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 875 [1/1] (0.95ns)   --->   "%add_ln1347_12 = add i48 %trunc_ln1347_23, i48 %trunc_ln1347_22"   --->   Operation 875 'add' 'add_ln1347_12' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 876 [1/1] (0.00ns)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_23, i32 64"   --->   Operation 876 'bitselect' 'p_Result_85' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_43)   --->   "%p_Val2_60 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_12, i32 16, i32 47"   --->   Operation 877 'partselect' 'p_Val2_60' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "%p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_12, i32 47"   --->   Operation 878 'bitselect' 'p_Result_86' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_23, i32 48, i32 64"   --->   Operation 879 'partselect' 'tmp_34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 880 [1/1] (0.68ns)   --->   "%icmp_ln878_23 = icmp_ne  i17 %tmp_34, i17 0"   --->   Operation 880 'icmp' 'icmp_ln878_23' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%or_ln895_23 = or i1 %p_Result_86, i1 %icmp_ln878_23"   --->   Operation 881 'or' 'or_ln895_23' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%xor_ln895_23 = xor i1 %p_Result_85, i1 1"   --->   Operation 882 'xor' 'xor_ln895_23' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 883 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_24 = and i1 %or_ln895_23, i1 %xor_ln895_23"   --->   Operation 883 'and' 'overflow_24' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_43)   --->   "%xor_ln896_23 = xor i1 %p_Result_86, i1 1"   --->   Operation 884 'xor' 'xor_ln896_23' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 885 [1/1] (0.68ns)   --->   "%icmp_ln896_23 = icmp_ne  i17 %tmp_34, i17 131071"   --->   Operation 885 'icmp' 'icmp_ln896_23' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_43)   --->   "%or_ln896_23 = or i1 %icmp_ln896_23, i1 %xor_ln896_23"   --->   Operation 886 'or' 'or_ln896_23' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_43)   --->   "%underflow_24 = and i1 %or_ln896_23, i1 %p_Result_85"   --->   Operation 887 'and' 'underflow_24' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_43)   --->   "%select_ln346_47 = select i1 %overflow_24, i32 2147483647, i32 2147483648"   --->   Operation 888 'select' 'select_ln346_47' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_43)   --->   "%or_ln346_23 = or i1 %overflow_24, i1 %underflow_24"   --->   Operation 889 'or' 'or_ln346_23' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 890 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_43 = select i1 %or_ln346_23, i32 %select_ln346_47, i32 %p_Val2_60"   --->   Operation 890 'select' 'bottom_V_43' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i32 %left_V_43"   --->   Operation 891 'sext' 'sext_ln1273_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 892 [1/1] (3.17ns)   --->   "%r_V_266 = mul i64 %sext_ln1273_24, i64 %r_V_62_cast"   --->   Operation 892 'mul' 'r_V_266' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i32 %right_V_12_load_1"   --->   Operation 893 'sext' 'sext_ln1273_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 894 [1/1] (3.17ns)   --->   "%r_V_267 = mul i64 %sext_ln1273_25, i64 %r_V_67_cast"   --->   Operation 894 'mul' 'r_V_267' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 895 [1/1] (1.14ns)   --->   "%ret_V_24 = sub i64 %r_V_266, i64 %r_V_267"   --->   Operation 895 'sub' 'ret_V_24' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 896 [1/1] (0.00ns)   --->   "%p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_24, i32 63"   --->   Operation 896 'bitselect' 'p_Result_87' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node left_V_44)   --->   "%p_Val2_62 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_24, i32 16, i32 47"   --->   Operation 897 'partselect' 'p_Val2_62' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 898 [1/1] (0.00ns)   --->   "%p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_24, i32 47"   --->   Operation 898 'bitselect' 'p_Result_88' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_24, i32 48, i32 63"   --->   Operation 899 'partselect' 'tmp_35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (0.67ns)   --->   "%icmp_ln878_24 = icmp_ne  i16 %tmp_35, i16 0"   --->   Operation 900 'icmp' 'icmp_ln878_24' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%or_ln895_24 = or i1 %p_Result_88, i1 %icmp_ln878_24"   --->   Operation 901 'or' 'or_ln895_24' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%xor_ln895_24 = xor i1 %p_Result_87, i1 1"   --->   Operation 902 'xor' 'xor_ln895_24' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_25 = and i1 %or_ln895_24, i1 %xor_ln895_24"   --->   Operation 903 'and' 'overflow_25' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node left_V_44)   --->   "%xor_ln896_24 = xor i1 %p_Result_88, i1 1"   --->   Operation 904 'xor' 'xor_ln896_24' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 905 [1/1] (0.67ns)   --->   "%icmp_ln896_24 = icmp_ne  i16 %tmp_35, i16 65535"   --->   Operation 905 'icmp' 'icmp_ln896_24' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node left_V_44)   --->   "%or_ln896_24 = or i1 %icmp_ln896_24, i1 %xor_ln896_24"   --->   Operation 906 'or' 'or_ln896_24' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node left_V_44)   --->   "%underflow_25 = and i1 %or_ln896_24, i1 %p_Result_87"   --->   Operation 907 'and' 'underflow_25' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node left_V_44)   --->   "%select_ln346_49 = select i1 %overflow_25, i32 2147483647, i32 2147483648"   --->   Operation 908 'select' 'select_ln346_49' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node left_V_44)   --->   "%or_ln346_24 = or i1 %overflow_25, i1 %underflow_25"   --->   Operation 909 'or' 'or_ln346_24' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 910 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_44 = select i1 %or_ln346_24, i32 %select_ln346_49, i32 %p_Val2_62"   --->   Operation 910 'select' 'left_V_44' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 911 [1/1] (3.17ns)   --->   "%r_V_268 = mul i64 %sext_ln1273_25, i64 %r_V_62_cast"   --->   Operation 911 'mul' 'r_V_268' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 912 [1/1] (3.17ns)   --->   "%r_V_269 = mul i64 %sext_ln1273_24, i64 %r_V_67_cast"   --->   Operation 912 'mul' 'r_V_269' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i64 %r_V_268"   --->   Operation 913 'sext' 'sext_ln813_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i64 %r_V_269"   --->   Operation 914 'sext' 'sext_ln813_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln1347_24 = trunc i64 %r_V_268"   --->   Operation 915 'trunc' 'trunc_ln1347_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln1347_25 = trunc i64 %r_V_269"   --->   Operation 916 'trunc' 'trunc_ln1347_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 917 [1/1] (1.14ns)   --->   "%ret_V_25 = add i65 %sext_ln813_25, i65 %sext_ln813_24"   --->   Operation 917 'add' 'ret_V_25' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 918 [1/1] (0.95ns)   --->   "%add_ln1347_13 = add i48 %trunc_ln1347_25, i48 %trunc_ln1347_24"   --->   Operation 918 'add' 'add_ln1347_13' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 919 [1/1] (0.00ns)   --->   "%p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_25, i32 64"   --->   Operation 919 'bitselect' 'p_Result_89' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_44)   --->   "%p_Val2_64 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_13, i32 16, i32 47"   --->   Operation 920 'partselect' 'p_Val2_64' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 921 [1/1] (0.00ns)   --->   "%p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_13, i32 47"   --->   Operation 921 'bitselect' 'p_Result_90' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_25, i32 48, i32 64"   --->   Operation 922 'partselect' 'tmp_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 923 [1/1] (0.68ns)   --->   "%icmp_ln878_25 = icmp_ne  i17 %tmp_36, i17 0"   --->   Operation 923 'icmp' 'icmp_ln878_25' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node overflow_26)   --->   "%or_ln895_25 = or i1 %p_Result_90, i1 %icmp_ln878_25"   --->   Operation 924 'or' 'or_ln895_25' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node overflow_26)   --->   "%xor_ln895_25 = xor i1 %p_Result_89, i1 1"   --->   Operation 925 'xor' 'xor_ln895_25' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 926 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_26 = and i1 %or_ln895_25, i1 %xor_ln895_25"   --->   Operation 926 'and' 'overflow_26' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_44)   --->   "%xor_ln896_25 = xor i1 %p_Result_90, i1 1"   --->   Operation 927 'xor' 'xor_ln896_25' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 928 [1/1] (0.68ns)   --->   "%icmp_ln896_25 = icmp_ne  i17 %tmp_36, i17 131071"   --->   Operation 928 'icmp' 'icmp_ln896_25' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_44)   --->   "%or_ln896_25 = or i1 %icmp_ln896_25, i1 %xor_ln896_25"   --->   Operation 929 'or' 'or_ln896_25' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_44)   --->   "%underflow_26 = and i1 %or_ln896_25, i1 %p_Result_89"   --->   Operation 930 'and' 'underflow_26' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_44)   --->   "%select_ln346_51 = select i1 %overflow_26, i32 2147483647, i32 2147483648"   --->   Operation 931 'select' 'select_ln346_51' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_44)   --->   "%or_ln346_25 = or i1 %overflow_26, i1 %underflow_26"   --->   Operation 932 'or' 'or_ln346_25' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 933 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_44 = select i1 %or_ln346_25, i32 %select_ln346_51, i32 %p_Val2_64"   --->   Operation 933 'select' 'bottom_V_44' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i32 %left_V_44"   --->   Operation 934 'sext' 'sext_ln1273_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (3.17ns)   --->   "%r_V_270 = mul i64 %sext_ln1273_26, i64 %r_V_67_cast"   --->   Operation 935 'mul' 'r_V_270' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i32 %right_V_13_load_1"   --->   Operation 936 'sext' 'sext_ln1273_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 937 [1/1] (3.17ns)   --->   "%r_V_271 = mul i64 %sext_ln1273_27, i64 %r_V_72_cast"   --->   Operation 937 'mul' 'r_V_271' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 938 [1/1] (1.14ns)   --->   "%ret_V_26 = sub i64 %r_V_270, i64 %r_V_271"   --->   Operation 938 'sub' 'ret_V_26' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 939 [1/1] (0.00ns)   --->   "%p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_26, i32 63"   --->   Operation 939 'bitselect' 'p_Result_91' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node left_V_45)   --->   "%p_Val2_66 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_26, i32 16, i32 47"   --->   Operation 940 'partselect' 'p_Val2_66' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_26, i32 47"   --->   Operation 941 'bitselect' 'p_Result_92' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_26, i32 48, i32 63"   --->   Operation 942 'partselect' 'tmp_37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 943 [1/1] (0.67ns)   --->   "%icmp_ln878_26 = icmp_ne  i16 %tmp_37, i16 0"   --->   Operation 943 'icmp' 'icmp_ln878_26' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%or_ln895_26 = or i1 %p_Result_92, i1 %icmp_ln878_26"   --->   Operation 944 'or' 'or_ln895_26' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%xor_ln895_26 = xor i1 %p_Result_91, i1 1"   --->   Operation 945 'xor' 'xor_ln895_26' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 946 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_27 = and i1 %or_ln895_26, i1 %xor_ln895_26"   --->   Operation 946 'and' 'overflow_27' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node left_V_45)   --->   "%xor_ln896_26 = xor i1 %p_Result_92, i1 1"   --->   Operation 947 'xor' 'xor_ln896_26' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 948 [1/1] (0.67ns)   --->   "%icmp_ln896_26 = icmp_ne  i16 %tmp_37, i16 65535"   --->   Operation 948 'icmp' 'icmp_ln896_26' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node left_V_45)   --->   "%or_ln896_26 = or i1 %icmp_ln896_26, i1 %xor_ln896_26"   --->   Operation 949 'or' 'or_ln896_26' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node left_V_45)   --->   "%underflow_27 = and i1 %or_ln896_26, i1 %p_Result_91"   --->   Operation 950 'and' 'underflow_27' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node left_V_45)   --->   "%select_ln346_53 = select i1 %overflow_27, i32 2147483647, i32 2147483648"   --->   Operation 951 'select' 'select_ln346_53' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node left_V_45)   --->   "%or_ln346_26 = or i1 %overflow_27, i1 %underflow_27"   --->   Operation 952 'or' 'or_ln346_26' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 953 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_45 = select i1 %or_ln346_26, i32 %select_ln346_53, i32 %p_Val2_66"   --->   Operation 953 'select' 'left_V_45' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 954 [1/1] (3.17ns)   --->   "%r_V_272 = mul i64 %sext_ln1273_27, i64 %r_V_67_cast"   --->   Operation 954 'mul' 'r_V_272' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 955 [1/1] (3.17ns)   --->   "%r_V_273 = mul i64 %sext_ln1273_26, i64 %r_V_72_cast"   --->   Operation 955 'mul' 'r_V_273' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i64 %r_V_272"   --->   Operation 956 'sext' 'sext_ln813_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i64 %r_V_273"   --->   Operation 957 'sext' 'sext_ln813_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln1347_26 = trunc i64 %r_V_272"   --->   Operation 958 'trunc' 'trunc_ln1347_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln1347_27 = trunc i64 %r_V_273"   --->   Operation 959 'trunc' 'trunc_ln1347_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 960 [1/1] (1.14ns)   --->   "%ret_V_27 = add i65 %sext_ln813_27, i65 %sext_ln813_26"   --->   Operation 960 'add' 'ret_V_27' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 961 [1/1] (0.95ns)   --->   "%add_ln1347_14 = add i48 %trunc_ln1347_27, i48 %trunc_ln1347_26"   --->   Operation 961 'add' 'add_ln1347_14' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_27, i32 64"   --->   Operation 962 'bitselect' 'p_Result_93' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_45)   --->   "%p_Val2_68 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_14, i32 16, i32 47"   --->   Operation 963 'partselect' 'p_Val2_68' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "%p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_14, i32 47"   --->   Operation 964 'bitselect' 'p_Result_94' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_27, i32 48, i32 64"   --->   Operation 965 'partselect' 'tmp_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 966 [1/1] (0.68ns)   --->   "%icmp_ln878_27 = icmp_ne  i17 %tmp_38, i17 0"   --->   Operation 966 'icmp' 'icmp_ln878_27' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node overflow_28)   --->   "%or_ln895_27 = or i1 %p_Result_94, i1 %icmp_ln878_27"   --->   Operation 967 'or' 'or_ln895_27' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node overflow_28)   --->   "%xor_ln895_27 = xor i1 %p_Result_93, i1 1"   --->   Operation 968 'xor' 'xor_ln895_27' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 969 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_28 = and i1 %or_ln895_27, i1 %xor_ln895_27"   --->   Operation 969 'and' 'overflow_28' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_45)   --->   "%xor_ln896_27 = xor i1 %p_Result_94, i1 1"   --->   Operation 970 'xor' 'xor_ln896_27' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 971 [1/1] (0.68ns)   --->   "%icmp_ln896_27 = icmp_ne  i17 %tmp_38, i17 131071"   --->   Operation 971 'icmp' 'icmp_ln896_27' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_45)   --->   "%or_ln896_27 = or i1 %icmp_ln896_27, i1 %xor_ln896_27"   --->   Operation 972 'or' 'or_ln896_27' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_45)   --->   "%underflow_28 = and i1 %or_ln896_27, i1 %p_Result_93"   --->   Operation 973 'and' 'underflow_28' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_45)   --->   "%select_ln346_55 = select i1 %overflow_28, i32 2147483647, i32 2147483648"   --->   Operation 974 'select' 'select_ln346_55' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_45)   --->   "%or_ln346_27 = or i1 %overflow_28, i1 %underflow_28"   --->   Operation 975 'or' 'or_ln346_27' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 976 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_45 = select i1 %or_ln346_27, i32 %select_ln346_55, i32 %p_Val2_68"   --->   Operation 976 'select' 'bottom_V_45' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i32 %left_V_45"   --->   Operation 977 'sext' 'sext_ln1273_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (3.17ns)   --->   "%r_V_274 = mul i64 %sext_ln1273_28, i64 %r_V_72_cast"   --->   Operation 978 'mul' 'r_V_274' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i32 %right_V_14_load_1"   --->   Operation 979 'sext' 'sext_ln1273_29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 980 [1/1] (3.17ns)   --->   "%r_V_275 = mul i64 %sext_ln1273_29, i64 %r_V_77_cast"   --->   Operation 980 'mul' 'r_V_275' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 981 [1/1] (1.14ns)   --->   "%ret_V_28 = sub i64 %r_V_274, i64 %r_V_275"   --->   Operation 981 'sub' 'ret_V_28' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "%p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_28, i32 63"   --->   Operation 982 'bitselect' 'p_Result_95' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node left_V_46)   --->   "%p_Val2_70 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_28, i32 16, i32 47"   --->   Operation 983 'partselect' 'p_Val2_70' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_28, i32 47"   --->   Operation 984 'bitselect' 'p_Result_96' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_28, i32 48, i32 63"   --->   Operation 985 'partselect' 'tmp_39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 986 [1/1] (0.67ns)   --->   "%icmp_ln878_28 = icmp_ne  i16 %tmp_39, i16 0"   --->   Operation 986 'icmp' 'icmp_ln878_28' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%or_ln895_28 = or i1 %p_Result_96, i1 %icmp_ln878_28"   --->   Operation 987 'or' 'or_ln895_28' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%xor_ln895_28 = xor i1 %p_Result_95, i1 1"   --->   Operation 988 'xor' 'xor_ln895_28' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 989 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_29 = and i1 %or_ln895_28, i1 %xor_ln895_28"   --->   Operation 989 'and' 'overflow_29' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node left_V_46)   --->   "%xor_ln896_28 = xor i1 %p_Result_96, i1 1"   --->   Operation 990 'xor' 'xor_ln896_28' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 991 [1/1] (0.67ns)   --->   "%icmp_ln896_28 = icmp_ne  i16 %tmp_39, i16 65535"   --->   Operation 991 'icmp' 'icmp_ln896_28' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node left_V_46)   --->   "%or_ln896_28 = or i1 %icmp_ln896_28, i1 %xor_ln896_28"   --->   Operation 992 'or' 'or_ln896_28' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node left_V_46)   --->   "%underflow_29 = and i1 %or_ln896_28, i1 %p_Result_95"   --->   Operation 993 'and' 'underflow_29' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node left_V_46)   --->   "%select_ln346_57 = select i1 %overflow_29, i32 2147483647, i32 2147483648"   --->   Operation 994 'select' 'select_ln346_57' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node left_V_46)   --->   "%or_ln346_28 = or i1 %overflow_29, i1 %underflow_29"   --->   Operation 995 'or' 'or_ln346_28' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 996 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_46 = select i1 %or_ln346_28, i32 %select_ln346_57, i32 %p_Val2_70"   --->   Operation 996 'select' 'left_V_46' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 997 [1/1] (3.17ns)   --->   "%r_V_276 = mul i64 %sext_ln1273_29, i64 %r_V_72_cast"   --->   Operation 997 'mul' 'r_V_276' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 998 [1/1] (3.17ns)   --->   "%r_V_277 = mul i64 %sext_ln1273_28, i64 %r_V_77_cast"   --->   Operation 998 'mul' 'r_V_277' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i64 %r_V_276"   --->   Operation 999 'sext' 'sext_ln813_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i64 %r_V_277"   --->   Operation 1000 'sext' 'sext_ln813_29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln1347_28 = trunc i64 %r_V_276"   --->   Operation 1001 'trunc' 'trunc_ln1347_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln1347_29 = trunc i64 %r_V_277"   --->   Operation 1002 'trunc' 'trunc_ln1347_29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1003 [1/1] (1.14ns)   --->   "%ret_V_29 = add i65 %sext_ln813_29, i65 %sext_ln813_28"   --->   Operation 1003 'add' 'ret_V_29' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1004 [1/1] (0.95ns)   --->   "%add_ln1347_15 = add i48 %trunc_ln1347_29, i48 %trunc_ln1347_28"   --->   Operation 1004 'add' 'add_ln1347_15' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1005 [1/1] (0.00ns)   --->   "%p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_29, i32 64"   --->   Operation 1005 'bitselect' 'p_Result_97' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_46)   --->   "%p_Val2_72 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_15, i32 16, i32 47"   --->   Operation 1006 'partselect' 'p_Val2_72' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%p_Result_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_15, i32 47"   --->   Operation 1007 'bitselect' 'p_Result_98' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_29, i32 48, i32 64"   --->   Operation 1008 'partselect' 'tmp_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.68ns)   --->   "%icmp_ln878_29 = icmp_ne  i17 %tmp_40, i17 0"   --->   Operation 1009 'icmp' 'icmp_ln878_29' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node overflow_30)   --->   "%or_ln895_29 = or i1 %p_Result_98, i1 %icmp_ln878_29"   --->   Operation 1010 'or' 'or_ln895_29' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node overflow_30)   --->   "%xor_ln895_29 = xor i1 %p_Result_97, i1 1"   --->   Operation 1011 'xor' 'xor_ln895_29' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1012 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_30 = and i1 %or_ln895_29, i1 %xor_ln895_29"   --->   Operation 1012 'and' 'overflow_30' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_46)   --->   "%xor_ln896_29 = xor i1 %p_Result_98, i1 1"   --->   Operation 1013 'xor' 'xor_ln896_29' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1014 [1/1] (0.68ns)   --->   "%icmp_ln896_29 = icmp_ne  i17 %tmp_40, i17 131071"   --->   Operation 1014 'icmp' 'icmp_ln896_29' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_46)   --->   "%or_ln896_29 = or i1 %icmp_ln896_29, i1 %xor_ln896_29"   --->   Operation 1015 'or' 'or_ln896_29' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_46)   --->   "%underflow_30 = and i1 %or_ln896_29, i1 %p_Result_97"   --->   Operation 1016 'and' 'underflow_30' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_46)   --->   "%select_ln346_59 = select i1 %overflow_30, i32 2147483647, i32 2147483648"   --->   Operation 1017 'select' 'select_ln346_59' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_46)   --->   "%or_ln346_29 = or i1 %overflow_30, i1 %underflow_30"   --->   Operation 1018 'or' 'or_ln346_29' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1019 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_46 = select i1 %or_ln346_29, i32 %select_ln346_59, i32 %p_Val2_72"   --->   Operation 1019 'select' 'bottom_V_46' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i32 %left_V_46"   --->   Operation 1020 'sext' 'sext_ln1273_30' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (3.17ns)   --->   "%r_V_278 = mul i64 %sext_ln1273_30, i64 %r_V_77_cast"   --->   Operation 1021 'mul' 'r_V_278' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i32 %right_V_15_load_1"   --->   Operation 1022 'sext' 'sext_ln1273_31' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (3.17ns)   --->   "%r_V_279 = mul i64 %sext_ln1273_31, i64 %r_V_82_cast"   --->   Operation 1023 'mul' 'r_V_279' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1024 [1/1] (1.14ns)   --->   "%ret_V_30 = sub i64 %r_V_278, i64 %r_V_279"   --->   Operation 1024 'sub' 'ret_V_30' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1025 [1/1] (0.00ns)   --->   "%p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_30, i32 63"   --->   Operation 1025 'bitselect' 'p_Result_99' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node left_V_47)   --->   "%p_Val2_74 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_30, i32 16, i32 47"   --->   Operation 1026 'partselect' 'p_Val2_74' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1027 [1/1] (0.00ns)   --->   "%p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_30, i32 47"   --->   Operation 1027 'bitselect' 'p_Result_100' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_30, i32 48, i32 63"   --->   Operation 1028 'partselect' 'tmp_41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (0.67ns)   --->   "%icmp_ln878_30 = icmp_ne  i16 %tmp_41, i16 0"   --->   Operation 1029 'icmp' 'icmp_ln878_30' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%or_ln895_30 = or i1 %p_Result_100, i1 %icmp_ln878_30"   --->   Operation 1030 'or' 'or_ln895_30' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%xor_ln895_30 = xor i1 %p_Result_99, i1 1"   --->   Operation 1031 'xor' 'xor_ln895_30' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_31 = and i1 %or_ln895_30, i1 %xor_ln895_30"   --->   Operation 1032 'and' 'overflow_31' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node left_V_47)   --->   "%xor_ln896_30 = xor i1 %p_Result_100, i1 1"   --->   Operation 1033 'xor' 'xor_ln896_30' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1034 [1/1] (0.67ns)   --->   "%icmp_ln896_30 = icmp_ne  i16 %tmp_41, i16 65535"   --->   Operation 1034 'icmp' 'icmp_ln896_30' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node left_V_47)   --->   "%or_ln896_30 = or i1 %icmp_ln896_30, i1 %xor_ln896_30"   --->   Operation 1035 'or' 'or_ln896_30' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node left_V_47)   --->   "%underflow_31 = and i1 %or_ln896_30, i1 %p_Result_99"   --->   Operation 1036 'and' 'underflow_31' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node left_V_47)   --->   "%select_ln346_61 = select i1 %overflow_31, i32 2147483647, i32 2147483648"   --->   Operation 1037 'select' 'select_ln346_61' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node left_V_47)   --->   "%or_ln346_30 = or i1 %overflow_31, i1 %underflow_31"   --->   Operation 1038 'or' 'or_ln346_30' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1039 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_47 = select i1 %or_ln346_30, i32 %select_ln346_61, i32 %p_Val2_74"   --->   Operation 1039 'select' 'left_V_47' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1040 [1/1] (3.17ns)   --->   "%r_V_280 = mul i64 %sext_ln1273_31, i64 %r_V_77_cast"   --->   Operation 1040 'mul' 'r_V_280' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1041 [1/1] (3.17ns)   --->   "%r_V_281 = mul i64 %sext_ln1273_30, i64 %r_V_82_cast"   --->   Operation 1041 'mul' 'r_V_281' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i64 %r_V_280"   --->   Operation 1042 'sext' 'sext_ln813_30' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i64 %r_V_281"   --->   Operation 1043 'sext' 'sext_ln813_31' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln1347_30 = trunc i64 %r_V_280"   --->   Operation 1044 'trunc' 'trunc_ln1347_30' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln1347_31 = trunc i64 %r_V_281"   --->   Operation 1045 'trunc' 'trunc_ln1347_31' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (1.14ns)   --->   "%ret_V_31 = add i65 %sext_ln813_31, i65 %sext_ln813_30"   --->   Operation 1046 'add' 'ret_V_31' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1047 [1/1] (0.95ns)   --->   "%add_ln1347_16 = add i48 %trunc_ln1347_31, i48 %trunc_ln1347_30"   --->   Operation 1047 'add' 'add_ln1347_16' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_31, i32 64"   --->   Operation 1048 'bitselect' 'p_Result_101' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_47)   --->   "%p_Val2_76 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_16, i32 16, i32 47"   --->   Operation 1049 'partselect' 'p_Val2_76' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1050 [1/1] (0.00ns)   --->   "%p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_16, i32 47"   --->   Operation 1050 'bitselect' 'p_Result_102' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_31, i32 48, i32 64"   --->   Operation 1051 'partselect' 'tmp_42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1052 [1/1] (0.68ns)   --->   "%icmp_ln878_31 = icmp_ne  i17 %tmp_42, i17 0"   --->   Operation 1052 'icmp' 'icmp_ln878_31' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node overflow_32)   --->   "%or_ln895_31 = or i1 %p_Result_102, i1 %icmp_ln878_31"   --->   Operation 1053 'or' 'or_ln895_31' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node overflow_32)   --->   "%xor_ln895_31 = xor i1 %p_Result_101, i1 1"   --->   Operation 1054 'xor' 'xor_ln895_31' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_32 = and i1 %or_ln895_31, i1 %xor_ln895_31"   --->   Operation 1055 'and' 'overflow_32' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_47)   --->   "%xor_ln896_31 = xor i1 %p_Result_102, i1 1"   --->   Operation 1056 'xor' 'xor_ln896_31' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1057 [1/1] (0.68ns)   --->   "%icmp_ln896_31 = icmp_ne  i17 %tmp_42, i17 131071"   --->   Operation 1057 'icmp' 'icmp_ln896_31' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_47)   --->   "%or_ln896_31 = or i1 %icmp_ln896_31, i1 %xor_ln896_31"   --->   Operation 1058 'or' 'or_ln896_31' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_47)   --->   "%underflow_32 = and i1 %or_ln896_31, i1 %p_Result_101"   --->   Operation 1059 'and' 'underflow_32' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_47)   --->   "%select_ln346_63 = select i1 %overflow_32, i32 2147483647, i32 2147483648"   --->   Operation 1060 'select' 'select_ln346_63' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_47)   --->   "%or_ln346_31 = or i1 %overflow_32, i1 %underflow_32"   --->   Operation 1061 'or' 'or_ln346_31' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_47 = select i1 %or_ln346_31, i32 %select_ln346_63, i32 %p_Val2_76"   --->   Operation 1062 'select' 'bottom_V_47' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i32 %left_V_47"   --->   Operation 1063 'sext' 'sext_ln1273_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1064 [1/1] (3.17ns)   --->   "%r_V_282 = mul i64 %sext_ln1273_32, i64 %r_V_82_cast"   --->   Operation 1064 'mul' 'r_V_282' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i32 %right_V_16_load_1"   --->   Operation 1065 'sext' 'sext_ln1273_33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1066 [1/1] (3.17ns)   --->   "%r_V_283 = mul i64 %sext_ln1273_33, i64 %r_V_87_cast"   --->   Operation 1066 'mul' 'r_V_283' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1067 [1/1] (1.14ns)   --->   "%ret_V_32 = sub i64 %r_V_282, i64 %r_V_283"   --->   Operation 1067 'sub' 'ret_V_32' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_32, i32 63"   --->   Operation 1068 'bitselect' 'p_Result_103' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node left_V_48)   --->   "%p_Val2_78 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_32, i32 16, i32 47"   --->   Operation 1069 'partselect' 'p_Val2_78' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1070 [1/1] (0.00ns)   --->   "%p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_32, i32 47"   --->   Operation 1070 'bitselect' 'p_Result_104' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_32, i32 48, i32 63"   --->   Operation 1071 'partselect' 'tmp_43' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1072 [1/1] (0.67ns)   --->   "%icmp_ln878_32 = icmp_ne  i16 %tmp_43, i16 0"   --->   Operation 1072 'icmp' 'icmp_ln878_32' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%or_ln895_32 = or i1 %p_Result_104, i1 %icmp_ln878_32"   --->   Operation 1073 'or' 'or_ln895_32' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%xor_ln895_32 = xor i1 %p_Result_103, i1 1"   --->   Operation 1074 'xor' 'xor_ln895_32' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_33 = and i1 %or_ln895_32, i1 %xor_ln895_32"   --->   Operation 1075 'and' 'overflow_33' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node left_V_48)   --->   "%xor_ln896_32 = xor i1 %p_Result_104, i1 1"   --->   Operation 1076 'xor' 'xor_ln896_32' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1077 [1/1] (0.67ns)   --->   "%icmp_ln896_32 = icmp_ne  i16 %tmp_43, i16 65535"   --->   Operation 1077 'icmp' 'icmp_ln896_32' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node left_V_48)   --->   "%or_ln896_32 = or i1 %icmp_ln896_32, i1 %xor_ln896_32"   --->   Operation 1078 'or' 'or_ln896_32' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node left_V_48)   --->   "%underflow_33 = and i1 %or_ln896_32, i1 %p_Result_103"   --->   Operation 1079 'and' 'underflow_33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node left_V_48)   --->   "%select_ln346_65 = select i1 %overflow_33, i32 2147483647, i32 2147483648"   --->   Operation 1080 'select' 'select_ln346_65' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node left_V_48)   --->   "%or_ln346_32 = or i1 %overflow_33, i1 %underflow_33"   --->   Operation 1081 'or' 'or_ln346_32' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1082 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_48 = select i1 %or_ln346_32, i32 %select_ln346_65, i32 %p_Val2_78"   --->   Operation 1082 'select' 'left_V_48' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1083 [1/1] (3.17ns)   --->   "%r_V_284 = mul i64 %sext_ln1273_33, i64 %r_V_82_cast"   --->   Operation 1083 'mul' 'r_V_284' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1084 [1/1] (3.17ns)   --->   "%r_V_285 = mul i64 %sext_ln1273_32, i64 %r_V_87_cast"   --->   Operation 1084 'mul' 'r_V_285' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i64 %r_V_284"   --->   Operation 1085 'sext' 'sext_ln813_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i64 %r_V_285"   --->   Operation 1086 'sext' 'sext_ln813_33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln1347_32 = trunc i64 %r_V_284"   --->   Operation 1087 'trunc' 'trunc_ln1347_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln1347_33 = trunc i64 %r_V_285"   --->   Operation 1088 'trunc' 'trunc_ln1347_33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (1.14ns)   --->   "%ret_V_33 = add i65 %sext_ln813_33, i65 %sext_ln813_32"   --->   Operation 1089 'add' 'ret_V_33' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1090 [1/1] (0.95ns)   --->   "%add_ln1347_17 = add i48 %trunc_ln1347_33, i48 %trunc_ln1347_32"   --->   Operation 1090 'add' 'add_ln1347_17' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/1] (0.00ns)   --->   "%p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_33, i32 64"   --->   Operation 1091 'bitselect' 'p_Result_105' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_48)   --->   "%p_Val2_80 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_17, i32 16, i32 47"   --->   Operation 1092 'partselect' 'p_Val2_80' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1093 [1/1] (0.00ns)   --->   "%p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_17, i32 47"   --->   Operation 1093 'bitselect' 'p_Result_106' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_33, i32 48, i32 64"   --->   Operation 1094 'partselect' 'tmp_44' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1095 [1/1] (0.68ns)   --->   "%icmp_ln878_33 = icmp_ne  i17 %tmp_44, i17 0"   --->   Operation 1095 'icmp' 'icmp_ln878_33' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node overflow_34)   --->   "%or_ln895_33 = or i1 %p_Result_106, i1 %icmp_ln878_33"   --->   Operation 1096 'or' 'or_ln895_33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node overflow_34)   --->   "%xor_ln895_33 = xor i1 %p_Result_105, i1 1"   --->   Operation 1097 'xor' 'xor_ln895_33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1098 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_34 = and i1 %or_ln895_33, i1 %xor_ln895_33"   --->   Operation 1098 'and' 'overflow_34' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_48)   --->   "%xor_ln896_33 = xor i1 %p_Result_106, i1 1"   --->   Operation 1099 'xor' 'xor_ln896_33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1100 [1/1] (0.68ns)   --->   "%icmp_ln896_33 = icmp_ne  i17 %tmp_44, i17 131071"   --->   Operation 1100 'icmp' 'icmp_ln896_33' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_48)   --->   "%or_ln896_33 = or i1 %icmp_ln896_33, i1 %xor_ln896_33"   --->   Operation 1101 'or' 'or_ln896_33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_48)   --->   "%underflow_34 = and i1 %or_ln896_33, i1 %p_Result_105"   --->   Operation 1102 'and' 'underflow_34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_48)   --->   "%select_ln346_67 = select i1 %overflow_34, i32 2147483647, i32 2147483648"   --->   Operation 1103 'select' 'select_ln346_67' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_48)   --->   "%or_ln346_33 = or i1 %overflow_34, i1 %underflow_34"   --->   Operation 1104 'or' 'or_ln346_33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1105 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_48 = select i1 %or_ln346_33, i32 %select_ln346_67, i32 %p_Val2_80"   --->   Operation 1105 'select' 'bottom_V_48' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i32 %left_V_48"   --->   Operation 1106 'sext' 'sext_ln1273_34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1107 [1/1] (3.17ns)   --->   "%r_V_286 = mul i64 %sext_ln1273_34, i64 %r_V_87_cast"   --->   Operation 1107 'mul' 'r_V_286' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i32 %right_V_17_load_1"   --->   Operation 1108 'sext' 'sext_ln1273_35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1109 [1/1] (3.17ns)   --->   "%r_V_287 = mul i64 %sext_ln1273_35, i64 %r_V_92_cast"   --->   Operation 1109 'mul' 'r_V_287' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1110 [1/1] (1.14ns)   --->   "%ret_V_34 = sub i64 %r_V_286, i64 %r_V_287"   --->   Operation 1110 'sub' 'ret_V_34' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1111 [1/1] (0.00ns)   --->   "%p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_34, i32 63"   --->   Operation 1111 'bitselect' 'p_Result_107' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node left_V_49)   --->   "%p_Val2_82 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_34, i32 16, i32 47"   --->   Operation 1112 'partselect' 'p_Val2_82' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (0.00ns)   --->   "%p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_34, i32 47"   --->   Operation 1113 'bitselect' 'p_Result_108' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_34, i32 48, i32 63"   --->   Operation 1114 'partselect' 'tmp_45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.67ns)   --->   "%icmp_ln878_34 = icmp_ne  i16 %tmp_45, i16 0"   --->   Operation 1115 'icmp' 'icmp_ln878_34' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%or_ln895_34 = or i1 %p_Result_108, i1 %icmp_ln878_34"   --->   Operation 1116 'or' 'or_ln895_34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%xor_ln895_34 = xor i1 %p_Result_107, i1 1"   --->   Operation 1117 'xor' 'xor_ln895_34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1118 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_35 = and i1 %or_ln895_34, i1 %xor_ln895_34"   --->   Operation 1118 'and' 'overflow_35' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node left_V_49)   --->   "%xor_ln896_34 = xor i1 %p_Result_108, i1 1"   --->   Operation 1119 'xor' 'xor_ln896_34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1120 [1/1] (0.67ns)   --->   "%icmp_ln896_34 = icmp_ne  i16 %tmp_45, i16 65535"   --->   Operation 1120 'icmp' 'icmp_ln896_34' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node left_V_49)   --->   "%or_ln896_34 = or i1 %icmp_ln896_34, i1 %xor_ln896_34"   --->   Operation 1121 'or' 'or_ln896_34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node left_V_49)   --->   "%underflow_35 = and i1 %or_ln896_34, i1 %p_Result_107"   --->   Operation 1122 'and' 'underflow_35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node left_V_49)   --->   "%select_ln346_69 = select i1 %overflow_35, i32 2147483647, i32 2147483648"   --->   Operation 1123 'select' 'select_ln346_69' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node left_V_49)   --->   "%or_ln346_34 = or i1 %overflow_35, i1 %underflow_35"   --->   Operation 1124 'or' 'or_ln346_34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1125 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_49 = select i1 %or_ln346_34, i32 %select_ln346_69, i32 %p_Val2_82"   --->   Operation 1125 'select' 'left_V_49' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1126 [1/1] (3.17ns)   --->   "%r_V_288 = mul i64 %sext_ln1273_35, i64 %r_V_87_cast"   --->   Operation 1126 'mul' 'r_V_288' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1127 [1/1] (3.17ns)   --->   "%r_V_289 = mul i64 %sext_ln1273_34, i64 %r_V_92_cast"   --->   Operation 1127 'mul' 'r_V_289' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i64 %r_V_288"   --->   Operation 1128 'sext' 'sext_ln813_34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i64 %r_V_289"   --->   Operation 1129 'sext' 'sext_ln813_35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln1347_34 = trunc i64 %r_V_288"   --->   Operation 1130 'trunc' 'trunc_ln1347_34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln1347_35 = trunc i64 %r_V_289"   --->   Operation 1131 'trunc' 'trunc_ln1347_35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1132 [1/1] (1.14ns)   --->   "%ret_V_35 = add i65 %sext_ln813_35, i65 %sext_ln813_34"   --->   Operation 1132 'add' 'ret_V_35' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1133 [1/1] (0.95ns)   --->   "%add_ln1347_18 = add i48 %trunc_ln1347_35, i48 %trunc_ln1347_34"   --->   Operation 1133 'add' 'add_ln1347_18' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1134 [1/1] (0.00ns)   --->   "%p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_35, i32 64"   --->   Operation 1134 'bitselect' 'p_Result_109' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_49)   --->   "%p_Val2_84 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_18, i32 16, i32 47"   --->   Operation 1135 'partselect' 'p_Val2_84' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1136 [1/1] (0.00ns)   --->   "%p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_18, i32 47"   --->   Operation 1136 'bitselect' 'p_Result_110' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_35, i32 48, i32 64"   --->   Operation 1137 'partselect' 'tmp_46' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (0.68ns)   --->   "%icmp_ln878_35 = icmp_ne  i17 %tmp_46, i17 0"   --->   Operation 1138 'icmp' 'icmp_ln878_35' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node overflow_36)   --->   "%or_ln895_35 = or i1 %p_Result_110, i1 %icmp_ln878_35"   --->   Operation 1139 'or' 'or_ln895_35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node overflow_36)   --->   "%xor_ln895_35 = xor i1 %p_Result_109, i1 1"   --->   Operation 1140 'xor' 'xor_ln895_35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1141 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_36 = and i1 %or_ln895_35, i1 %xor_ln895_35"   --->   Operation 1141 'and' 'overflow_36' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_49)   --->   "%xor_ln896_35 = xor i1 %p_Result_110, i1 1"   --->   Operation 1142 'xor' 'xor_ln896_35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1143 [1/1] (0.68ns)   --->   "%icmp_ln896_35 = icmp_ne  i17 %tmp_46, i17 131071"   --->   Operation 1143 'icmp' 'icmp_ln896_35' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_49)   --->   "%or_ln896_35 = or i1 %icmp_ln896_35, i1 %xor_ln896_35"   --->   Operation 1144 'or' 'or_ln896_35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_49)   --->   "%underflow_36 = and i1 %or_ln896_35, i1 %p_Result_109"   --->   Operation 1145 'and' 'underflow_36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_49)   --->   "%select_ln346_71 = select i1 %overflow_36, i32 2147483647, i32 2147483648"   --->   Operation 1146 'select' 'select_ln346_71' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_49)   --->   "%or_ln346_35 = or i1 %overflow_36, i1 %underflow_36"   --->   Operation 1147 'or' 'or_ln346_35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1148 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_49 = select i1 %or_ln346_35, i32 %select_ln346_71, i32 %p_Val2_84"   --->   Operation 1148 'select' 'bottom_V_49' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i32 %left_V_49"   --->   Operation 1149 'sext' 'sext_ln1273_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (3.17ns)   --->   "%r_V_290 = mul i64 %sext_ln1273_36, i64 %r_V_92_cast"   --->   Operation 1150 'mul' 'r_V_290' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i32 %right_V_18_load_1"   --->   Operation 1151 'sext' 'sext_ln1273_37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1152 [1/1] (3.17ns)   --->   "%r_V_291 = mul i64 %sext_ln1273_37, i64 %r_V_97_cast"   --->   Operation 1152 'mul' 'r_V_291' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1153 [1/1] (1.14ns)   --->   "%ret_V_36 = sub i64 %r_V_290, i64 %r_V_291"   --->   Operation 1153 'sub' 'ret_V_36' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1154 [1/1] (0.00ns)   --->   "%p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_36, i32 63"   --->   Operation 1154 'bitselect' 'p_Result_111' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node left_V_50)   --->   "%p_Val2_86 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_36, i32 16, i32 47"   --->   Operation 1155 'partselect' 'p_Val2_86' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1156 [1/1] (0.00ns)   --->   "%p_Result_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_36, i32 47"   --->   Operation 1156 'bitselect' 'p_Result_112' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_36, i32 48, i32 63"   --->   Operation 1157 'partselect' 'tmp_47' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1158 [1/1] (0.67ns)   --->   "%icmp_ln878_36 = icmp_ne  i16 %tmp_47, i16 0"   --->   Operation 1158 'icmp' 'icmp_ln878_36' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%or_ln895_36 = or i1 %p_Result_112, i1 %icmp_ln878_36"   --->   Operation 1159 'or' 'or_ln895_36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%xor_ln895_36 = xor i1 %p_Result_111, i1 1"   --->   Operation 1160 'xor' 'xor_ln895_36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1161 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_37 = and i1 %or_ln895_36, i1 %xor_ln895_36"   --->   Operation 1161 'and' 'overflow_37' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node left_V_50)   --->   "%xor_ln896_36 = xor i1 %p_Result_112, i1 1"   --->   Operation 1162 'xor' 'xor_ln896_36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1163 [1/1] (0.67ns)   --->   "%icmp_ln896_36 = icmp_ne  i16 %tmp_47, i16 65535"   --->   Operation 1163 'icmp' 'icmp_ln896_36' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node left_V_50)   --->   "%or_ln896_36 = or i1 %icmp_ln896_36, i1 %xor_ln896_36"   --->   Operation 1164 'or' 'or_ln896_36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node left_V_50)   --->   "%underflow_37 = and i1 %or_ln896_36, i1 %p_Result_111"   --->   Operation 1165 'and' 'underflow_37' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node left_V_50)   --->   "%select_ln346_73 = select i1 %overflow_37, i32 2147483647, i32 2147483648"   --->   Operation 1166 'select' 'select_ln346_73' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node left_V_50)   --->   "%or_ln346_36 = or i1 %overflow_37, i1 %underflow_37"   --->   Operation 1167 'or' 'or_ln346_36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1168 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_50 = select i1 %or_ln346_36, i32 %select_ln346_73, i32 %p_Val2_86"   --->   Operation 1168 'select' 'left_V_50' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1169 [1/1] (3.17ns)   --->   "%r_V_292 = mul i64 %sext_ln1273_37, i64 %r_V_92_cast"   --->   Operation 1169 'mul' 'r_V_292' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1170 [1/1] (3.17ns)   --->   "%r_V_293 = mul i64 %sext_ln1273_36, i64 %r_V_97_cast"   --->   Operation 1170 'mul' 'r_V_293' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i64 %r_V_292"   --->   Operation 1171 'sext' 'sext_ln813_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i64 %r_V_293"   --->   Operation 1172 'sext' 'sext_ln813_37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln1347_36 = trunc i64 %r_V_292"   --->   Operation 1173 'trunc' 'trunc_ln1347_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln1347_37 = trunc i64 %r_V_293"   --->   Operation 1174 'trunc' 'trunc_ln1347_37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1175 [1/1] (1.14ns)   --->   "%ret_V_37 = add i65 %sext_ln813_37, i65 %sext_ln813_36"   --->   Operation 1175 'add' 'ret_V_37' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1176 [1/1] (0.95ns)   --->   "%add_ln1347_19 = add i48 %trunc_ln1347_37, i48 %trunc_ln1347_36"   --->   Operation 1176 'add' 'add_ln1347_19' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1177 [1/1] (0.00ns)   --->   "%p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_37, i32 64"   --->   Operation 1177 'bitselect' 'p_Result_113' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_50)   --->   "%p_Val2_88 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_19, i32 16, i32 47"   --->   Operation 1178 'partselect' 'p_Val2_88' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1179 [1/1] (0.00ns)   --->   "%p_Result_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_19, i32 47"   --->   Operation 1179 'bitselect' 'p_Result_114' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_37, i32 48, i32 64"   --->   Operation 1180 'partselect' 'tmp_48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1181 [1/1] (0.68ns)   --->   "%icmp_ln878_37 = icmp_ne  i17 %tmp_48, i17 0"   --->   Operation 1181 'icmp' 'icmp_ln878_37' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node overflow_38)   --->   "%or_ln895_37 = or i1 %p_Result_114, i1 %icmp_ln878_37"   --->   Operation 1182 'or' 'or_ln895_37' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node overflow_38)   --->   "%xor_ln895_37 = xor i1 %p_Result_113, i1 1"   --->   Operation 1183 'xor' 'xor_ln895_37' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1184 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_38 = and i1 %or_ln895_37, i1 %xor_ln895_37"   --->   Operation 1184 'and' 'overflow_38' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_50)   --->   "%xor_ln896_37 = xor i1 %p_Result_114, i1 1"   --->   Operation 1185 'xor' 'xor_ln896_37' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1186 [1/1] (0.68ns)   --->   "%icmp_ln896_37 = icmp_ne  i17 %tmp_48, i17 131071"   --->   Operation 1186 'icmp' 'icmp_ln896_37' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_50)   --->   "%or_ln896_37 = or i1 %icmp_ln896_37, i1 %xor_ln896_37"   --->   Operation 1187 'or' 'or_ln896_37' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_50)   --->   "%underflow_38 = and i1 %or_ln896_37, i1 %p_Result_113"   --->   Operation 1188 'and' 'underflow_38' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_50)   --->   "%select_ln346_75 = select i1 %overflow_38, i32 2147483647, i32 2147483648"   --->   Operation 1189 'select' 'select_ln346_75' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_50)   --->   "%or_ln346_37 = or i1 %overflow_38, i1 %underflow_38"   --->   Operation 1190 'or' 'or_ln346_37' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1191 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_50 = select i1 %or_ln346_37, i32 %select_ln346_75, i32 %p_Val2_88"   --->   Operation 1191 'select' 'bottom_V_50' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i32 %left_V_50"   --->   Operation 1192 'sext' 'sext_ln1273_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1193 [1/1] (3.17ns)   --->   "%r_V_294 = mul i64 %sext_ln1273_38, i64 %r_V_97_cast"   --->   Operation 1193 'mul' 'r_V_294' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i32 %right_V_19_load_1"   --->   Operation 1194 'sext' 'sext_ln1273_39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1195 [1/1] (3.17ns)   --->   "%r_V_295 = mul i64 %sext_ln1273_39, i64 %r_V_102_cast"   --->   Operation 1195 'mul' 'r_V_295' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1196 [1/1] (1.14ns)   --->   "%ret_V_38 = sub i64 %r_V_294, i64 %r_V_295"   --->   Operation 1196 'sub' 'ret_V_38' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1197 [1/1] (0.00ns)   --->   "%p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_38, i32 63"   --->   Operation 1197 'bitselect' 'p_Result_115' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node left_V_51)   --->   "%p_Val2_90 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_38, i32 16, i32 47"   --->   Operation 1198 'partselect' 'p_Val2_90' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1199 [1/1] (0.00ns)   --->   "%p_Result_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_38, i32 47"   --->   Operation 1199 'bitselect' 'p_Result_116' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_38, i32 48, i32 63"   --->   Operation 1200 'partselect' 'tmp_49' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1201 [1/1] (0.67ns)   --->   "%icmp_ln878_38 = icmp_ne  i16 %tmp_49, i16 0"   --->   Operation 1201 'icmp' 'icmp_ln878_38' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node overflow_39)   --->   "%or_ln895_38 = or i1 %p_Result_116, i1 %icmp_ln878_38"   --->   Operation 1202 'or' 'or_ln895_38' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node overflow_39)   --->   "%xor_ln895_38 = xor i1 %p_Result_115, i1 1"   --->   Operation 1203 'xor' 'xor_ln895_38' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1204 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_39 = and i1 %or_ln895_38, i1 %xor_ln895_38"   --->   Operation 1204 'and' 'overflow_39' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node left_V_51)   --->   "%xor_ln896_38 = xor i1 %p_Result_116, i1 1"   --->   Operation 1205 'xor' 'xor_ln896_38' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1206 [1/1] (0.67ns)   --->   "%icmp_ln896_38 = icmp_ne  i16 %tmp_49, i16 65535"   --->   Operation 1206 'icmp' 'icmp_ln896_38' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node left_V_51)   --->   "%or_ln896_38 = or i1 %icmp_ln896_38, i1 %xor_ln896_38"   --->   Operation 1207 'or' 'or_ln896_38' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node left_V_51)   --->   "%underflow_39 = and i1 %or_ln896_38, i1 %p_Result_115"   --->   Operation 1208 'and' 'underflow_39' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node left_V_51)   --->   "%select_ln346_77 = select i1 %overflow_39, i32 2147483647, i32 2147483648"   --->   Operation 1209 'select' 'select_ln346_77' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node left_V_51)   --->   "%or_ln346_38 = or i1 %overflow_39, i1 %underflow_39"   --->   Operation 1210 'or' 'or_ln346_38' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1211 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_51 = select i1 %or_ln346_38, i32 %select_ln346_77, i32 %p_Val2_90"   --->   Operation 1211 'select' 'left_V_51' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1212 [1/1] (3.17ns)   --->   "%r_V_296 = mul i64 %sext_ln1273_39, i64 %r_V_97_cast"   --->   Operation 1212 'mul' 'r_V_296' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1213 [1/1] (3.17ns)   --->   "%r_V_297 = mul i64 %sext_ln1273_38, i64 %r_V_102_cast"   --->   Operation 1213 'mul' 'r_V_297' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i64 %r_V_296"   --->   Operation 1214 'sext' 'sext_ln813_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i64 %r_V_297"   --->   Operation 1215 'sext' 'sext_ln813_39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln1347_38 = trunc i64 %r_V_296"   --->   Operation 1216 'trunc' 'trunc_ln1347_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln1347_39 = trunc i64 %r_V_297"   --->   Operation 1217 'trunc' 'trunc_ln1347_39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1218 [1/1] (1.14ns)   --->   "%ret_V_39 = add i65 %sext_ln813_39, i65 %sext_ln813_38"   --->   Operation 1218 'add' 'ret_V_39' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1219 [1/1] (0.95ns)   --->   "%add_ln1347_20 = add i48 %trunc_ln1347_39, i48 %trunc_ln1347_38"   --->   Operation 1219 'add' 'add_ln1347_20' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1220 [1/1] (0.00ns)   --->   "%p_Result_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_39, i32 64"   --->   Operation 1220 'bitselect' 'p_Result_117' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_51)   --->   "%p_Val2_92 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_20, i32 16, i32 47"   --->   Operation 1221 'partselect' 'p_Val2_92' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1222 [1/1] (0.00ns)   --->   "%p_Result_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_20, i32 47"   --->   Operation 1222 'bitselect' 'p_Result_118' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_39, i32 48, i32 64"   --->   Operation 1223 'partselect' 'tmp_50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1224 [1/1] (0.68ns)   --->   "%icmp_ln878_39 = icmp_ne  i17 %tmp_50, i17 0"   --->   Operation 1224 'icmp' 'icmp_ln878_39' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%or_ln895_39 = or i1 %p_Result_118, i1 %icmp_ln878_39"   --->   Operation 1225 'or' 'or_ln895_39' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%xor_ln895_39 = xor i1 %p_Result_117, i1 1"   --->   Operation 1226 'xor' 'xor_ln895_39' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1227 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_40 = and i1 %or_ln895_39, i1 %xor_ln895_39"   --->   Operation 1227 'and' 'overflow_40' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_51)   --->   "%xor_ln896_39 = xor i1 %p_Result_118, i1 1"   --->   Operation 1228 'xor' 'xor_ln896_39' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1229 [1/1] (0.68ns)   --->   "%icmp_ln896_39 = icmp_ne  i17 %tmp_50, i17 131071"   --->   Operation 1229 'icmp' 'icmp_ln896_39' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_51)   --->   "%or_ln896_39 = or i1 %icmp_ln896_39, i1 %xor_ln896_39"   --->   Operation 1230 'or' 'or_ln896_39' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_51)   --->   "%underflow_40 = and i1 %or_ln896_39, i1 %p_Result_117"   --->   Operation 1231 'and' 'underflow_40' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_51)   --->   "%select_ln346_79 = select i1 %overflow_40, i32 2147483647, i32 2147483648"   --->   Operation 1232 'select' 'select_ln346_79' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_51)   --->   "%or_ln346_39 = or i1 %overflow_40, i1 %underflow_40"   --->   Operation 1233 'or' 'or_ln346_39' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1234 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_51 = select i1 %or_ln346_39, i32 %select_ln346_79, i32 %p_Val2_92"   --->   Operation 1234 'select' 'bottom_V_51' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i32 %left_V_51"   --->   Operation 1235 'sext' 'sext_ln1273_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1236 [1/1] (3.17ns)   --->   "%r_V_298 = mul i64 %sext_ln1273_40, i64 %r_V_102_cast"   --->   Operation 1236 'mul' 'r_V_298' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i32 %right_V_20_load_1"   --->   Operation 1237 'sext' 'sext_ln1273_41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1238 [1/1] (3.17ns)   --->   "%r_V_299 = mul i64 %sext_ln1273_41, i64 %r_V_107_cast"   --->   Operation 1238 'mul' 'r_V_299' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1239 [1/1] (1.14ns)   --->   "%ret_V_40 = sub i64 %r_V_298, i64 %r_V_299"   --->   Operation 1239 'sub' 'ret_V_40' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1240 [1/1] (0.00ns)   --->   "%p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_40, i32 63"   --->   Operation 1240 'bitselect' 'p_Result_119' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node left_V_52)   --->   "%p_Val2_94 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_40, i32 16, i32 47"   --->   Operation 1241 'partselect' 'p_Val2_94' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1242 [1/1] (0.00ns)   --->   "%p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_40, i32 47"   --->   Operation 1242 'bitselect' 'p_Result_120' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_40, i32 48, i32 63"   --->   Operation 1243 'partselect' 'tmp_51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1244 [1/1] (0.67ns)   --->   "%icmp_ln878_40 = icmp_ne  i16 %tmp_51, i16 0"   --->   Operation 1244 'icmp' 'icmp_ln878_40' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%or_ln895_40 = or i1 %p_Result_120, i1 %icmp_ln878_40"   --->   Operation 1245 'or' 'or_ln895_40' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%xor_ln895_40 = xor i1 %p_Result_119, i1 1"   --->   Operation 1246 'xor' 'xor_ln895_40' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1247 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_41 = and i1 %or_ln895_40, i1 %xor_ln895_40"   --->   Operation 1247 'and' 'overflow_41' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node left_V_52)   --->   "%xor_ln896_40 = xor i1 %p_Result_120, i1 1"   --->   Operation 1248 'xor' 'xor_ln896_40' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1249 [1/1] (0.67ns)   --->   "%icmp_ln896_40 = icmp_ne  i16 %tmp_51, i16 65535"   --->   Operation 1249 'icmp' 'icmp_ln896_40' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node left_V_52)   --->   "%or_ln896_40 = or i1 %icmp_ln896_40, i1 %xor_ln896_40"   --->   Operation 1250 'or' 'or_ln896_40' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node left_V_52)   --->   "%underflow_41 = and i1 %or_ln896_40, i1 %p_Result_119"   --->   Operation 1251 'and' 'underflow_41' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node left_V_52)   --->   "%select_ln346_81 = select i1 %overflow_41, i32 2147483647, i32 2147483648"   --->   Operation 1252 'select' 'select_ln346_81' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node left_V_52)   --->   "%or_ln346_40 = or i1 %overflow_41, i1 %underflow_41"   --->   Operation 1253 'or' 'or_ln346_40' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1254 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_52 = select i1 %or_ln346_40, i32 %select_ln346_81, i32 %p_Val2_94"   --->   Operation 1254 'select' 'left_V_52' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1255 [1/1] (3.17ns)   --->   "%r_V_300 = mul i64 %sext_ln1273_41, i64 %r_V_102_cast"   --->   Operation 1255 'mul' 'r_V_300' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1256 [1/1] (3.17ns)   --->   "%r_V_301 = mul i64 %sext_ln1273_40, i64 %r_V_107_cast"   --->   Operation 1256 'mul' 'r_V_301' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i64 %r_V_300"   --->   Operation 1257 'sext' 'sext_ln813_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i64 %r_V_301"   --->   Operation 1258 'sext' 'sext_ln813_41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln1347_40 = trunc i64 %r_V_300"   --->   Operation 1259 'trunc' 'trunc_ln1347_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1260 [1/1] (0.00ns)   --->   "%trunc_ln1347_41 = trunc i64 %r_V_301"   --->   Operation 1260 'trunc' 'trunc_ln1347_41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1261 [1/1] (1.14ns)   --->   "%ret_V_41 = add i65 %sext_ln813_41, i65 %sext_ln813_40"   --->   Operation 1261 'add' 'ret_V_41' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1262 [1/1] (0.95ns)   --->   "%add_ln1347_21 = add i48 %trunc_ln1347_41, i48 %trunc_ln1347_40"   --->   Operation 1262 'add' 'add_ln1347_21' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1263 [1/1] (0.00ns)   --->   "%p_Result_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_41, i32 64"   --->   Operation 1263 'bitselect' 'p_Result_121' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_52)   --->   "%p_Val2_96 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_21, i32 16, i32 47"   --->   Operation 1264 'partselect' 'p_Val2_96' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1265 [1/1] (0.00ns)   --->   "%p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_21, i32 47"   --->   Operation 1265 'bitselect' 'p_Result_122' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_41, i32 48, i32 64"   --->   Operation 1266 'partselect' 'tmp_52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1267 [1/1] (0.68ns)   --->   "%icmp_ln878_41 = icmp_ne  i17 %tmp_52, i17 0"   --->   Operation 1267 'icmp' 'icmp_ln878_41' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node overflow_42)   --->   "%or_ln895_41 = or i1 %p_Result_122, i1 %icmp_ln878_41"   --->   Operation 1268 'or' 'or_ln895_41' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node overflow_42)   --->   "%xor_ln895_41 = xor i1 %p_Result_121, i1 1"   --->   Operation 1269 'xor' 'xor_ln895_41' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1270 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_42 = and i1 %or_ln895_41, i1 %xor_ln895_41"   --->   Operation 1270 'and' 'overflow_42' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_52)   --->   "%xor_ln896_41 = xor i1 %p_Result_122, i1 1"   --->   Operation 1271 'xor' 'xor_ln896_41' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1272 [1/1] (0.68ns)   --->   "%icmp_ln896_41 = icmp_ne  i17 %tmp_52, i17 131071"   --->   Operation 1272 'icmp' 'icmp_ln896_41' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_52)   --->   "%or_ln896_41 = or i1 %icmp_ln896_41, i1 %xor_ln896_41"   --->   Operation 1273 'or' 'or_ln896_41' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_52)   --->   "%underflow_42 = and i1 %or_ln896_41, i1 %p_Result_121"   --->   Operation 1274 'and' 'underflow_42' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_52)   --->   "%select_ln346_83 = select i1 %overflow_42, i32 2147483647, i32 2147483648"   --->   Operation 1275 'select' 'select_ln346_83' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_52)   --->   "%or_ln346_41 = or i1 %overflow_42, i1 %underflow_42"   --->   Operation 1276 'or' 'or_ln346_41' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1277 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_52 = select i1 %or_ln346_41, i32 %select_ln346_83, i32 %p_Val2_96"   --->   Operation 1277 'select' 'bottom_V_52' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i32 %left_V_52"   --->   Operation 1278 'sext' 'sext_ln1273_42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1279 [1/1] (3.17ns)   --->   "%r_V_302 = mul i64 %sext_ln1273_42, i64 %r_V_107_cast"   --->   Operation 1279 'mul' 'r_V_302' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i32 %right_V_21_load_1"   --->   Operation 1280 'sext' 'sext_ln1273_43' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1281 [1/1] (3.17ns)   --->   "%r_V_303 = mul i64 %sext_ln1273_43, i64 %r_V_112_cast"   --->   Operation 1281 'mul' 'r_V_303' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1282 [1/1] (1.14ns)   --->   "%ret_V_42 = sub i64 %r_V_302, i64 %r_V_303"   --->   Operation 1282 'sub' 'ret_V_42' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1283 [1/1] (0.00ns)   --->   "%p_Result_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_42, i32 63"   --->   Operation 1283 'bitselect' 'p_Result_123' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node left_V_53)   --->   "%p_Val2_98 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_42, i32 16, i32 47"   --->   Operation 1284 'partselect' 'p_Val2_98' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1285 [1/1] (0.00ns)   --->   "%p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_42, i32 47"   --->   Operation 1285 'bitselect' 'p_Result_124' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_42, i32 48, i32 63"   --->   Operation 1286 'partselect' 'tmp_53' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1287 [1/1] (0.67ns)   --->   "%icmp_ln878_42 = icmp_ne  i16 %tmp_53, i16 0"   --->   Operation 1287 'icmp' 'icmp_ln878_42' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%or_ln895_42 = or i1 %p_Result_124, i1 %icmp_ln878_42"   --->   Operation 1288 'or' 'or_ln895_42' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%xor_ln895_42 = xor i1 %p_Result_123, i1 1"   --->   Operation 1289 'xor' 'xor_ln895_42' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1290 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_43 = and i1 %or_ln895_42, i1 %xor_ln895_42"   --->   Operation 1290 'and' 'overflow_43' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node left_V_53)   --->   "%xor_ln896_42 = xor i1 %p_Result_124, i1 1"   --->   Operation 1291 'xor' 'xor_ln896_42' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1292 [1/1] (0.67ns)   --->   "%icmp_ln896_42 = icmp_ne  i16 %tmp_53, i16 65535"   --->   Operation 1292 'icmp' 'icmp_ln896_42' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node left_V_53)   --->   "%or_ln896_42 = or i1 %icmp_ln896_42, i1 %xor_ln896_42"   --->   Operation 1293 'or' 'or_ln896_42' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node left_V_53)   --->   "%underflow_43 = and i1 %or_ln896_42, i1 %p_Result_123"   --->   Operation 1294 'and' 'underflow_43' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node left_V_53)   --->   "%select_ln346_85 = select i1 %overflow_43, i32 2147483647, i32 2147483648"   --->   Operation 1295 'select' 'select_ln346_85' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node left_V_53)   --->   "%or_ln346_42 = or i1 %overflow_43, i1 %underflow_43"   --->   Operation 1296 'or' 'or_ln346_42' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1297 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_53 = select i1 %or_ln346_42, i32 %select_ln346_85, i32 %p_Val2_98"   --->   Operation 1297 'select' 'left_V_53' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1298 [1/1] (3.17ns)   --->   "%r_V_304 = mul i64 %sext_ln1273_43, i64 %r_V_107_cast"   --->   Operation 1298 'mul' 'r_V_304' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1299 [1/1] (3.17ns)   --->   "%r_V_305 = mul i64 %sext_ln1273_42, i64 %r_V_112_cast"   --->   Operation 1299 'mul' 'r_V_305' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i64 %r_V_304"   --->   Operation 1300 'sext' 'sext_ln813_42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i64 %r_V_305"   --->   Operation 1301 'sext' 'sext_ln813_43' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1302 [1/1] (0.00ns)   --->   "%trunc_ln1347_42 = trunc i64 %r_V_304"   --->   Operation 1302 'trunc' 'trunc_ln1347_42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln1347_43 = trunc i64 %r_V_305"   --->   Operation 1303 'trunc' 'trunc_ln1347_43' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1304 [1/1] (1.14ns)   --->   "%ret_V_43 = add i65 %sext_ln813_43, i65 %sext_ln813_42"   --->   Operation 1304 'add' 'ret_V_43' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1305 [1/1] (0.95ns)   --->   "%add_ln1347_22 = add i48 %trunc_ln1347_43, i48 %trunc_ln1347_42"   --->   Operation 1305 'add' 'add_ln1347_22' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1306 [1/1] (0.00ns)   --->   "%p_Result_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_43, i32 64"   --->   Operation 1306 'bitselect' 'p_Result_125' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_53)   --->   "%p_Val2_100 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_22, i32 16, i32 47"   --->   Operation 1307 'partselect' 'p_Val2_100' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1308 [1/1] (0.00ns)   --->   "%p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_22, i32 47"   --->   Operation 1308 'bitselect' 'p_Result_126' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_43, i32 48, i32 64"   --->   Operation 1309 'partselect' 'tmp_54' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1310 [1/1] (0.68ns)   --->   "%icmp_ln878_43 = icmp_ne  i17 %tmp_54, i17 0"   --->   Operation 1310 'icmp' 'icmp_ln878_43' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node overflow_44)   --->   "%or_ln895_43 = or i1 %p_Result_126, i1 %icmp_ln878_43"   --->   Operation 1311 'or' 'or_ln895_43' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node overflow_44)   --->   "%xor_ln895_43 = xor i1 %p_Result_125, i1 1"   --->   Operation 1312 'xor' 'xor_ln895_43' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1313 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_44 = and i1 %or_ln895_43, i1 %xor_ln895_43"   --->   Operation 1313 'and' 'overflow_44' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_53)   --->   "%xor_ln896_43 = xor i1 %p_Result_126, i1 1"   --->   Operation 1314 'xor' 'xor_ln896_43' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1315 [1/1] (0.68ns)   --->   "%icmp_ln896_43 = icmp_ne  i17 %tmp_54, i17 131071"   --->   Operation 1315 'icmp' 'icmp_ln896_43' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_53)   --->   "%or_ln896_43 = or i1 %icmp_ln896_43, i1 %xor_ln896_43"   --->   Operation 1316 'or' 'or_ln896_43' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_53)   --->   "%underflow_44 = and i1 %or_ln896_43, i1 %p_Result_125"   --->   Operation 1317 'and' 'underflow_44' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_53)   --->   "%select_ln346_87 = select i1 %overflow_44, i32 2147483647, i32 2147483648"   --->   Operation 1318 'select' 'select_ln346_87' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_53)   --->   "%or_ln346_43 = or i1 %overflow_44, i1 %underflow_44"   --->   Operation 1319 'or' 'or_ln346_43' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1320 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_53 = select i1 %or_ln346_43, i32 %select_ln346_87, i32 %p_Val2_100"   --->   Operation 1320 'select' 'bottom_V_53' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i32 %left_V_53"   --->   Operation 1321 'sext' 'sext_ln1273_44' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1322 [1/1] (3.17ns)   --->   "%r_V_306 = mul i64 %sext_ln1273_44, i64 %r_V_112_cast"   --->   Operation 1322 'mul' 'r_V_306' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i32 %right_V_22_load_1"   --->   Operation 1323 'sext' 'sext_ln1273_45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1324 [1/1] (3.17ns)   --->   "%r_V_307 = mul i64 %sext_ln1273_45, i64 %r_V_117_cast"   --->   Operation 1324 'mul' 'r_V_307' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1325 [1/1] (1.14ns)   --->   "%ret_V_44 = sub i64 %r_V_306, i64 %r_V_307"   --->   Operation 1325 'sub' 'ret_V_44' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1326 [1/1] (0.00ns)   --->   "%p_Result_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_44, i32 63"   --->   Operation 1326 'bitselect' 'p_Result_127' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node left_V_54)   --->   "%p_Val2_102 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_44, i32 16, i32 47"   --->   Operation 1327 'partselect' 'p_Val2_102' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1328 [1/1] (0.00ns)   --->   "%p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_44, i32 47"   --->   Operation 1328 'bitselect' 'p_Result_128' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_44, i32 48, i32 63"   --->   Operation 1329 'partselect' 'tmp_55' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1330 [1/1] (0.67ns)   --->   "%icmp_ln878_44 = icmp_ne  i16 %tmp_55, i16 0"   --->   Operation 1330 'icmp' 'icmp_ln878_44' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%or_ln895_44 = or i1 %p_Result_128, i1 %icmp_ln878_44"   --->   Operation 1331 'or' 'or_ln895_44' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%xor_ln895_44 = xor i1 %p_Result_127, i1 1"   --->   Operation 1332 'xor' 'xor_ln895_44' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1333 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_45 = and i1 %or_ln895_44, i1 %xor_ln895_44"   --->   Operation 1333 'and' 'overflow_45' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node left_V_54)   --->   "%xor_ln896_44 = xor i1 %p_Result_128, i1 1"   --->   Operation 1334 'xor' 'xor_ln896_44' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1335 [1/1] (0.67ns)   --->   "%icmp_ln896_44 = icmp_ne  i16 %tmp_55, i16 65535"   --->   Operation 1335 'icmp' 'icmp_ln896_44' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node left_V_54)   --->   "%or_ln896_44 = or i1 %icmp_ln896_44, i1 %xor_ln896_44"   --->   Operation 1336 'or' 'or_ln896_44' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node left_V_54)   --->   "%underflow_45 = and i1 %or_ln896_44, i1 %p_Result_127"   --->   Operation 1337 'and' 'underflow_45' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node left_V_54)   --->   "%select_ln346_89 = select i1 %overflow_45, i32 2147483647, i32 2147483648"   --->   Operation 1338 'select' 'select_ln346_89' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node left_V_54)   --->   "%or_ln346_44 = or i1 %overflow_45, i1 %underflow_45"   --->   Operation 1339 'or' 'or_ln346_44' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1340 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_54 = select i1 %or_ln346_44, i32 %select_ln346_89, i32 %p_Val2_102"   --->   Operation 1340 'select' 'left_V_54' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1341 [1/1] (3.17ns)   --->   "%r_V_308 = mul i64 %sext_ln1273_45, i64 %r_V_112_cast"   --->   Operation 1341 'mul' 'r_V_308' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1342 [1/1] (3.17ns)   --->   "%r_V_309 = mul i64 %sext_ln1273_44, i64 %r_V_117_cast"   --->   Operation 1342 'mul' 'r_V_309' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i64 %r_V_308"   --->   Operation 1343 'sext' 'sext_ln813_44' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i64 %r_V_309"   --->   Operation 1344 'sext' 'sext_ln813_45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1345 [1/1] (0.00ns)   --->   "%trunc_ln1347_44 = trunc i64 %r_V_308"   --->   Operation 1345 'trunc' 'trunc_ln1347_44' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1346 [1/1] (0.00ns)   --->   "%trunc_ln1347_45 = trunc i64 %r_V_309"   --->   Operation 1346 'trunc' 'trunc_ln1347_45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1347 [1/1] (1.14ns)   --->   "%ret_V_45 = add i65 %sext_ln813_45, i65 %sext_ln813_44"   --->   Operation 1347 'add' 'ret_V_45' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1348 [1/1] (0.95ns)   --->   "%add_ln1347_23 = add i48 %trunc_ln1347_45, i48 %trunc_ln1347_44"   --->   Operation 1348 'add' 'add_ln1347_23' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1349 [1/1] (0.00ns)   --->   "%p_Result_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_45, i32 64"   --->   Operation 1349 'bitselect' 'p_Result_129' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_54)   --->   "%p_Val2_104 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_23, i32 16, i32 47"   --->   Operation 1350 'partselect' 'p_Val2_104' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1351 [1/1] (0.00ns)   --->   "%p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_23, i32 47"   --->   Operation 1351 'bitselect' 'p_Result_130' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_45, i32 48, i32 64"   --->   Operation 1352 'partselect' 'tmp_56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1353 [1/1] (0.68ns)   --->   "%icmp_ln878_45 = icmp_ne  i17 %tmp_56, i17 0"   --->   Operation 1353 'icmp' 'icmp_ln878_45' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node overflow_46)   --->   "%or_ln895_45 = or i1 %p_Result_130, i1 %icmp_ln878_45"   --->   Operation 1354 'or' 'or_ln895_45' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node overflow_46)   --->   "%xor_ln895_45 = xor i1 %p_Result_129, i1 1"   --->   Operation 1355 'xor' 'xor_ln895_45' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1356 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_46 = and i1 %or_ln895_45, i1 %xor_ln895_45"   --->   Operation 1356 'and' 'overflow_46' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_54)   --->   "%xor_ln896_45 = xor i1 %p_Result_130, i1 1"   --->   Operation 1357 'xor' 'xor_ln896_45' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1358 [1/1] (0.68ns)   --->   "%icmp_ln896_45 = icmp_ne  i17 %tmp_56, i17 131071"   --->   Operation 1358 'icmp' 'icmp_ln896_45' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_54)   --->   "%or_ln896_45 = or i1 %icmp_ln896_45, i1 %xor_ln896_45"   --->   Operation 1359 'or' 'or_ln896_45' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_54)   --->   "%underflow_46 = and i1 %or_ln896_45, i1 %p_Result_129"   --->   Operation 1360 'and' 'underflow_46' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_54)   --->   "%select_ln346_91 = select i1 %overflow_46, i32 2147483647, i32 2147483648"   --->   Operation 1361 'select' 'select_ln346_91' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_54)   --->   "%or_ln346_45 = or i1 %overflow_46, i1 %underflow_46"   --->   Operation 1362 'or' 'or_ln346_45' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1363 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_54 = select i1 %or_ln346_45, i32 %select_ln346_91, i32 %p_Val2_104"   --->   Operation 1363 'select' 'bottom_V_54' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i32 %left_V_54"   --->   Operation 1364 'sext' 'sext_ln1273_46' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1365 [1/1] (3.17ns)   --->   "%r_V_310 = mul i64 %sext_ln1273_46, i64 %r_V_117_cast"   --->   Operation 1365 'mul' 'r_V_310' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i32 %right_V_23_load_1"   --->   Operation 1366 'sext' 'sext_ln1273_47' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1367 [1/1] (3.17ns)   --->   "%r_V_311 = mul i64 %sext_ln1273_47, i64 %r_V_122_cast"   --->   Operation 1367 'mul' 'r_V_311' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1368 [1/1] (1.14ns)   --->   "%ret_V_46 = sub i64 %r_V_310, i64 %r_V_311"   --->   Operation 1368 'sub' 'ret_V_46' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1369 [1/1] (0.00ns)   --->   "%p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_46, i32 63"   --->   Operation 1369 'bitselect' 'p_Result_131' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node left_V_55)   --->   "%p_Val2_106 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_46, i32 16, i32 47"   --->   Operation 1370 'partselect' 'p_Val2_106' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1371 [1/1] (0.00ns)   --->   "%p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_46, i32 47"   --->   Operation 1371 'bitselect' 'p_Result_132' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_46, i32 48, i32 63"   --->   Operation 1372 'partselect' 'tmp_57' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1373 [1/1] (0.67ns)   --->   "%icmp_ln878_46 = icmp_ne  i16 %tmp_57, i16 0"   --->   Operation 1373 'icmp' 'icmp_ln878_46' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node overflow_47)   --->   "%or_ln895_46 = or i1 %p_Result_132, i1 %icmp_ln878_46"   --->   Operation 1374 'or' 'or_ln895_46' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node overflow_47)   --->   "%xor_ln895_46 = xor i1 %p_Result_131, i1 1"   --->   Operation 1375 'xor' 'xor_ln895_46' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1376 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_47 = and i1 %or_ln895_46, i1 %xor_ln895_46"   --->   Operation 1376 'and' 'overflow_47' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node left_V_55)   --->   "%xor_ln896_46 = xor i1 %p_Result_132, i1 1"   --->   Operation 1377 'xor' 'xor_ln896_46' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1378 [1/1] (0.67ns)   --->   "%icmp_ln896_46 = icmp_ne  i16 %tmp_57, i16 65535"   --->   Operation 1378 'icmp' 'icmp_ln896_46' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node left_V_55)   --->   "%or_ln896_46 = or i1 %icmp_ln896_46, i1 %xor_ln896_46"   --->   Operation 1379 'or' 'or_ln896_46' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node left_V_55)   --->   "%underflow_47 = and i1 %or_ln896_46, i1 %p_Result_131"   --->   Operation 1380 'and' 'underflow_47' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node left_V_55)   --->   "%select_ln346_93 = select i1 %overflow_47, i32 2147483647, i32 2147483648"   --->   Operation 1381 'select' 'select_ln346_93' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node left_V_55)   --->   "%or_ln346_46 = or i1 %overflow_47, i1 %underflow_47"   --->   Operation 1382 'or' 'or_ln346_46' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1383 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_55 = select i1 %or_ln346_46, i32 %select_ln346_93, i32 %p_Val2_106"   --->   Operation 1383 'select' 'left_V_55' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1384 [1/1] (3.17ns)   --->   "%r_V_312 = mul i64 %sext_ln1273_47, i64 %r_V_117_cast"   --->   Operation 1384 'mul' 'r_V_312' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1385 [1/1] (3.17ns)   --->   "%r_V_313 = mul i64 %sext_ln1273_46, i64 %r_V_122_cast"   --->   Operation 1385 'mul' 'r_V_313' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i64 %r_V_312"   --->   Operation 1386 'sext' 'sext_ln813_46' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i64 %r_V_313"   --->   Operation 1387 'sext' 'sext_ln813_47' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln1347_46 = trunc i64 %r_V_312"   --->   Operation 1388 'trunc' 'trunc_ln1347_46' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1389 [1/1] (0.00ns)   --->   "%trunc_ln1347_47 = trunc i64 %r_V_313"   --->   Operation 1389 'trunc' 'trunc_ln1347_47' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1390 [1/1] (1.14ns)   --->   "%ret_V_47 = add i65 %sext_ln813_47, i65 %sext_ln813_46"   --->   Operation 1390 'add' 'ret_V_47' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1391 [1/1] (0.95ns)   --->   "%add_ln1347_24 = add i48 %trunc_ln1347_47, i48 %trunc_ln1347_46"   --->   Operation 1391 'add' 'add_ln1347_24' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1392 [1/1] (0.00ns)   --->   "%p_Result_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_47, i32 64"   --->   Operation 1392 'bitselect' 'p_Result_133' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_55)   --->   "%p_Val2_108 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_24, i32 16, i32 47"   --->   Operation 1393 'partselect' 'p_Val2_108' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1394 [1/1] (0.00ns)   --->   "%p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_24, i32 47"   --->   Operation 1394 'bitselect' 'p_Result_134' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_47, i32 48, i32 64"   --->   Operation 1395 'partselect' 'tmp_58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1396 [1/1] (0.68ns)   --->   "%icmp_ln878_47 = icmp_ne  i17 %tmp_58, i17 0"   --->   Operation 1396 'icmp' 'icmp_ln878_47' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node overflow_48)   --->   "%or_ln895_47 = or i1 %p_Result_134, i1 %icmp_ln878_47"   --->   Operation 1397 'or' 'or_ln895_47' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node overflow_48)   --->   "%xor_ln895_47 = xor i1 %p_Result_133, i1 1"   --->   Operation 1398 'xor' 'xor_ln895_47' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1399 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_48 = and i1 %or_ln895_47, i1 %xor_ln895_47"   --->   Operation 1399 'and' 'overflow_48' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_55)   --->   "%xor_ln896_47 = xor i1 %p_Result_134, i1 1"   --->   Operation 1400 'xor' 'xor_ln896_47' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1401 [1/1] (0.68ns)   --->   "%icmp_ln896_47 = icmp_ne  i17 %tmp_58, i17 131071"   --->   Operation 1401 'icmp' 'icmp_ln896_47' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_55)   --->   "%or_ln896_47 = or i1 %icmp_ln896_47, i1 %xor_ln896_47"   --->   Operation 1402 'or' 'or_ln896_47' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_55)   --->   "%underflow_48 = and i1 %or_ln896_47, i1 %p_Result_133"   --->   Operation 1403 'and' 'underflow_48' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_55)   --->   "%select_ln346_95 = select i1 %overflow_48, i32 2147483647, i32 2147483648"   --->   Operation 1404 'select' 'select_ln346_95' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_55)   --->   "%or_ln346_47 = or i1 %overflow_48, i1 %underflow_48"   --->   Operation 1405 'or' 'or_ln346_47' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1406 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_55 = select i1 %or_ln346_47, i32 %select_ln346_95, i32 %p_Val2_108"   --->   Operation 1406 'select' 'bottom_V_55' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i32 %left_V_55"   --->   Operation 1407 'sext' 'sext_ln1273_48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1408 [1/1] (3.17ns)   --->   "%r_V_314 = mul i64 %sext_ln1273_48, i64 %r_V_122_cast"   --->   Operation 1408 'mul' 'r_V_314' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i32 %right_V_24_load_1"   --->   Operation 1409 'sext' 'sext_ln1273_49' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1410 [1/1] (3.17ns)   --->   "%r_V_315 = mul i64 %sext_ln1273_49, i64 %r_V_127_cast"   --->   Operation 1410 'mul' 'r_V_315' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1411 [1/1] (1.14ns)   --->   "%ret_V_48 = sub i64 %r_V_314, i64 %r_V_315"   --->   Operation 1411 'sub' 'ret_V_48' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1412 [1/1] (0.00ns)   --->   "%p_Result_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_48, i32 63"   --->   Operation 1412 'bitselect' 'p_Result_135' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node left_V_56)   --->   "%p_Val2_110 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_48, i32 16, i32 47"   --->   Operation 1413 'partselect' 'p_Val2_110' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1414 [1/1] (0.00ns)   --->   "%p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_48, i32 47"   --->   Operation 1414 'bitselect' 'p_Result_136' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_48, i32 48, i32 63"   --->   Operation 1415 'partselect' 'tmp_59' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1416 [1/1] (0.67ns)   --->   "%icmp_ln878_48 = icmp_ne  i16 %tmp_59, i16 0"   --->   Operation 1416 'icmp' 'icmp_ln878_48' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%or_ln895_48 = or i1 %p_Result_136, i1 %icmp_ln878_48"   --->   Operation 1417 'or' 'or_ln895_48' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%xor_ln895_48 = xor i1 %p_Result_135, i1 1"   --->   Operation 1418 'xor' 'xor_ln895_48' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1419 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_49 = and i1 %or_ln895_48, i1 %xor_ln895_48"   --->   Operation 1419 'and' 'overflow_49' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node left_V_56)   --->   "%xor_ln896_48 = xor i1 %p_Result_136, i1 1"   --->   Operation 1420 'xor' 'xor_ln896_48' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1421 [1/1] (0.67ns)   --->   "%icmp_ln896_48 = icmp_ne  i16 %tmp_59, i16 65535"   --->   Operation 1421 'icmp' 'icmp_ln896_48' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node left_V_56)   --->   "%or_ln896_48 = or i1 %icmp_ln896_48, i1 %xor_ln896_48"   --->   Operation 1422 'or' 'or_ln896_48' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node left_V_56)   --->   "%underflow_49 = and i1 %or_ln896_48, i1 %p_Result_135"   --->   Operation 1423 'and' 'underflow_49' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node left_V_56)   --->   "%select_ln346_97 = select i1 %overflow_49, i32 2147483647, i32 2147483648"   --->   Operation 1424 'select' 'select_ln346_97' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node left_V_56)   --->   "%or_ln346_48 = or i1 %overflow_49, i1 %underflow_49"   --->   Operation 1425 'or' 'or_ln346_48' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1426 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_56 = select i1 %or_ln346_48, i32 %select_ln346_97, i32 %p_Val2_110"   --->   Operation 1426 'select' 'left_V_56' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1427 [1/1] (3.17ns)   --->   "%r_V_316 = mul i64 %sext_ln1273_49, i64 %r_V_122_cast"   --->   Operation 1427 'mul' 'r_V_316' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1428 [1/1] (3.17ns)   --->   "%r_V_317 = mul i64 %sext_ln1273_48, i64 %r_V_127_cast"   --->   Operation 1428 'mul' 'r_V_317' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i64 %r_V_316"   --->   Operation 1429 'sext' 'sext_ln813_48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i64 %r_V_317"   --->   Operation 1430 'sext' 'sext_ln813_49' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln1347_48 = trunc i64 %r_V_316"   --->   Operation 1431 'trunc' 'trunc_ln1347_48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln1347_49 = trunc i64 %r_V_317"   --->   Operation 1432 'trunc' 'trunc_ln1347_49' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1433 [1/1] (1.14ns)   --->   "%ret_V_49 = add i65 %sext_ln813_49, i65 %sext_ln813_48"   --->   Operation 1433 'add' 'ret_V_49' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1434 [1/1] (0.95ns)   --->   "%add_ln1347_25 = add i48 %trunc_ln1347_49, i48 %trunc_ln1347_48"   --->   Operation 1434 'add' 'add_ln1347_25' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1435 [1/1] (0.00ns)   --->   "%p_Result_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_49, i32 64"   --->   Operation 1435 'bitselect' 'p_Result_137' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_56)   --->   "%p_Val2_112 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_25, i32 16, i32 47"   --->   Operation 1436 'partselect' 'p_Val2_112' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1437 [1/1] (0.00ns)   --->   "%p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_25, i32 47"   --->   Operation 1437 'bitselect' 'p_Result_138' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_49, i32 48, i32 64"   --->   Operation 1438 'partselect' 'tmp_60' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1439 [1/1] (0.68ns)   --->   "%icmp_ln878_49 = icmp_ne  i17 %tmp_60, i17 0"   --->   Operation 1439 'icmp' 'icmp_ln878_49' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node overflow_50)   --->   "%or_ln895_49 = or i1 %p_Result_138, i1 %icmp_ln878_49"   --->   Operation 1440 'or' 'or_ln895_49' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node overflow_50)   --->   "%xor_ln895_49 = xor i1 %p_Result_137, i1 1"   --->   Operation 1441 'xor' 'xor_ln895_49' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1442 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_50 = and i1 %or_ln895_49, i1 %xor_ln895_49"   --->   Operation 1442 'and' 'overflow_50' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_56)   --->   "%xor_ln896_49 = xor i1 %p_Result_138, i1 1"   --->   Operation 1443 'xor' 'xor_ln896_49' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1444 [1/1] (0.68ns)   --->   "%icmp_ln896_49 = icmp_ne  i17 %tmp_60, i17 131071"   --->   Operation 1444 'icmp' 'icmp_ln896_49' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_56)   --->   "%or_ln896_49 = or i1 %icmp_ln896_49, i1 %xor_ln896_49"   --->   Operation 1445 'or' 'or_ln896_49' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_56)   --->   "%underflow_50 = and i1 %or_ln896_49, i1 %p_Result_137"   --->   Operation 1446 'and' 'underflow_50' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_56)   --->   "%select_ln346_99 = select i1 %overflow_50, i32 2147483647, i32 2147483648"   --->   Operation 1447 'select' 'select_ln346_99' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_56)   --->   "%or_ln346_49 = or i1 %overflow_50, i1 %underflow_50"   --->   Operation 1448 'or' 'or_ln346_49' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1449 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_56 = select i1 %or_ln346_49, i32 %select_ln346_99, i32 %p_Val2_112"   --->   Operation 1449 'select' 'bottom_V_56' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i32 %left_V_56"   --->   Operation 1450 'sext' 'sext_ln1273_50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1451 [1/1] (3.17ns)   --->   "%r_V_318 = mul i64 %sext_ln1273_50, i64 %r_V_127_cast"   --->   Operation 1451 'mul' 'r_V_318' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i32 %right_V_25_load_1"   --->   Operation 1452 'sext' 'sext_ln1273_51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1453 [1/1] (3.17ns)   --->   "%r_V_319 = mul i64 %sext_ln1273_51, i64 %r_V_132_cast"   --->   Operation 1453 'mul' 'r_V_319' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1454 [1/1] (1.14ns)   --->   "%ret_V_50 = sub i64 %r_V_318, i64 %r_V_319"   --->   Operation 1454 'sub' 'ret_V_50' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1455 [1/1] (0.00ns)   --->   "%p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_50, i32 63"   --->   Operation 1455 'bitselect' 'p_Result_139' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node left_V_57)   --->   "%p_Val2_114 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_50, i32 16, i32 47"   --->   Operation 1456 'partselect' 'p_Val2_114' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1457 [1/1] (0.00ns)   --->   "%p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_50, i32 47"   --->   Operation 1457 'bitselect' 'p_Result_140' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_50, i32 48, i32 63"   --->   Operation 1458 'partselect' 'tmp_61' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1459 [1/1] (0.67ns)   --->   "%icmp_ln878_50 = icmp_ne  i16 %tmp_61, i16 0"   --->   Operation 1459 'icmp' 'icmp_ln878_50' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%or_ln895_50 = or i1 %p_Result_140, i1 %icmp_ln878_50"   --->   Operation 1460 'or' 'or_ln895_50' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%xor_ln895_50 = xor i1 %p_Result_139, i1 1"   --->   Operation 1461 'xor' 'xor_ln895_50' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1462 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_51 = and i1 %or_ln895_50, i1 %xor_ln895_50"   --->   Operation 1462 'and' 'overflow_51' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node left_V_57)   --->   "%xor_ln896_50 = xor i1 %p_Result_140, i1 1"   --->   Operation 1463 'xor' 'xor_ln896_50' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1464 [1/1] (0.67ns)   --->   "%icmp_ln896_50 = icmp_ne  i16 %tmp_61, i16 65535"   --->   Operation 1464 'icmp' 'icmp_ln896_50' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node left_V_57)   --->   "%or_ln896_50 = or i1 %icmp_ln896_50, i1 %xor_ln896_50"   --->   Operation 1465 'or' 'or_ln896_50' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node left_V_57)   --->   "%underflow_51 = and i1 %or_ln896_50, i1 %p_Result_139"   --->   Operation 1466 'and' 'underflow_51' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node left_V_57)   --->   "%select_ln346_101 = select i1 %overflow_51, i32 2147483647, i32 2147483648"   --->   Operation 1467 'select' 'select_ln346_101' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node left_V_57)   --->   "%or_ln346_50 = or i1 %overflow_51, i1 %underflow_51"   --->   Operation 1468 'or' 'or_ln346_50' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1469 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_57 = select i1 %or_ln346_50, i32 %select_ln346_101, i32 %p_Val2_114"   --->   Operation 1469 'select' 'left_V_57' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1470 [1/1] (3.17ns)   --->   "%r_V_320 = mul i64 %sext_ln1273_51, i64 %r_V_127_cast"   --->   Operation 1470 'mul' 'r_V_320' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1471 [1/1] (3.17ns)   --->   "%r_V_321 = mul i64 %sext_ln1273_50, i64 %r_V_132_cast"   --->   Operation 1471 'mul' 'r_V_321' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln813_50 = sext i64 %r_V_320"   --->   Operation 1472 'sext' 'sext_ln813_50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln813_51 = sext i64 %r_V_321"   --->   Operation 1473 'sext' 'sext_ln813_51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln1347_50 = trunc i64 %r_V_320"   --->   Operation 1474 'trunc' 'trunc_ln1347_50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln1347_51 = trunc i64 %r_V_321"   --->   Operation 1475 'trunc' 'trunc_ln1347_51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1476 [1/1] (1.14ns)   --->   "%ret_V_51 = add i65 %sext_ln813_51, i65 %sext_ln813_50"   --->   Operation 1476 'add' 'ret_V_51' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1477 [1/1] (0.95ns)   --->   "%add_ln1347_26 = add i48 %trunc_ln1347_51, i48 %trunc_ln1347_50"   --->   Operation 1477 'add' 'add_ln1347_26' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1478 [1/1] (0.00ns)   --->   "%p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_51, i32 64"   --->   Operation 1478 'bitselect' 'p_Result_141' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_57)   --->   "%p_Val2_116 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_26, i32 16, i32 47"   --->   Operation 1479 'partselect' 'p_Val2_116' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1480 [1/1] (0.00ns)   --->   "%p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_26, i32 47"   --->   Operation 1480 'bitselect' 'p_Result_142' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_51, i32 48, i32 64"   --->   Operation 1481 'partselect' 'tmp_62' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1482 [1/1] (0.68ns)   --->   "%icmp_ln878_51 = icmp_ne  i17 %tmp_62, i17 0"   --->   Operation 1482 'icmp' 'icmp_ln878_51' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node overflow_52)   --->   "%or_ln895_51 = or i1 %p_Result_142, i1 %icmp_ln878_51"   --->   Operation 1483 'or' 'or_ln895_51' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node overflow_52)   --->   "%xor_ln895_51 = xor i1 %p_Result_141, i1 1"   --->   Operation 1484 'xor' 'xor_ln895_51' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1485 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_52 = and i1 %or_ln895_51, i1 %xor_ln895_51"   --->   Operation 1485 'and' 'overflow_52' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_57)   --->   "%xor_ln896_51 = xor i1 %p_Result_142, i1 1"   --->   Operation 1486 'xor' 'xor_ln896_51' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1487 [1/1] (0.68ns)   --->   "%icmp_ln896_51 = icmp_ne  i17 %tmp_62, i17 131071"   --->   Operation 1487 'icmp' 'icmp_ln896_51' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_57)   --->   "%or_ln896_51 = or i1 %icmp_ln896_51, i1 %xor_ln896_51"   --->   Operation 1488 'or' 'or_ln896_51' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_57)   --->   "%underflow_52 = and i1 %or_ln896_51, i1 %p_Result_141"   --->   Operation 1489 'and' 'underflow_52' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_57)   --->   "%select_ln346_103 = select i1 %overflow_52, i32 2147483647, i32 2147483648"   --->   Operation 1490 'select' 'select_ln346_103' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_57)   --->   "%or_ln346_51 = or i1 %overflow_52, i1 %underflow_52"   --->   Operation 1491 'or' 'or_ln346_51' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1492 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_57 = select i1 %or_ln346_51, i32 %select_ln346_103, i32 %p_Val2_116"   --->   Operation 1492 'select' 'bottom_V_57' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i32 %left_V_57"   --->   Operation 1493 'sext' 'sext_ln1273_52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1494 [1/1] (3.17ns)   --->   "%r_V_322 = mul i64 %sext_ln1273_52, i64 %r_V_132_cast"   --->   Operation 1494 'mul' 'r_V_322' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i32 %right_V_26_load_1"   --->   Operation 1495 'sext' 'sext_ln1273_53' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1496 [1/1] (3.17ns)   --->   "%r_V_323 = mul i64 %sext_ln1273_53, i64 %r_V_137_cast"   --->   Operation 1496 'mul' 'r_V_323' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1497 [1/1] (1.14ns)   --->   "%ret_V_52 = sub i64 %r_V_322, i64 %r_V_323"   --->   Operation 1497 'sub' 'ret_V_52' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1498 [1/1] (0.00ns)   --->   "%p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_52, i32 63"   --->   Operation 1498 'bitselect' 'p_Result_143' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node left_V_58)   --->   "%p_Val2_118 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_52, i32 16, i32 47"   --->   Operation 1499 'partselect' 'p_Val2_118' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1500 [1/1] (0.00ns)   --->   "%p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_52, i32 47"   --->   Operation 1500 'bitselect' 'p_Result_144' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_52, i32 48, i32 63"   --->   Operation 1501 'partselect' 'tmp_63' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1502 [1/1] (0.67ns)   --->   "%icmp_ln878_52 = icmp_ne  i16 %tmp_63, i16 0"   --->   Operation 1502 'icmp' 'icmp_ln878_52' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%or_ln895_52 = or i1 %p_Result_144, i1 %icmp_ln878_52"   --->   Operation 1503 'or' 'or_ln895_52' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%xor_ln895_52 = xor i1 %p_Result_143, i1 1"   --->   Operation 1504 'xor' 'xor_ln895_52' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1505 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_53 = and i1 %or_ln895_52, i1 %xor_ln895_52"   --->   Operation 1505 'and' 'overflow_53' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node left_V_58)   --->   "%xor_ln896_52 = xor i1 %p_Result_144, i1 1"   --->   Operation 1506 'xor' 'xor_ln896_52' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1507 [1/1] (0.67ns)   --->   "%icmp_ln896_52 = icmp_ne  i16 %tmp_63, i16 65535"   --->   Operation 1507 'icmp' 'icmp_ln896_52' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node left_V_58)   --->   "%or_ln896_52 = or i1 %icmp_ln896_52, i1 %xor_ln896_52"   --->   Operation 1508 'or' 'or_ln896_52' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node left_V_58)   --->   "%underflow_53 = and i1 %or_ln896_52, i1 %p_Result_143"   --->   Operation 1509 'and' 'underflow_53' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node left_V_58)   --->   "%select_ln346_105 = select i1 %overflow_53, i32 2147483647, i32 2147483648"   --->   Operation 1510 'select' 'select_ln346_105' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node left_V_58)   --->   "%or_ln346_52 = or i1 %overflow_53, i1 %underflow_53"   --->   Operation 1511 'or' 'or_ln346_52' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1512 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_58 = select i1 %or_ln346_52, i32 %select_ln346_105, i32 %p_Val2_118"   --->   Operation 1512 'select' 'left_V_58' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1513 [1/1] (3.17ns)   --->   "%r_V_324 = mul i64 %sext_ln1273_53, i64 %r_V_132_cast"   --->   Operation 1513 'mul' 'r_V_324' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1514 [1/1] (3.17ns)   --->   "%r_V_325 = mul i64 %sext_ln1273_52, i64 %r_V_137_cast"   --->   Operation 1514 'mul' 'r_V_325' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln813_52 = sext i64 %r_V_324"   --->   Operation 1515 'sext' 'sext_ln813_52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln813_53 = sext i64 %r_V_325"   --->   Operation 1516 'sext' 'sext_ln813_53' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1517 [1/1] (0.00ns)   --->   "%trunc_ln1347_52 = trunc i64 %r_V_324"   --->   Operation 1517 'trunc' 'trunc_ln1347_52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1518 [1/1] (0.00ns)   --->   "%trunc_ln1347_53 = trunc i64 %r_V_325"   --->   Operation 1518 'trunc' 'trunc_ln1347_53' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1519 [1/1] (1.14ns)   --->   "%ret_V_53 = add i65 %sext_ln813_53, i65 %sext_ln813_52"   --->   Operation 1519 'add' 'ret_V_53' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1520 [1/1] (0.95ns)   --->   "%add_ln1347_27 = add i48 %trunc_ln1347_53, i48 %trunc_ln1347_52"   --->   Operation 1520 'add' 'add_ln1347_27' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1521 [1/1] (0.00ns)   --->   "%p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_53, i32 64"   --->   Operation 1521 'bitselect' 'p_Result_145' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_58)   --->   "%p_Val2_120 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_27, i32 16, i32 47"   --->   Operation 1522 'partselect' 'p_Val2_120' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1523 [1/1] (0.00ns)   --->   "%p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_27, i32 47"   --->   Operation 1523 'bitselect' 'p_Result_146' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_53, i32 48, i32 64"   --->   Operation 1524 'partselect' 'tmp_64' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1525 [1/1] (0.68ns)   --->   "%icmp_ln878_53 = icmp_ne  i17 %tmp_64, i17 0"   --->   Operation 1525 'icmp' 'icmp_ln878_53' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node overflow_54)   --->   "%or_ln895_53 = or i1 %p_Result_146, i1 %icmp_ln878_53"   --->   Operation 1526 'or' 'or_ln895_53' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node overflow_54)   --->   "%xor_ln895_53 = xor i1 %p_Result_145, i1 1"   --->   Operation 1527 'xor' 'xor_ln895_53' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1528 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_54 = and i1 %or_ln895_53, i1 %xor_ln895_53"   --->   Operation 1528 'and' 'overflow_54' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_58)   --->   "%xor_ln896_53 = xor i1 %p_Result_146, i1 1"   --->   Operation 1529 'xor' 'xor_ln896_53' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1530 [1/1] (0.68ns)   --->   "%icmp_ln896_53 = icmp_ne  i17 %tmp_64, i17 131071"   --->   Operation 1530 'icmp' 'icmp_ln896_53' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_58)   --->   "%or_ln896_53 = or i1 %icmp_ln896_53, i1 %xor_ln896_53"   --->   Operation 1531 'or' 'or_ln896_53' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_58)   --->   "%underflow_54 = and i1 %or_ln896_53, i1 %p_Result_145"   --->   Operation 1532 'and' 'underflow_54' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_58)   --->   "%select_ln346_107 = select i1 %overflow_54, i32 2147483647, i32 2147483648"   --->   Operation 1533 'select' 'select_ln346_107' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_58)   --->   "%or_ln346_53 = or i1 %overflow_54, i1 %underflow_54"   --->   Operation 1534 'or' 'or_ln346_53' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1535 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_58 = select i1 %or_ln346_53, i32 %select_ln346_107, i32 %p_Val2_120"   --->   Operation 1535 'select' 'bottom_V_58' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i32 %left_V_58"   --->   Operation 1536 'sext' 'sext_ln1273_54' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1537 [1/1] (3.17ns)   --->   "%r_V_326 = mul i64 %sext_ln1273_54, i64 %r_V_137_cast"   --->   Operation 1537 'mul' 'r_V_326' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i32 %right_V_27_load_1"   --->   Operation 1538 'sext' 'sext_ln1273_55' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1539 [1/1] (3.17ns)   --->   "%r_V_327 = mul i64 %sext_ln1273_55, i64 %r_V_142_cast"   --->   Operation 1539 'mul' 'r_V_327' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1540 [1/1] (1.14ns)   --->   "%ret_V_54 = sub i64 %r_V_326, i64 %r_V_327"   --->   Operation 1540 'sub' 'ret_V_54' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1541 [1/1] (0.00ns)   --->   "%p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_54, i32 63"   --->   Operation 1541 'bitselect' 'p_Result_147' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node left_V_59)   --->   "%p_Val2_122 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_54, i32 16, i32 47"   --->   Operation 1542 'partselect' 'p_Val2_122' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1543 [1/1] (0.00ns)   --->   "%p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_54, i32 47"   --->   Operation 1543 'bitselect' 'p_Result_148' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_54, i32 48, i32 63"   --->   Operation 1544 'partselect' 'tmp_65' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1545 [1/1] (0.67ns)   --->   "%icmp_ln878_54 = icmp_ne  i16 %tmp_65, i16 0"   --->   Operation 1545 'icmp' 'icmp_ln878_54' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node overflow_55)   --->   "%or_ln895_54 = or i1 %p_Result_148, i1 %icmp_ln878_54"   --->   Operation 1546 'or' 'or_ln895_54' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node overflow_55)   --->   "%xor_ln895_54 = xor i1 %p_Result_147, i1 1"   --->   Operation 1547 'xor' 'xor_ln895_54' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1548 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_55 = and i1 %or_ln895_54, i1 %xor_ln895_54"   --->   Operation 1548 'and' 'overflow_55' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node left_V_59)   --->   "%xor_ln896_54 = xor i1 %p_Result_148, i1 1"   --->   Operation 1549 'xor' 'xor_ln896_54' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1550 [1/1] (0.67ns)   --->   "%icmp_ln896_54 = icmp_ne  i16 %tmp_65, i16 65535"   --->   Operation 1550 'icmp' 'icmp_ln896_54' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node left_V_59)   --->   "%or_ln896_54 = or i1 %icmp_ln896_54, i1 %xor_ln896_54"   --->   Operation 1551 'or' 'or_ln896_54' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node left_V_59)   --->   "%underflow_55 = and i1 %or_ln896_54, i1 %p_Result_147"   --->   Operation 1552 'and' 'underflow_55' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node left_V_59)   --->   "%select_ln346_109 = select i1 %overflow_55, i32 2147483647, i32 2147483648"   --->   Operation 1553 'select' 'select_ln346_109' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node left_V_59)   --->   "%or_ln346_54 = or i1 %overflow_55, i1 %underflow_55"   --->   Operation 1554 'or' 'or_ln346_54' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1555 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_59 = select i1 %or_ln346_54, i32 %select_ln346_109, i32 %p_Val2_122"   --->   Operation 1555 'select' 'left_V_59' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1556 [1/1] (3.17ns)   --->   "%r_V_328 = mul i64 %sext_ln1273_55, i64 %r_V_137_cast"   --->   Operation 1556 'mul' 'r_V_328' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1557 [1/1] (3.17ns)   --->   "%r_V_329 = mul i64 %sext_ln1273_54, i64 %r_V_142_cast"   --->   Operation 1557 'mul' 'r_V_329' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln813_54 = sext i64 %r_V_328"   --->   Operation 1558 'sext' 'sext_ln813_54' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln813_55 = sext i64 %r_V_329"   --->   Operation 1559 'sext' 'sext_ln813_55' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln1347_54 = trunc i64 %r_V_328"   --->   Operation 1560 'trunc' 'trunc_ln1347_54' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1561 [1/1] (0.00ns)   --->   "%trunc_ln1347_55 = trunc i64 %r_V_329"   --->   Operation 1561 'trunc' 'trunc_ln1347_55' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1562 [1/1] (1.14ns)   --->   "%ret_V_55 = add i65 %sext_ln813_55, i65 %sext_ln813_54"   --->   Operation 1562 'add' 'ret_V_55' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1563 [1/1] (0.95ns)   --->   "%add_ln1347_28 = add i48 %trunc_ln1347_55, i48 %trunc_ln1347_54"   --->   Operation 1563 'add' 'add_ln1347_28' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1564 [1/1] (0.00ns)   --->   "%p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_55, i32 64"   --->   Operation 1564 'bitselect' 'p_Result_149' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_59)   --->   "%p_Val2_124 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_28, i32 16, i32 47"   --->   Operation 1565 'partselect' 'p_Val2_124' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1566 [1/1] (0.00ns)   --->   "%p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_28, i32 47"   --->   Operation 1566 'bitselect' 'p_Result_150' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_55, i32 48, i32 64"   --->   Operation 1567 'partselect' 'tmp_66' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1568 [1/1] (0.68ns)   --->   "%icmp_ln878_55 = icmp_ne  i17 %tmp_66, i17 0"   --->   Operation 1568 'icmp' 'icmp_ln878_55' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node overflow_56)   --->   "%or_ln895_55 = or i1 %p_Result_150, i1 %icmp_ln878_55"   --->   Operation 1569 'or' 'or_ln895_55' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node overflow_56)   --->   "%xor_ln895_55 = xor i1 %p_Result_149, i1 1"   --->   Operation 1570 'xor' 'xor_ln895_55' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1571 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_56 = and i1 %or_ln895_55, i1 %xor_ln895_55"   --->   Operation 1571 'and' 'overflow_56' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_59)   --->   "%xor_ln896_55 = xor i1 %p_Result_150, i1 1"   --->   Operation 1572 'xor' 'xor_ln896_55' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1573 [1/1] (0.68ns)   --->   "%icmp_ln896_55 = icmp_ne  i17 %tmp_66, i17 131071"   --->   Operation 1573 'icmp' 'icmp_ln896_55' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_59)   --->   "%or_ln896_55 = or i1 %icmp_ln896_55, i1 %xor_ln896_55"   --->   Operation 1574 'or' 'or_ln896_55' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_59)   --->   "%underflow_56 = and i1 %or_ln896_55, i1 %p_Result_149"   --->   Operation 1575 'and' 'underflow_56' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_59)   --->   "%select_ln346_111 = select i1 %overflow_56, i32 2147483647, i32 2147483648"   --->   Operation 1576 'select' 'select_ln346_111' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_59)   --->   "%or_ln346_55 = or i1 %overflow_56, i1 %underflow_56"   --->   Operation 1577 'or' 'or_ln346_55' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1578 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_59 = select i1 %or_ln346_55, i32 %select_ln346_111, i32 %p_Val2_124"   --->   Operation 1578 'select' 'bottom_V_59' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i32 %left_V_59"   --->   Operation 1579 'sext' 'sext_ln1273_56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1580 [1/1] (3.17ns)   --->   "%r_V_330 = mul i64 %sext_ln1273_56, i64 %r_V_142_cast"   --->   Operation 1580 'mul' 'r_V_330' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln1273_57 = sext i32 %right_V_28_load_1"   --->   Operation 1581 'sext' 'sext_ln1273_57' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1582 [1/1] (3.17ns)   --->   "%r_V_331 = mul i64 %sext_ln1273_57, i64 %r_V_147_cast"   --->   Operation 1582 'mul' 'r_V_331' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1583 [1/1] (1.14ns)   --->   "%ret_V_56 = sub i64 %r_V_330, i64 %r_V_331"   --->   Operation 1583 'sub' 'ret_V_56' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1584 [1/1] (0.00ns)   --->   "%p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_56, i32 63"   --->   Operation 1584 'bitselect' 'p_Result_151' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node left_V_60)   --->   "%p_Val2_126 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_56, i32 16, i32 47"   --->   Operation 1585 'partselect' 'p_Val2_126' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1586 [1/1] (0.00ns)   --->   "%p_Result_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_56, i32 47"   --->   Operation 1586 'bitselect' 'p_Result_152' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_56, i32 48, i32 63"   --->   Operation 1587 'partselect' 'tmp_67' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1588 [1/1] (0.67ns)   --->   "%icmp_ln878_56 = icmp_ne  i16 %tmp_67, i16 0"   --->   Operation 1588 'icmp' 'icmp_ln878_56' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%or_ln895_56 = or i1 %p_Result_152, i1 %icmp_ln878_56"   --->   Operation 1589 'or' 'or_ln895_56' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%xor_ln895_56 = xor i1 %p_Result_151, i1 1"   --->   Operation 1590 'xor' 'xor_ln895_56' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1591 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_57 = and i1 %or_ln895_56, i1 %xor_ln895_56"   --->   Operation 1591 'and' 'overflow_57' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node left_V_60)   --->   "%xor_ln896_56 = xor i1 %p_Result_152, i1 1"   --->   Operation 1592 'xor' 'xor_ln896_56' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1593 [1/1] (0.67ns)   --->   "%icmp_ln896_56 = icmp_ne  i16 %tmp_67, i16 65535"   --->   Operation 1593 'icmp' 'icmp_ln896_56' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node left_V_60)   --->   "%or_ln896_56 = or i1 %icmp_ln896_56, i1 %xor_ln896_56"   --->   Operation 1594 'or' 'or_ln896_56' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node left_V_60)   --->   "%underflow_57 = and i1 %or_ln896_56, i1 %p_Result_151"   --->   Operation 1595 'and' 'underflow_57' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node left_V_60)   --->   "%select_ln346_113 = select i1 %overflow_57, i32 2147483647, i32 2147483648"   --->   Operation 1596 'select' 'select_ln346_113' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node left_V_60)   --->   "%or_ln346_56 = or i1 %overflow_57, i1 %underflow_57"   --->   Operation 1597 'or' 'or_ln346_56' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1598 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_60 = select i1 %or_ln346_56, i32 %select_ln346_113, i32 %p_Val2_126"   --->   Operation 1598 'select' 'left_V_60' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1599 [1/1] (3.17ns)   --->   "%r_V_332 = mul i64 %sext_ln1273_57, i64 %r_V_142_cast"   --->   Operation 1599 'mul' 'r_V_332' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1600 [1/1] (3.17ns)   --->   "%r_V_333 = mul i64 %sext_ln1273_56, i64 %r_V_147_cast"   --->   Operation 1600 'mul' 'r_V_333' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln813_56 = sext i64 %r_V_332"   --->   Operation 1601 'sext' 'sext_ln813_56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln813_57 = sext i64 %r_V_333"   --->   Operation 1602 'sext' 'sext_ln813_57' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln1347_56 = trunc i64 %r_V_332"   --->   Operation 1603 'trunc' 'trunc_ln1347_56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln1347_57 = trunc i64 %r_V_333"   --->   Operation 1604 'trunc' 'trunc_ln1347_57' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1605 [1/1] (1.14ns)   --->   "%ret_V_57 = add i65 %sext_ln813_57, i65 %sext_ln813_56"   --->   Operation 1605 'add' 'ret_V_57' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1606 [1/1] (0.95ns)   --->   "%add_ln1347_29 = add i48 %trunc_ln1347_57, i48 %trunc_ln1347_56"   --->   Operation 1606 'add' 'add_ln1347_29' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1607 [1/1] (0.00ns)   --->   "%p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_57, i32 64"   --->   Operation 1607 'bitselect' 'p_Result_153' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_60)   --->   "%p_Val2_128 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_29, i32 16, i32 47"   --->   Operation 1608 'partselect' 'p_Val2_128' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1609 [1/1] (0.00ns)   --->   "%p_Result_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_29, i32 47"   --->   Operation 1609 'bitselect' 'p_Result_154' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_57, i32 48, i32 64"   --->   Operation 1610 'partselect' 'tmp_68' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1611 [1/1] (0.68ns)   --->   "%icmp_ln878_57 = icmp_ne  i17 %tmp_68, i17 0"   --->   Operation 1611 'icmp' 'icmp_ln878_57' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node overflow_58)   --->   "%or_ln895_57 = or i1 %p_Result_154, i1 %icmp_ln878_57"   --->   Operation 1612 'or' 'or_ln895_57' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node overflow_58)   --->   "%xor_ln895_57 = xor i1 %p_Result_153, i1 1"   --->   Operation 1613 'xor' 'xor_ln895_57' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1614 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_58 = and i1 %or_ln895_57, i1 %xor_ln895_57"   --->   Operation 1614 'and' 'overflow_58' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_60)   --->   "%xor_ln896_57 = xor i1 %p_Result_154, i1 1"   --->   Operation 1615 'xor' 'xor_ln896_57' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1616 [1/1] (0.68ns)   --->   "%icmp_ln896_57 = icmp_ne  i17 %tmp_68, i17 131071"   --->   Operation 1616 'icmp' 'icmp_ln896_57' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_60)   --->   "%or_ln896_57 = or i1 %icmp_ln896_57, i1 %xor_ln896_57"   --->   Operation 1617 'or' 'or_ln896_57' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_60)   --->   "%underflow_58 = and i1 %or_ln896_57, i1 %p_Result_153"   --->   Operation 1618 'and' 'underflow_58' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_60)   --->   "%select_ln346_115 = select i1 %overflow_58, i32 2147483647, i32 2147483648"   --->   Operation 1619 'select' 'select_ln346_115' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_60)   --->   "%or_ln346_57 = or i1 %overflow_58, i1 %underflow_58"   --->   Operation 1620 'or' 'or_ln346_57' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1621 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_60 = select i1 %or_ln346_57, i32 %select_ln346_115, i32 %p_Val2_128"   --->   Operation 1621 'select' 'bottom_V_60' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln1273_58 = sext i32 %left_V_60"   --->   Operation 1622 'sext' 'sext_ln1273_58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1623 [1/1] (3.17ns)   --->   "%r_V_334 = mul i64 %sext_ln1273_58, i64 %r_V_147_cast"   --->   Operation 1623 'mul' 'r_V_334' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln1273_59 = sext i32 %right_V_29_load_1"   --->   Operation 1624 'sext' 'sext_ln1273_59' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1625 [1/1] (3.17ns)   --->   "%r_V_335 = mul i64 %sext_ln1273_59, i64 %r_V_152_cast"   --->   Operation 1625 'mul' 'r_V_335' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1626 [1/1] (1.14ns)   --->   "%ret_V_58 = sub i64 %r_V_334, i64 %r_V_335"   --->   Operation 1626 'sub' 'ret_V_58' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1627 [1/1] (0.00ns)   --->   "%p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_58, i32 63"   --->   Operation 1627 'bitselect' 'p_Result_155' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node left_V_61)   --->   "%p_Val2_130 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_58, i32 16, i32 47"   --->   Operation 1628 'partselect' 'p_Val2_130' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1629 [1/1] (0.00ns)   --->   "%p_Result_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_58, i32 47"   --->   Operation 1629 'bitselect' 'p_Result_156' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_58, i32 48, i32 63"   --->   Operation 1630 'partselect' 'tmp_69' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1631 [1/1] (0.67ns)   --->   "%icmp_ln878_58 = icmp_ne  i16 %tmp_69, i16 0"   --->   Operation 1631 'icmp' 'icmp_ln878_58' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%or_ln895_58 = or i1 %p_Result_156, i1 %icmp_ln878_58"   --->   Operation 1632 'or' 'or_ln895_58' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%xor_ln895_58 = xor i1 %p_Result_155, i1 1"   --->   Operation 1633 'xor' 'xor_ln895_58' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1634 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_59 = and i1 %or_ln895_58, i1 %xor_ln895_58"   --->   Operation 1634 'and' 'overflow_59' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node left_V_61)   --->   "%xor_ln896_58 = xor i1 %p_Result_156, i1 1"   --->   Operation 1635 'xor' 'xor_ln896_58' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1636 [1/1] (0.67ns)   --->   "%icmp_ln896_58 = icmp_ne  i16 %tmp_69, i16 65535"   --->   Operation 1636 'icmp' 'icmp_ln896_58' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node left_V_61)   --->   "%or_ln896_58 = or i1 %icmp_ln896_58, i1 %xor_ln896_58"   --->   Operation 1637 'or' 'or_ln896_58' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node left_V_61)   --->   "%underflow_59 = and i1 %or_ln896_58, i1 %p_Result_155"   --->   Operation 1638 'and' 'underflow_59' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node left_V_61)   --->   "%select_ln346_117 = select i1 %overflow_59, i32 2147483647, i32 2147483648"   --->   Operation 1639 'select' 'select_ln346_117' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node left_V_61)   --->   "%or_ln346_58 = or i1 %overflow_59, i1 %underflow_59"   --->   Operation 1640 'or' 'or_ln346_58' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1641 [1/1] (0.22ns) (out node of the LUT)   --->   "%left_V_61 = select i1 %or_ln346_58, i32 %select_ln346_117, i32 %p_Val2_130"   --->   Operation 1641 'select' 'left_V_61' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1642 [1/1] (3.17ns)   --->   "%r_V_336 = mul i64 %sext_ln1273_59, i64 %r_V_147_cast"   --->   Operation 1642 'mul' 'r_V_336' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1643 [1/1] (3.17ns)   --->   "%r_V_337 = mul i64 %sext_ln1273_58, i64 %r_V_152_cast"   --->   Operation 1643 'mul' 'r_V_337' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln813_58 = sext i64 %r_V_336"   --->   Operation 1644 'sext' 'sext_ln813_58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln813_59 = sext i64 %r_V_337"   --->   Operation 1645 'sext' 'sext_ln813_59' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1646 [1/1] (0.00ns)   --->   "%trunc_ln1347_58 = trunc i64 %r_V_336"   --->   Operation 1646 'trunc' 'trunc_ln1347_58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln1347_59 = trunc i64 %r_V_337"   --->   Operation 1647 'trunc' 'trunc_ln1347_59' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1648 [1/1] (1.14ns)   --->   "%ret_V_59 = add i65 %sext_ln813_59, i65 %sext_ln813_58"   --->   Operation 1648 'add' 'ret_V_59' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1649 [1/1] (0.95ns)   --->   "%add_ln1347_30 = add i48 %trunc_ln1347_59, i48 %trunc_ln1347_58"   --->   Operation 1649 'add' 'add_ln1347_30' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1650 [1/1] (0.00ns)   --->   "%p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_59, i32 64"   --->   Operation 1650 'bitselect' 'p_Result_157' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_61)   --->   "%p_Val2_132 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_30, i32 16, i32 47"   --->   Operation 1651 'partselect' 'p_Val2_132' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1652 [1/1] (0.00ns)   --->   "%p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_30, i32 47"   --->   Operation 1652 'bitselect' 'p_Result_158' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1653 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_59, i32 48, i32 64"   --->   Operation 1653 'partselect' 'tmp_70' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1654 [1/1] (0.68ns)   --->   "%icmp_ln878_59 = icmp_ne  i17 %tmp_70, i17 0"   --->   Operation 1654 'icmp' 'icmp_ln878_59' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node overflow_60)   --->   "%or_ln895_59 = or i1 %p_Result_158, i1 %icmp_ln878_59"   --->   Operation 1655 'or' 'or_ln895_59' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node overflow_60)   --->   "%xor_ln895_59 = xor i1 %p_Result_157, i1 1"   --->   Operation 1656 'xor' 'xor_ln895_59' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1657 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_60 = and i1 %or_ln895_59, i1 %xor_ln895_59"   --->   Operation 1657 'and' 'overflow_60' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_61)   --->   "%xor_ln896_59 = xor i1 %p_Result_158, i1 1"   --->   Operation 1658 'xor' 'xor_ln896_59' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1659 [1/1] (0.68ns)   --->   "%icmp_ln896_59 = icmp_ne  i17 %tmp_70, i17 131071"   --->   Operation 1659 'icmp' 'icmp_ln896_59' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_61)   --->   "%or_ln896_59 = or i1 %icmp_ln896_59, i1 %xor_ln896_59"   --->   Operation 1660 'or' 'or_ln896_59' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_61)   --->   "%underflow_60 = and i1 %or_ln896_59, i1 %p_Result_157"   --->   Operation 1661 'and' 'underflow_60' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_61)   --->   "%select_ln346_119 = select i1 %overflow_60, i32 2147483647, i32 2147483648"   --->   Operation 1662 'select' 'select_ln346_119' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_61)   --->   "%or_ln346_59 = or i1 %overflow_60, i1 %underflow_60"   --->   Operation 1663 'or' 'or_ln346_59' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1664 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_61 = select i1 %or_ln346_59, i32 %select_ln346_119, i32 %p_Val2_132"   --->   Operation 1664 'select' 'bottom_V_61' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln1273_60 = sext i32 %left_V_61"   --->   Operation 1665 'sext' 'sext_ln1273_60' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln1273_61 = sext i32 %right_V_32"   --->   Operation 1666 'sext' 'sext_ln1273_61' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1667 [1/1] (3.17ns)   --->   "%r_V_338 = mul i64 %sext_ln1273_61, i64 %r_V_152_cast"   --->   Operation 1667 'mul' 'r_V_338' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1668 [1/1] (3.17ns)   --->   "%r_V_339 = mul i64 %sext_ln1273_60, i64 %r_V_156_cast"   --->   Operation 1668 'mul' 'r_V_339' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln813_60 = sext i64 %r_V_338"   --->   Operation 1669 'sext' 'sext_ln813_60' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln813_61 = sext i64 %r_V_339"   --->   Operation 1670 'sext' 'sext_ln813_61' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1671 [1/1] (0.00ns)   --->   "%trunc_ln1347_60 = trunc i64 %r_V_338"   --->   Operation 1671 'trunc' 'trunc_ln1347_60' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln1347_61 = trunc i64 %r_V_339"   --->   Operation 1672 'trunc' 'trunc_ln1347_61' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1673 [1/1] (1.14ns)   --->   "%ret_V_60 = add i65 %sext_ln813_61, i65 %sext_ln813_60"   --->   Operation 1673 'add' 'ret_V_60' <Predicate = (!icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1674 [1/1] (0.95ns)   --->   "%add_ln1347_31 = add i48 %trunc_ln1347_61, i48 %trunc_ln1347_60"   --->   Operation 1674 'add' 'add_ln1347_31' <Predicate = (!icmp_ln33)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1675 [1/1] (0.00ns)   --->   "%p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_60, i32 64"   --->   Operation 1675 'bitselect' 'p_Result_159' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_31)   --->   "%p_Val2_134 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_31, i32 16, i32 47"   --->   Operation 1676 'partselect' 'p_Val2_134' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1677 [1/1] (0.00ns)   --->   "%p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_31, i32 47"   --->   Operation 1677 'bitselect' 'p_Result_160' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1678 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_60, i32 48, i32 64"   --->   Operation 1678 'partselect' 'tmp_103' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1679 [1/1] (0.68ns)   --->   "%icmp_ln878_60 = icmp_ne  i17 %tmp_103, i17 0"   --->   Operation 1679 'icmp' 'icmp_ln878_60' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%or_ln895_60 = or i1 %p_Result_160, i1 %icmp_ln878_60"   --->   Operation 1680 'or' 'or_ln895_60' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%xor_ln895_60 = xor i1 %p_Result_159, i1 1"   --->   Operation 1681 'xor' 'xor_ln895_60' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1682 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_61 = and i1 %or_ln895_60, i1 %xor_ln895_60"   --->   Operation 1682 'and' 'overflow_61' <Predicate = (!icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_31)   --->   "%xor_ln896_60 = xor i1 %p_Result_160, i1 1"   --->   Operation 1683 'xor' 'xor_ln896_60' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1684 [1/1] (0.68ns)   --->   "%icmp_ln896_60 = icmp_ne  i17 %tmp_103, i17 131071"   --->   Operation 1684 'icmp' 'icmp_ln896_60' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_31)   --->   "%or_ln896_60 = or i1 %icmp_ln896_60, i1 %xor_ln896_60"   --->   Operation 1685 'or' 'or_ln896_60' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_31)   --->   "%underflow_61 = and i1 %or_ln896_60, i1 %p_Result_159"   --->   Operation 1686 'and' 'underflow_61' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_31)   --->   "%select_ln346_121 = select i1 %overflow_61, i32 2147483647, i32 2147483648"   --->   Operation 1687 'select' 'select_ln346_121' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node bottom_V_31)   --->   "%or_ln346_60 = or i1 %overflow_61, i1 %underflow_61"   --->   Operation 1688 'or' 'or_ln346_60' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1689 [1/1] (0.22ns) (out node of the LUT)   --->   "%bottom_V_31 = select i1 %or_ln346_60, i32 %select_ln346_121, i32 %p_Val2_134"   --->   Operation 1689 'select' 'bottom_V_31' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i32 %bottom_V"   --->   Operation 1690 'sext' 'sext_ln1271' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1691 [1/1] (3.17ns)   --->   "%r_V_340 = mul i64 %sext_ln1271, i64 %conv7_i_1_cast"   --->   Operation 1691 'mul' 'r_V_340' <Predicate = (!icmp_ln33)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1692 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_61, i32 %right_V_30" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1692 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1693 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_31, i32 %r_V" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1693 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1694 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_60, i32 %right_V_29" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1694 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1695 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_59, i32 %right_V_28" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1695 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1696 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_58, i32 %right_V_27" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1696 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1697 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_57, i32 %right_V_26" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1697 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1698 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_56, i32 %right_V_25" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1698 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1699 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_55, i32 %right_V_24" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1699 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1700 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_54, i32 %right_V_23" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1700 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1701 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_53, i32 %right_V_22" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1701 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1702 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_52, i32 %right_V_21" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1702 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1703 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_51, i32 %right_V_20" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1703 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1704 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_50, i32 %right_V_19" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1704 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1705 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_49, i32 %right_V_18" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1705 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1706 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_48, i32 %right_V_17" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1706 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1707 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_47, i32 %right_V_16" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1707 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1708 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_46, i32 %right_V_15" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1708 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1709 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_45, i32 %right_V_14" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1709 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1710 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_44, i32 %right_V_13" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1710 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1711 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_43, i32 %right_V_12" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1711 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1712 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_42, i32 %right_V_11" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1712 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1713 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_41, i32 %right_V_10" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1713 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1714 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_40, i32 %right_V_9" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1714 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1715 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_39, i32 %right_V_8" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1715 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1716 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_38, i32 %right_V_7" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1716 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1717 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_37, i32 %right_V_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1717 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1718 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_36, i32 %right_V_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1718 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1719 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_35, i32 %right_V_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1719 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1720 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_34, i32 %right_V_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1720 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1721 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_33, i32 %right_V_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1721 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1722 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V_32, i32 %right_V_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1722 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1723 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %bottom_V, i32 %right_V" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1723 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 1724 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %left_V_61, i32 %left_V_31" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1724 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 1725 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %right_V_32, i32 %right_V_31" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 1725 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2392 [1/1] (0.00ns)   --->   "%right_V_31_load = load i32 %right_V_31"   --->   Operation 2392 'load' 'right_V_31_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2393 [1/1] (0.00ns)   --->   "%left_V_31_load = load i32 %left_V_31"   --->   Operation 2393 'load' 'left_V_31_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2394 [1/1] (0.00ns)   --->   "%right_V_load = load i32 %right_V"   --->   Operation 2394 'load' 'right_V_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2395 [1/1] (0.00ns)   --->   "%right_V_1_load = load i32 %right_V_1"   --->   Operation 2395 'load' 'right_V_1_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2396 [1/1] (0.00ns)   --->   "%right_V_2_load = load i32 %right_V_2"   --->   Operation 2396 'load' 'right_V_2_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2397 [1/1] (0.00ns)   --->   "%right_V_3_load = load i32 %right_V_3"   --->   Operation 2397 'load' 'right_V_3_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2398 [1/1] (0.00ns)   --->   "%right_V_4_load = load i32 %right_V_4"   --->   Operation 2398 'load' 'right_V_4_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2399 [1/1] (0.00ns)   --->   "%right_V_5_load = load i32 %right_V_5"   --->   Operation 2399 'load' 'right_V_5_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2400 [1/1] (0.00ns)   --->   "%right_V_6_load = load i32 %right_V_6"   --->   Operation 2400 'load' 'right_V_6_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2401 [1/1] (0.00ns)   --->   "%right_V_7_load = load i32 %right_V_7"   --->   Operation 2401 'load' 'right_V_7_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2402 [1/1] (0.00ns)   --->   "%right_V_8_load = load i32 %right_V_8"   --->   Operation 2402 'load' 'right_V_8_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2403 [1/1] (0.00ns)   --->   "%right_V_9_load = load i32 %right_V_9"   --->   Operation 2403 'load' 'right_V_9_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2404 [1/1] (0.00ns)   --->   "%right_V_10_load = load i32 %right_V_10"   --->   Operation 2404 'load' 'right_V_10_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2405 [1/1] (0.00ns)   --->   "%right_V_11_load = load i32 %right_V_11"   --->   Operation 2405 'load' 'right_V_11_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2406 [1/1] (0.00ns)   --->   "%right_V_12_load = load i32 %right_V_12"   --->   Operation 2406 'load' 'right_V_12_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2407 [1/1] (0.00ns)   --->   "%right_V_13_load = load i32 %right_V_13"   --->   Operation 2407 'load' 'right_V_13_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2408 [1/1] (0.00ns)   --->   "%right_V_14_load = load i32 %right_V_14"   --->   Operation 2408 'load' 'right_V_14_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2409 [1/1] (0.00ns)   --->   "%right_V_15_load = load i32 %right_V_15"   --->   Operation 2409 'load' 'right_V_15_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2410 [1/1] (0.00ns)   --->   "%right_V_16_load = load i32 %right_V_16"   --->   Operation 2410 'load' 'right_V_16_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2411 [1/1] (0.00ns)   --->   "%right_V_17_load = load i32 %right_V_17"   --->   Operation 2411 'load' 'right_V_17_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2412 [1/1] (0.00ns)   --->   "%right_V_18_load = load i32 %right_V_18"   --->   Operation 2412 'load' 'right_V_18_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2413 [1/1] (0.00ns)   --->   "%right_V_19_load = load i32 %right_V_19"   --->   Operation 2413 'load' 'right_V_19_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2414 [1/1] (0.00ns)   --->   "%right_V_20_load = load i32 %right_V_20"   --->   Operation 2414 'load' 'right_V_20_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2415 [1/1] (0.00ns)   --->   "%right_V_21_load = load i32 %right_V_21"   --->   Operation 2415 'load' 'right_V_21_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2416 [1/1] (0.00ns)   --->   "%right_V_22_load = load i32 %right_V_22"   --->   Operation 2416 'load' 'right_V_22_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2417 [1/1] (0.00ns)   --->   "%right_V_23_load = load i32 %right_V_23"   --->   Operation 2417 'load' 'right_V_23_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2418 [1/1] (0.00ns)   --->   "%right_V_24_load = load i32 %right_V_24"   --->   Operation 2418 'load' 'right_V_24_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2419 [1/1] (0.00ns)   --->   "%right_V_25_load = load i32 %right_V_25"   --->   Operation 2419 'load' 'right_V_25_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2420 [1/1] (0.00ns)   --->   "%right_V_26_load = load i32 %right_V_26"   --->   Operation 2420 'load' 'right_V_26_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2421 [1/1] (0.00ns)   --->   "%right_V_27_load = load i32 %right_V_27"   --->   Operation 2421 'load' 'right_V_27_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2422 [1/1] (0.00ns)   --->   "%right_V_28_load = load i32 %right_V_28"   --->   Operation 2422 'load' 'right_V_28_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2423 [1/1] (0.00ns)   --->   "%right_V_29_load = load i32 %right_V_29"   --->   Operation 2423 'load' 'right_V_29_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2424 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_30_out, i32 %right_V_32"   --->   Operation 2424 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2425 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_29_out, i32 %right_V_29_load"   --->   Operation 2425 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2426 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_28_out, i32 %right_V_28_load"   --->   Operation 2426 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2427 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_27_out, i32 %right_V_27_load"   --->   Operation 2427 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2428 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_26_out, i32 %right_V_26_load"   --->   Operation 2428 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2429 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_25_out, i32 %right_V_25_load"   --->   Operation 2429 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2430 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_24_out, i32 %right_V_24_load"   --->   Operation 2430 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2431 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_23_out, i32 %right_V_23_load"   --->   Operation 2431 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2432 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_22_out, i32 %right_V_22_load"   --->   Operation 2432 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2433 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_21_out, i32 %right_V_21_load"   --->   Operation 2433 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2434 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_20_out, i32 %right_V_20_load"   --->   Operation 2434 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2435 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_19_out, i32 %right_V_19_load"   --->   Operation 2435 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2436 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_18_out, i32 %right_V_18_load"   --->   Operation 2436 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2437 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_17_out, i32 %right_V_17_load"   --->   Operation 2437 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2438 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_16_out, i32 %right_V_16_load"   --->   Operation 2438 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2439 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_15_out, i32 %right_V_15_load"   --->   Operation 2439 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2440 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_14_out, i32 %right_V_14_load"   --->   Operation 2440 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2441 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_13_out, i32 %right_V_13_load"   --->   Operation 2441 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2442 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_12_out, i32 %right_V_12_load"   --->   Operation 2442 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2443 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_11_out, i32 %right_V_11_load"   --->   Operation 2443 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2444 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_10_out, i32 %right_V_10_load"   --->   Operation 2444 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2445 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_9_out, i32 %right_V_9_load"   --->   Operation 2445 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2446 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_8_out, i32 %right_V_8_load"   --->   Operation 2446 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2447 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_7_out, i32 %right_V_7_load"   --->   Operation 2447 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2448 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_6_out, i32 %right_V_6_load"   --->   Operation 2448 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2449 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_5_out, i32 %right_V_5_load"   --->   Operation 2449 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2450 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_4_out, i32 %right_V_4_load"   --->   Operation 2450 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2451 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_3_out, i32 %right_V_3_load"   --->   Operation 2451 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2452 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_2_out, i32 %right_V_2_load"   --->   Operation 2452 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2453 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_1_out, i32 %right_V_1_load"   --->   Operation 2453 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2454 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_out, i32 %right_V_load"   --->   Operation 2454 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2455 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bottom_V_out, i32 %bottom_V"   --->   Operation 2455 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2456 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %conv7_i158_30_phi_out, i32 %left_V_31_load"   --->   Operation 2456 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2457 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %conv7_i491_30_phi_out, i32 %right_V_31_load"   --->   Operation 2457 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 2458 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 2458 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 75.3>
ST_5 : Operation 1726 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:34]   --->   Operation 1726 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1727 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:30]   --->   Operation 1727 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1728 [1/1] (1.14ns)   --->   "%ret_V_61 = add i64 %sext_ln33_cast, i64 %r_V_340"   --->   Operation 1728 'add' 'ret_V_61' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1729 [1/1] (0.00ns)   --->   "%p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_61, i32 63"   --->   Operation 1729 'bitselect' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%sum_V_32 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_61, i32 16, i32 47"   --->   Operation 1730 'partselect' 'sum_V_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1731 [1/1] (0.00ns)   --->   "%p_Result_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_61, i32 47"   --->   Operation 1731 'bitselect' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1732 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_61, i32 48, i32 63"   --->   Operation 1732 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1733 [1/1] (0.67ns)   --->   "%icmp_ln878_61 = icmp_ne  i16 %tmp_71, i16 0"   --->   Operation 1733 'icmp' 'icmp_ln878_61' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node overflow_62)   --->   "%or_ln895_61 = or i1 %p_Result_162, i1 %icmp_ln878_61"   --->   Operation 1734 'or' 'or_ln895_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node overflow_62)   --->   "%xor_ln895_61 = xor i1 %p_Result_161, i1 1"   --->   Operation 1735 'xor' 'xor_ln895_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1736 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_62 = and i1 %or_ln895_61, i1 %xor_ln895_61"   --->   Operation 1736 'and' 'overflow_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%xor_ln896_61 = xor i1 %p_Result_162, i1 1"   --->   Operation 1737 'xor' 'xor_ln896_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1738 [1/1] (0.67ns)   --->   "%icmp_ln896_61 = icmp_ne  i16 %tmp_71, i16 65535"   --->   Operation 1738 'icmp' 'icmp_ln896_61' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%or_ln896_61 = or i1 %icmp_ln896_61, i1 %xor_ln896_61"   --->   Operation 1739 'or' 'or_ln896_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%underflow_62 = and i1 %or_ln896_61, i1 %p_Result_161"   --->   Operation 1740 'and' 'underflow_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%or_ln346_61 = or i1 %overflow_62, i1 %underflow_62"   --->   Operation 1741 'or' 'or_ln346_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln1271_1 = sext i32 %bottom_V_32"   --->   Operation 1742 'sext' 'sext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1743 [1/1] (3.17ns)   --->   "%r_V_341 = mul i64 %sext_ln1271_1, i64 %conv7_i_2_cast"   --->   Operation 1743 'mul' 'r_V_341' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%select_ln346_123 = select i1 %overflow_62, i32 2147483647, i32 2147483648"   --->   Operation 1744 'select' 'select_ln346_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%select_ln346_124 = select i1 %or_ln346_61, i32 %select_ln346_123, i32 %sum_V_32"   --->   Operation 1745 'select' 'select_ln346_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1746 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_124, i16 0"   --->   Operation 1746 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node ret_V_62)   --->   "%sext_ln1347 = sext i48 %lhs"   --->   Operation 1747 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1748 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_62 = add i64 %sext_ln1347, i64 %r_V_341"   --->   Operation 1748 'add' 'ret_V_62' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1749 [1/1] (0.00ns)   --->   "%p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_62, i32 63"   --->   Operation 1749 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node lhs_1)   --->   "%sum_V_33 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_62, i32 16, i32 47"   --->   Operation 1750 'partselect' 'sum_V_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1751 [1/1] (0.00ns)   --->   "%p_Result_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_62, i32 47"   --->   Operation 1751 'bitselect' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1752 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_62, i32 48, i32 63"   --->   Operation 1752 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1753 [1/1] (0.67ns)   --->   "%icmp_ln878_62 = icmp_ne  i16 %tmp_72, i16 0"   --->   Operation 1753 'icmp' 'icmp_ln878_62' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node overflow_63)   --->   "%or_ln895_62 = or i1 %p_Result_164, i1 %icmp_ln878_62"   --->   Operation 1754 'or' 'or_ln895_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node overflow_63)   --->   "%xor_ln895_62 = xor i1 %p_Result_163, i1 1"   --->   Operation 1755 'xor' 'xor_ln895_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1756 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_63 = and i1 %or_ln895_62, i1 %xor_ln895_62"   --->   Operation 1756 'and' 'overflow_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node lhs_1)   --->   "%xor_ln896_62 = xor i1 %p_Result_164, i1 1"   --->   Operation 1757 'xor' 'xor_ln896_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1758 [1/1] (0.67ns)   --->   "%icmp_ln896_62 = icmp_ne  i16 %tmp_72, i16 65535"   --->   Operation 1758 'icmp' 'icmp_ln896_62' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node lhs_1)   --->   "%or_ln896_62 = or i1 %icmp_ln896_62, i1 %xor_ln896_62"   --->   Operation 1759 'or' 'or_ln896_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node lhs_1)   --->   "%underflow_63 = and i1 %or_ln896_62, i1 %p_Result_163"   --->   Operation 1760 'and' 'underflow_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node lhs_1)   --->   "%or_ln346_62 = or i1 %overflow_63, i1 %underflow_63"   --->   Operation 1761 'or' 'or_ln346_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1762 [1/1] (0.00ns)   --->   "%sext_ln1271_2 = sext i32 %bottom_V_33"   --->   Operation 1762 'sext' 'sext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1763 [1/1] (3.17ns)   --->   "%r_V_342 = mul i64 %sext_ln1271_2, i64 %conv7_i_3_cast"   --->   Operation 1763 'mul' 'r_V_342' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node lhs_1)   --->   "%select_ln346_125 = select i1 %overflow_63, i32 2147483647, i32 2147483648"   --->   Operation 1764 'select' 'select_ln346_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node lhs_1)   --->   "%select_ln346_126 = select i1 %or_ln346_62, i32 %select_ln346_125, i32 %sum_V_33"   --->   Operation 1765 'select' 'select_ln346_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1766 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_126, i16 0"   --->   Operation 1766 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node ret_V_63)   --->   "%sext_ln1347_1 = sext i48 %lhs_1"   --->   Operation 1767 'sext' 'sext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1768 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_63 = add i64 %sext_ln1347_1, i64 %r_V_342"   --->   Operation 1768 'add' 'ret_V_63' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1769 [1/1] (0.00ns)   --->   "%p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_63, i32 63"   --->   Operation 1769 'bitselect' 'p_Result_165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node lhs_2)   --->   "%sum_V_34 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_63, i32 16, i32 47"   --->   Operation 1770 'partselect' 'sum_V_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1771 [1/1] (0.00ns)   --->   "%p_Result_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_63, i32 47"   --->   Operation 1771 'bitselect' 'p_Result_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1772 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_63, i32 48, i32 63"   --->   Operation 1772 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1773 [1/1] (0.67ns)   --->   "%icmp_ln878_63 = icmp_ne  i16 %tmp_73, i16 0"   --->   Operation 1773 'icmp' 'icmp_ln878_63' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node overflow_64)   --->   "%or_ln895_63 = or i1 %p_Result_166, i1 %icmp_ln878_63"   --->   Operation 1774 'or' 'or_ln895_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node overflow_64)   --->   "%xor_ln895_63 = xor i1 %p_Result_165, i1 1"   --->   Operation 1775 'xor' 'xor_ln895_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1776 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_64 = and i1 %or_ln895_63, i1 %xor_ln895_63"   --->   Operation 1776 'and' 'overflow_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node lhs_2)   --->   "%xor_ln896_63 = xor i1 %p_Result_166, i1 1"   --->   Operation 1777 'xor' 'xor_ln896_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1778 [1/1] (0.67ns)   --->   "%icmp_ln896_63 = icmp_ne  i16 %tmp_73, i16 65535"   --->   Operation 1778 'icmp' 'icmp_ln896_63' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node lhs_2)   --->   "%or_ln896_63 = or i1 %icmp_ln896_63, i1 %xor_ln896_63"   --->   Operation 1779 'or' 'or_ln896_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node lhs_2)   --->   "%underflow_64 = and i1 %or_ln896_63, i1 %p_Result_165"   --->   Operation 1780 'and' 'underflow_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node lhs_2)   --->   "%or_ln346_63 = or i1 %overflow_64, i1 %underflow_64"   --->   Operation 1781 'or' 'or_ln346_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln1271_3 = sext i32 %bottom_V_34"   --->   Operation 1782 'sext' 'sext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1783 [1/1] (3.17ns)   --->   "%r_V_343 = mul i64 %sext_ln1271_3, i64 %conv7_i_4_cast"   --->   Operation 1783 'mul' 'r_V_343' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node lhs_2)   --->   "%select_ln346_127 = select i1 %overflow_64, i32 2147483647, i32 2147483648"   --->   Operation 1784 'select' 'select_ln346_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node lhs_2)   --->   "%select_ln346_128 = select i1 %or_ln346_63, i32 %select_ln346_127, i32 %sum_V_34"   --->   Operation 1785 'select' 'select_ln346_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1786 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_128, i16 0"   --->   Operation 1786 'bitconcatenate' 'lhs_2' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%sext_ln1347_2 = sext i48 %lhs_2"   --->   Operation 1787 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1788 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_64 = add i64 %sext_ln1347_2, i64 %r_V_343"   --->   Operation 1788 'add' 'ret_V_64' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1789 [1/1] (0.00ns)   --->   "%p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_64, i32 63"   --->   Operation 1789 'bitselect' 'p_Result_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node lhs_3)   --->   "%sum_V_35 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_64, i32 16, i32 47"   --->   Operation 1790 'partselect' 'sum_V_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1791 [1/1] (0.00ns)   --->   "%p_Result_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_64, i32 47"   --->   Operation 1791 'bitselect' 'p_Result_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_64, i32 48, i32 63"   --->   Operation 1792 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1793 [1/1] (0.67ns)   --->   "%icmp_ln878_64 = icmp_ne  i16 %tmp_74, i16 0"   --->   Operation 1793 'icmp' 'icmp_ln878_64' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%or_ln895_64 = or i1 %p_Result_168, i1 %icmp_ln878_64"   --->   Operation 1794 'or' 'or_ln895_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%xor_ln895_64 = xor i1 %p_Result_167, i1 1"   --->   Operation 1795 'xor' 'xor_ln895_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1796 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_65 = and i1 %or_ln895_64, i1 %xor_ln895_64"   --->   Operation 1796 'and' 'overflow_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node lhs_3)   --->   "%xor_ln896_64 = xor i1 %p_Result_168, i1 1"   --->   Operation 1797 'xor' 'xor_ln896_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1798 [1/1] (0.67ns)   --->   "%icmp_ln896_64 = icmp_ne  i16 %tmp_74, i16 65535"   --->   Operation 1798 'icmp' 'icmp_ln896_64' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node lhs_3)   --->   "%or_ln896_64 = or i1 %icmp_ln896_64, i1 %xor_ln896_64"   --->   Operation 1799 'or' 'or_ln896_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node lhs_3)   --->   "%underflow_65 = and i1 %or_ln896_64, i1 %p_Result_167"   --->   Operation 1800 'and' 'underflow_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node lhs_3)   --->   "%or_ln346_64 = or i1 %overflow_65, i1 %underflow_65"   --->   Operation 1801 'or' 'or_ln346_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln1271_4 = sext i32 %bottom_V_35"   --->   Operation 1802 'sext' 'sext_ln1271_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1803 [1/1] (3.17ns)   --->   "%r_V_344 = mul i64 %sext_ln1271_4, i64 %conv7_i_5_cast"   --->   Operation 1803 'mul' 'r_V_344' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node lhs_3)   --->   "%select_ln346_129 = select i1 %overflow_65, i32 2147483647, i32 2147483648"   --->   Operation 1804 'select' 'select_ln346_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node lhs_3)   --->   "%select_ln346_130 = select i1 %or_ln346_64, i32 %select_ln346_129, i32 %sum_V_35"   --->   Operation 1805 'select' 'select_ln346_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1806 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_130, i16 0"   --->   Operation 1806 'bitconcatenate' 'lhs_3' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%sext_ln1347_3 = sext i48 %lhs_3"   --->   Operation 1807 'sext' 'sext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1808 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_65 = add i64 %sext_ln1347_3, i64 %r_V_344"   --->   Operation 1808 'add' 'ret_V_65' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1809 [1/1] (0.00ns)   --->   "%p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_65, i32 63"   --->   Operation 1809 'bitselect' 'p_Result_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node lhs_4)   --->   "%sum_V_36 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_65, i32 16, i32 47"   --->   Operation 1810 'partselect' 'sum_V_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1811 [1/1] (0.00ns)   --->   "%p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_65, i32 47"   --->   Operation 1811 'bitselect' 'p_Result_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1812 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_65, i32 48, i32 63"   --->   Operation 1812 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1813 [1/1] (0.67ns)   --->   "%icmp_ln878_65 = icmp_ne  i16 %tmp_75, i16 0"   --->   Operation 1813 'icmp' 'icmp_ln878_65' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node overflow_66)   --->   "%or_ln895_65 = or i1 %p_Result_170, i1 %icmp_ln878_65"   --->   Operation 1814 'or' 'or_ln895_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node overflow_66)   --->   "%xor_ln895_65 = xor i1 %p_Result_169, i1 1"   --->   Operation 1815 'xor' 'xor_ln895_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1816 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_66 = and i1 %or_ln895_65, i1 %xor_ln895_65"   --->   Operation 1816 'and' 'overflow_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node lhs_4)   --->   "%xor_ln896_65 = xor i1 %p_Result_170, i1 1"   --->   Operation 1817 'xor' 'xor_ln896_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1818 [1/1] (0.67ns)   --->   "%icmp_ln896_65 = icmp_ne  i16 %tmp_75, i16 65535"   --->   Operation 1818 'icmp' 'icmp_ln896_65' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node lhs_4)   --->   "%or_ln896_65 = or i1 %icmp_ln896_65, i1 %xor_ln896_65"   --->   Operation 1819 'or' 'or_ln896_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node lhs_4)   --->   "%underflow_66 = and i1 %or_ln896_65, i1 %p_Result_169"   --->   Operation 1820 'and' 'underflow_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node lhs_4)   --->   "%or_ln346_65 = or i1 %overflow_66, i1 %underflow_66"   --->   Operation 1821 'or' 'or_ln346_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln1271_5 = sext i32 %bottom_V_36"   --->   Operation 1822 'sext' 'sext_ln1271_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1823 [1/1] (3.17ns)   --->   "%r_V_345 = mul i64 %sext_ln1271_5, i64 %conv7_i_6_cast"   --->   Operation 1823 'mul' 'r_V_345' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node lhs_4)   --->   "%select_ln346_131 = select i1 %overflow_66, i32 2147483647, i32 2147483648"   --->   Operation 1824 'select' 'select_ln346_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node lhs_4)   --->   "%select_ln346_132 = select i1 %or_ln346_65, i32 %select_ln346_131, i32 %sum_V_36"   --->   Operation 1825 'select' 'select_ln346_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1826 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_4 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_132, i16 0"   --->   Operation 1826 'bitconcatenate' 'lhs_4' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node ret_V_66)   --->   "%sext_ln1347_4 = sext i48 %lhs_4"   --->   Operation 1827 'sext' 'sext_ln1347_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1828 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_66 = add i64 %sext_ln1347_4, i64 %r_V_345"   --->   Operation 1828 'add' 'ret_V_66' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1829 [1/1] (0.00ns)   --->   "%p_Result_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_66, i32 63"   --->   Operation 1829 'bitselect' 'p_Result_171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%sum_V_37 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_66, i32 16, i32 47"   --->   Operation 1830 'partselect' 'sum_V_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1831 [1/1] (0.00ns)   --->   "%p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_66, i32 47"   --->   Operation 1831 'bitselect' 'p_Result_172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1832 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_66, i32 48, i32 63"   --->   Operation 1832 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1833 [1/1] (0.67ns)   --->   "%icmp_ln878_66 = icmp_ne  i16 %tmp_76, i16 0"   --->   Operation 1833 'icmp' 'icmp_ln878_66' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%or_ln895_66 = or i1 %p_Result_172, i1 %icmp_ln878_66"   --->   Operation 1834 'or' 'or_ln895_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%xor_ln895_66 = xor i1 %p_Result_171, i1 1"   --->   Operation 1835 'xor' 'xor_ln895_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1836 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_67 = and i1 %or_ln895_66, i1 %xor_ln895_66"   --->   Operation 1836 'and' 'overflow_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%xor_ln896_66 = xor i1 %p_Result_172, i1 1"   --->   Operation 1837 'xor' 'xor_ln896_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1838 [1/1] (0.67ns)   --->   "%icmp_ln896_66 = icmp_ne  i16 %tmp_76, i16 65535"   --->   Operation 1838 'icmp' 'icmp_ln896_66' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%or_ln896_66 = or i1 %icmp_ln896_66, i1 %xor_ln896_66"   --->   Operation 1839 'or' 'or_ln896_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%underflow_67 = and i1 %or_ln896_66, i1 %p_Result_171"   --->   Operation 1840 'and' 'underflow_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%or_ln346_66 = or i1 %overflow_67, i1 %underflow_67"   --->   Operation 1841 'or' 'or_ln346_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1842 [1/1] (0.00ns)   --->   "%sext_ln1271_6 = sext i32 %bottom_V_37"   --->   Operation 1842 'sext' 'sext_ln1271_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1843 [1/1] (3.17ns)   --->   "%r_V_346 = mul i64 %sext_ln1271_6, i64 %conv7_i_7_cast"   --->   Operation 1843 'mul' 'r_V_346' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%select_ln346_133 = select i1 %overflow_67, i32 2147483647, i32 2147483648"   --->   Operation 1844 'select' 'select_ln346_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%select_ln346_134 = select i1 %or_ln346_66, i32 %select_ln346_133, i32 %sum_V_37"   --->   Operation 1845 'select' 'select_ln346_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1846 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_134, i16 0"   --->   Operation 1846 'bitconcatenate' 'lhs_5' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node ret_V_67)   --->   "%sext_ln1347_5 = sext i48 %lhs_5"   --->   Operation 1847 'sext' 'sext_ln1347_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1848 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_67 = add i64 %sext_ln1347_5, i64 %r_V_346"   --->   Operation 1848 'add' 'ret_V_67' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1849 [1/1] (0.00ns)   --->   "%p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_67, i32 63"   --->   Operation 1849 'bitselect' 'p_Result_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%sum_V_38 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_67, i32 16, i32 47"   --->   Operation 1850 'partselect' 'sum_V_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1851 [1/1] (0.00ns)   --->   "%p_Result_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_67, i32 47"   --->   Operation 1851 'bitselect' 'p_Result_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_67, i32 48, i32 63"   --->   Operation 1852 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1853 [1/1] (0.67ns)   --->   "%icmp_ln878_67 = icmp_ne  i16 %tmp_77, i16 0"   --->   Operation 1853 'icmp' 'icmp_ln878_67' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node overflow_68)   --->   "%or_ln895_67 = or i1 %p_Result_174, i1 %icmp_ln878_67"   --->   Operation 1854 'or' 'or_ln895_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node overflow_68)   --->   "%xor_ln895_67 = xor i1 %p_Result_173, i1 1"   --->   Operation 1855 'xor' 'xor_ln895_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1856 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_68 = and i1 %or_ln895_67, i1 %xor_ln895_67"   --->   Operation 1856 'and' 'overflow_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%xor_ln896_67 = xor i1 %p_Result_174, i1 1"   --->   Operation 1857 'xor' 'xor_ln896_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1858 [1/1] (0.67ns)   --->   "%icmp_ln896_67 = icmp_ne  i16 %tmp_77, i16 65535"   --->   Operation 1858 'icmp' 'icmp_ln896_67' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%or_ln896_67 = or i1 %icmp_ln896_67, i1 %xor_ln896_67"   --->   Operation 1859 'or' 'or_ln896_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%underflow_68 = and i1 %or_ln896_67, i1 %p_Result_173"   --->   Operation 1860 'and' 'underflow_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%or_ln346_67 = or i1 %overflow_68, i1 %underflow_68"   --->   Operation 1861 'or' 'or_ln346_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln1271_7 = sext i32 %bottom_V_38"   --->   Operation 1862 'sext' 'sext_ln1271_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1863 [1/1] (3.17ns)   --->   "%r_V_347 = mul i64 %sext_ln1271_7, i64 %conv7_i_8_cast"   --->   Operation 1863 'mul' 'r_V_347' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%select_ln346_135 = select i1 %overflow_68, i32 2147483647, i32 2147483648"   --->   Operation 1864 'select' 'select_ln346_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%select_ln346_136 = select i1 %or_ln346_67, i32 %select_ln346_135, i32 %sum_V_38"   --->   Operation 1865 'select' 'select_ln346_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1866 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_6 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_136, i16 0"   --->   Operation 1866 'bitconcatenate' 'lhs_6' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node ret_V_68)   --->   "%sext_ln1347_6 = sext i48 %lhs_6"   --->   Operation 1867 'sext' 'sext_ln1347_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1868 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_68 = add i64 %sext_ln1347_6, i64 %r_V_347"   --->   Operation 1868 'add' 'ret_V_68' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1869 [1/1] (0.00ns)   --->   "%p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_68, i32 63"   --->   Operation 1869 'bitselect' 'p_Result_175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%sum_V_39 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_68, i32 16, i32 47"   --->   Operation 1870 'partselect' 'sum_V_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1871 [1/1] (0.00ns)   --->   "%p_Result_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_68, i32 47"   --->   Operation 1871 'bitselect' 'p_Result_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_68, i32 48, i32 63"   --->   Operation 1872 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1873 [1/1] (0.67ns)   --->   "%icmp_ln878_68 = icmp_ne  i16 %tmp_78, i16 0"   --->   Operation 1873 'icmp' 'icmp_ln878_68' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%or_ln895_68 = or i1 %p_Result_176, i1 %icmp_ln878_68"   --->   Operation 1874 'or' 'or_ln895_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%xor_ln895_68 = xor i1 %p_Result_175, i1 1"   --->   Operation 1875 'xor' 'xor_ln895_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1876 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_69 = and i1 %or_ln895_68, i1 %xor_ln895_68"   --->   Operation 1876 'and' 'overflow_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%xor_ln896_68 = xor i1 %p_Result_176, i1 1"   --->   Operation 1877 'xor' 'xor_ln896_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1878 [1/1] (0.67ns)   --->   "%icmp_ln896_68 = icmp_ne  i16 %tmp_78, i16 65535"   --->   Operation 1878 'icmp' 'icmp_ln896_68' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%or_ln896_68 = or i1 %icmp_ln896_68, i1 %xor_ln896_68"   --->   Operation 1879 'or' 'or_ln896_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%underflow_69 = and i1 %or_ln896_68, i1 %p_Result_175"   --->   Operation 1880 'and' 'underflow_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%or_ln346_68 = or i1 %overflow_69, i1 %underflow_69"   --->   Operation 1881 'or' 'or_ln346_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln1271_8 = sext i32 %bottom_V_39"   --->   Operation 1882 'sext' 'sext_ln1271_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1883 [1/1] (3.17ns)   --->   "%r_V_348 = mul i64 %sext_ln1271_8, i64 %conv7_i_9_cast"   --->   Operation 1883 'mul' 'r_V_348' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%select_ln346_137 = select i1 %overflow_69, i32 2147483647, i32 2147483648"   --->   Operation 1884 'select' 'select_ln346_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node lhs_7)   --->   "%select_ln346_138 = select i1 %or_ln346_68, i32 %select_ln346_137, i32 %sum_V_39"   --->   Operation 1885 'select' 'select_ln346_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1886 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_7 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_138, i16 0"   --->   Operation 1886 'bitconcatenate' 'lhs_7' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node ret_V_69)   --->   "%sext_ln1347_7 = sext i48 %lhs_7"   --->   Operation 1887 'sext' 'sext_ln1347_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1888 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_69 = add i64 %sext_ln1347_7, i64 %r_V_348"   --->   Operation 1888 'add' 'ret_V_69' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1889 [1/1] (0.00ns)   --->   "%p_Result_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_69, i32 63"   --->   Operation 1889 'bitselect' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node lhs_8)   --->   "%sum_V_40 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_69, i32 16, i32 47"   --->   Operation 1890 'partselect' 'sum_V_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1891 [1/1] (0.00ns)   --->   "%p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_69, i32 47"   --->   Operation 1891 'bitselect' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1892 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_69, i32 48, i32 63"   --->   Operation 1892 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1893 [1/1] (0.67ns)   --->   "%icmp_ln878_69 = icmp_ne  i16 %tmp_79, i16 0"   --->   Operation 1893 'icmp' 'icmp_ln878_69' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node overflow_70)   --->   "%or_ln895_69 = or i1 %p_Result_178, i1 %icmp_ln878_69"   --->   Operation 1894 'or' 'or_ln895_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node overflow_70)   --->   "%xor_ln895_69 = xor i1 %p_Result_177, i1 1"   --->   Operation 1895 'xor' 'xor_ln895_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1896 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_70 = and i1 %or_ln895_69, i1 %xor_ln895_69"   --->   Operation 1896 'and' 'overflow_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node lhs_8)   --->   "%xor_ln896_69 = xor i1 %p_Result_178, i1 1"   --->   Operation 1897 'xor' 'xor_ln896_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1898 [1/1] (0.67ns)   --->   "%icmp_ln896_69 = icmp_ne  i16 %tmp_79, i16 65535"   --->   Operation 1898 'icmp' 'icmp_ln896_69' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node lhs_8)   --->   "%or_ln896_69 = or i1 %icmp_ln896_69, i1 %xor_ln896_69"   --->   Operation 1899 'or' 'or_ln896_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node lhs_8)   --->   "%underflow_70 = and i1 %or_ln896_69, i1 %p_Result_177"   --->   Operation 1900 'and' 'underflow_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node lhs_8)   --->   "%or_ln346_69 = or i1 %overflow_70, i1 %underflow_70"   --->   Operation 1901 'or' 'or_ln346_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln1271_9 = sext i32 %bottom_V_40"   --->   Operation 1902 'sext' 'sext_ln1271_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1903 [1/1] (3.17ns)   --->   "%r_V_349 = mul i64 %sext_ln1271_9, i64 %conv7_i_10_cast"   --->   Operation 1903 'mul' 'r_V_349' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node lhs_8)   --->   "%select_ln346_139 = select i1 %overflow_70, i32 2147483647, i32 2147483648"   --->   Operation 1904 'select' 'select_ln346_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node lhs_8)   --->   "%select_ln346_140 = select i1 %or_ln346_69, i32 %select_ln346_139, i32 %sum_V_40"   --->   Operation 1905 'select' 'select_ln346_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1906 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_8 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_140, i16 0"   --->   Operation 1906 'bitconcatenate' 'lhs_8' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node ret_V_70)   --->   "%sext_ln1347_8 = sext i48 %lhs_8"   --->   Operation 1907 'sext' 'sext_ln1347_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1908 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_70 = add i64 %sext_ln1347_8, i64 %r_V_349"   --->   Operation 1908 'add' 'ret_V_70' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1909 [1/1] (0.00ns)   --->   "%p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_70, i32 63"   --->   Operation 1909 'bitselect' 'p_Result_179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node lhs_9)   --->   "%sum_V_41 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_70, i32 16, i32 47"   --->   Operation 1910 'partselect' 'sum_V_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1911 [1/1] (0.00ns)   --->   "%p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_70, i32 47"   --->   Operation 1911 'bitselect' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1912 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_70, i32 48, i32 63"   --->   Operation 1912 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1913 [1/1] (0.67ns)   --->   "%icmp_ln878_70 = icmp_ne  i16 %tmp_80, i16 0"   --->   Operation 1913 'icmp' 'icmp_ln878_70' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node overflow_71)   --->   "%or_ln895_70 = or i1 %p_Result_180, i1 %icmp_ln878_70"   --->   Operation 1914 'or' 'or_ln895_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node overflow_71)   --->   "%xor_ln895_70 = xor i1 %p_Result_179, i1 1"   --->   Operation 1915 'xor' 'xor_ln895_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1916 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_71 = and i1 %or_ln895_70, i1 %xor_ln895_70"   --->   Operation 1916 'and' 'overflow_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node lhs_9)   --->   "%xor_ln896_70 = xor i1 %p_Result_180, i1 1"   --->   Operation 1917 'xor' 'xor_ln896_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1918 [1/1] (0.67ns)   --->   "%icmp_ln896_70 = icmp_ne  i16 %tmp_80, i16 65535"   --->   Operation 1918 'icmp' 'icmp_ln896_70' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node lhs_9)   --->   "%or_ln896_70 = or i1 %icmp_ln896_70, i1 %xor_ln896_70"   --->   Operation 1919 'or' 'or_ln896_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node lhs_9)   --->   "%underflow_71 = and i1 %or_ln896_70, i1 %p_Result_179"   --->   Operation 1920 'and' 'underflow_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node lhs_9)   --->   "%or_ln346_70 = or i1 %overflow_71, i1 %underflow_71"   --->   Operation 1921 'or' 'or_ln346_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln1271_10 = sext i32 %bottom_V_41"   --->   Operation 1922 'sext' 'sext_ln1271_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1923 [1/1] (3.17ns)   --->   "%r_V_350 = mul i64 %sext_ln1271_10, i64 %conv7_i_11_cast"   --->   Operation 1923 'mul' 'r_V_350' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node lhs_9)   --->   "%select_ln346_141 = select i1 %overflow_71, i32 2147483647, i32 2147483648"   --->   Operation 1924 'select' 'select_ln346_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node lhs_9)   --->   "%select_ln346_142 = select i1 %or_ln346_70, i32 %select_ln346_141, i32 %sum_V_41"   --->   Operation 1925 'select' 'select_ln346_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1926 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_9 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_142, i16 0"   --->   Operation 1926 'bitconcatenate' 'lhs_9' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node ret_V_71)   --->   "%sext_ln1347_9 = sext i48 %lhs_9"   --->   Operation 1927 'sext' 'sext_ln1347_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1928 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_71 = add i64 %sext_ln1347_9, i64 %r_V_350"   --->   Operation 1928 'add' 'ret_V_71' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1929 [1/1] (0.00ns)   --->   "%p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_71, i32 63"   --->   Operation 1929 'bitselect' 'p_Result_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node lhs_10)   --->   "%sum_V_42 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_71, i32 16, i32 47"   --->   Operation 1930 'partselect' 'sum_V_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1931 [1/1] (0.00ns)   --->   "%p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_71, i32 47"   --->   Operation 1931 'bitselect' 'p_Result_182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_71, i32 48, i32 63"   --->   Operation 1932 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1933 [1/1] (0.67ns)   --->   "%icmp_ln878_71 = icmp_ne  i16 %tmp_81, i16 0"   --->   Operation 1933 'icmp' 'icmp_ln878_71' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node overflow_72)   --->   "%or_ln895_71 = or i1 %p_Result_182, i1 %icmp_ln878_71"   --->   Operation 1934 'or' 'or_ln895_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node overflow_72)   --->   "%xor_ln895_71 = xor i1 %p_Result_181, i1 1"   --->   Operation 1935 'xor' 'xor_ln895_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1936 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_72 = and i1 %or_ln895_71, i1 %xor_ln895_71"   --->   Operation 1936 'and' 'overflow_72' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node lhs_10)   --->   "%xor_ln896_71 = xor i1 %p_Result_182, i1 1"   --->   Operation 1937 'xor' 'xor_ln896_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1938 [1/1] (0.67ns)   --->   "%icmp_ln896_71 = icmp_ne  i16 %tmp_81, i16 65535"   --->   Operation 1938 'icmp' 'icmp_ln896_71' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node lhs_10)   --->   "%or_ln896_71 = or i1 %icmp_ln896_71, i1 %xor_ln896_71"   --->   Operation 1939 'or' 'or_ln896_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node lhs_10)   --->   "%underflow_72 = and i1 %or_ln896_71, i1 %p_Result_181"   --->   Operation 1940 'and' 'underflow_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node lhs_10)   --->   "%or_ln346_71 = or i1 %overflow_72, i1 %underflow_72"   --->   Operation 1941 'or' 'or_ln346_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln1271_11 = sext i32 %bottom_V_42"   --->   Operation 1942 'sext' 'sext_ln1271_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1943 [1/1] (3.17ns)   --->   "%r_V_351 = mul i64 %sext_ln1271_11, i64 %conv7_i_12_cast"   --->   Operation 1943 'mul' 'r_V_351' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node lhs_10)   --->   "%select_ln346_143 = select i1 %overflow_72, i32 2147483647, i32 2147483648"   --->   Operation 1944 'select' 'select_ln346_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node lhs_10)   --->   "%select_ln346_144 = select i1 %or_ln346_71, i32 %select_ln346_143, i32 %sum_V_42"   --->   Operation 1945 'select' 'select_ln346_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1946 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_10 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_144, i16 0"   --->   Operation 1946 'bitconcatenate' 'lhs_10' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node ret_V_72)   --->   "%sext_ln1347_10 = sext i48 %lhs_10"   --->   Operation 1947 'sext' 'sext_ln1347_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1948 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_72 = add i64 %sext_ln1347_10, i64 %r_V_351"   --->   Operation 1948 'add' 'ret_V_72' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1949 [1/1] (0.00ns)   --->   "%p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_72, i32 63"   --->   Operation 1949 'bitselect' 'p_Result_183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node lhs_11)   --->   "%sum_V_43 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_72, i32 16, i32 47"   --->   Operation 1950 'partselect' 'sum_V_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1951 [1/1] (0.00ns)   --->   "%p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_72, i32 47"   --->   Operation 1951 'bitselect' 'p_Result_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1952 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_72, i32 48, i32 63"   --->   Operation 1952 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1953 [1/1] (0.67ns)   --->   "%icmp_ln878_72 = icmp_ne  i16 %tmp_82, i16 0"   --->   Operation 1953 'icmp' 'icmp_ln878_72' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%or_ln895_72 = or i1 %p_Result_184, i1 %icmp_ln878_72"   --->   Operation 1954 'or' 'or_ln895_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%xor_ln895_72 = xor i1 %p_Result_183, i1 1"   --->   Operation 1955 'xor' 'xor_ln895_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1956 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_73 = and i1 %or_ln895_72, i1 %xor_ln895_72"   --->   Operation 1956 'and' 'overflow_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node lhs_11)   --->   "%xor_ln896_72 = xor i1 %p_Result_184, i1 1"   --->   Operation 1957 'xor' 'xor_ln896_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1958 [1/1] (0.67ns)   --->   "%icmp_ln896_72 = icmp_ne  i16 %tmp_82, i16 65535"   --->   Operation 1958 'icmp' 'icmp_ln896_72' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node lhs_11)   --->   "%or_ln896_72 = or i1 %icmp_ln896_72, i1 %xor_ln896_72"   --->   Operation 1959 'or' 'or_ln896_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node lhs_11)   --->   "%underflow_73 = and i1 %or_ln896_72, i1 %p_Result_183"   --->   Operation 1960 'and' 'underflow_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node lhs_11)   --->   "%or_ln346_72 = or i1 %overflow_73, i1 %underflow_73"   --->   Operation 1961 'or' 'or_ln346_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln1271_12 = sext i32 %bottom_V_43"   --->   Operation 1962 'sext' 'sext_ln1271_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1963 [1/1] (3.17ns)   --->   "%r_V_352 = mul i64 %sext_ln1271_12, i64 %conv7_i_13_cast"   --->   Operation 1963 'mul' 'r_V_352' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node lhs_11)   --->   "%select_ln346_145 = select i1 %overflow_73, i32 2147483647, i32 2147483648"   --->   Operation 1964 'select' 'select_ln346_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node lhs_11)   --->   "%select_ln346_146 = select i1 %or_ln346_72, i32 %select_ln346_145, i32 %sum_V_43"   --->   Operation 1965 'select' 'select_ln346_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1966 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_11 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_146, i16 0"   --->   Operation 1966 'bitconcatenate' 'lhs_11' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node ret_V_73)   --->   "%sext_ln1347_11 = sext i48 %lhs_11"   --->   Operation 1967 'sext' 'sext_ln1347_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1968 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_73 = add i64 %sext_ln1347_11, i64 %r_V_352"   --->   Operation 1968 'add' 'ret_V_73' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1969 [1/1] (0.00ns)   --->   "%p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_73, i32 63"   --->   Operation 1969 'bitselect' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%sum_V_44 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_73, i32 16, i32 47"   --->   Operation 1970 'partselect' 'sum_V_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1971 [1/1] (0.00ns)   --->   "%p_Result_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_73, i32 47"   --->   Operation 1971 'bitselect' 'p_Result_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_73, i32 48, i32 63"   --->   Operation 1972 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1973 [1/1] (0.67ns)   --->   "%icmp_ln878_73 = icmp_ne  i16 %tmp_83, i16 0"   --->   Operation 1973 'icmp' 'icmp_ln878_73' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node overflow_74)   --->   "%or_ln895_73 = or i1 %p_Result_186, i1 %icmp_ln878_73"   --->   Operation 1974 'or' 'or_ln895_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node overflow_74)   --->   "%xor_ln895_73 = xor i1 %p_Result_185, i1 1"   --->   Operation 1975 'xor' 'xor_ln895_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1976 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_74 = and i1 %or_ln895_73, i1 %xor_ln895_73"   --->   Operation 1976 'and' 'overflow_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%xor_ln896_73 = xor i1 %p_Result_186, i1 1"   --->   Operation 1977 'xor' 'xor_ln896_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1978 [1/1] (0.67ns)   --->   "%icmp_ln896_73 = icmp_ne  i16 %tmp_83, i16 65535"   --->   Operation 1978 'icmp' 'icmp_ln896_73' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%or_ln896_73 = or i1 %icmp_ln896_73, i1 %xor_ln896_73"   --->   Operation 1979 'or' 'or_ln896_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%underflow_74 = and i1 %or_ln896_73, i1 %p_Result_185"   --->   Operation 1980 'and' 'underflow_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%or_ln346_73 = or i1 %overflow_74, i1 %underflow_74"   --->   Operation 1981 'or' 'or_ln346_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln1271_13 = sext i32 %bottom_V_44"   --->   Operation 1982 'sext' 'sext_ln1271_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1983 [1/1] (3.17ns)   --->   "%r_V_353 = mul i64 %sext_ln1271_13, i64 %conv7_i_14_cast"   --->   Operation 1983 'mul' 'r_V_353' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%select_ln346_147 = select i1 %overflow_74, i32 2147483647, i32 2147483648"   --->   Operation 1984 'select' 'select_ln346_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node lhs_12)   --->   "%select_ln346_148 = select i1 %or_ln346_73, i32 %select_ln346_147, i32 %sum_V_44"   --->   Operation 1985 'select' 'select_ln346_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1986 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_12 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_148, i16 0"   --->   Operation 1986 'bitconcatenate' 'lhs_12' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node ret_V_74)   --->   "%sext_ln1347_12 = sext i48 %lhs_12"   --->   Operation 1987 'sext' 'sext_ln1347_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1988 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_74 = add i64 %sext_ln1347_12, i64 %r_V_353"   --->   Operation 1988 'add' 'ret_V_74' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1989 [1/1] (0.00ns)   --->   "%p_Result_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_74, i32 63"   --->   Operation 1989 'bitselect' 'p_Result_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node lhs_13)   --->   "%sum_V_45 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_74, i32 16, i32 47"   --->   Operation 1990 'partselect' 'sum_V_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1991 [1/1] (0.00ns)   --->   "%p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_74, i32 47"   --->   Operation 1991 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_74, i32 48, i32 63"   --->   Operation 1992 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1993 [1/1] (0.67ns)   --->   "%icmp_ln878_74 = icmp_ne  i16 %tmp_84, i16 0"   --->   Operation 1993 'icmp' 'icmp_ln878_74' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%or_ln895_74 = or i1 %p_Result_188, i1 %icmp_ln878_74"   --->   Operation 1994 'or' 'or_ln895_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%xor_ln895_74 = xor i1 %p_Result_187, i1 1"   --->   Operation 1995 'xor' 'xor_ln895_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1996 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_75 = and i1 %or_ln895_74, i1 %xor_ln895_74"   --->   Operation 1996 'and' 'overflow_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node lhs_13)   --->   "%xor_ln896_74 = xor i1 %p_Result_188, i1 1"   --->   Operation 1997 'xor' 'xor_ln896_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1998 [1/1] (0.67ns)   --->   "%icmp_ln896_74 = icmp_ne  i16 %tmp_84, i16 65535"   --->   Operation 1998 'icmp' 'icmp_ln896_74' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node lhs_13)   --->   "%or_ln896_74 = or i1 %icmp_ln896_74, i1 %xor_ln896_74"   --->   Operation 1999 'or' 'or_ln896_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node lhs_13)   --->   "%underflow_75 = and i1 %or_ln896_74, i1 %p_Result_187"   --->   Operation 2000 'and' 'underflow_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node lhs_13)   --->   "%or_ln346_74 = or i1 %overflow_75, i1 %underflow_75"   --->   Operation 2001 'or' 'or_ln346_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln1271_14 = sext i32 %bottom_V_45"   --->   Operation 2002 'sext' 'sext_ln1271_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2003 [1/1] (3.17ns)   --->   "%r_V_354 = mul i64 %sext_ln1271_14, i64 %conv7_i_15_cast"   --->   Operation 2003 'mul' 'r_V_354' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node lhs_13)   --->   "%select_ln346_149 = select i1 %overflow_75, i32 2147483647, i32 2147483648"   --->   Operation 2004 'select' 'select_ln346_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node lhs_13)   --->   "%select_ln346_150 = select i1 %or_ln346_74, i32 %select_ln346_149, i32 %sum_V_45"   --->   Operation 2005 'select' 'select_ln346_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2006 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_13 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_150, i16 0"   --->   Operation 2006 'bitconcatenate' 'lhs_13' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node ret_V_75)   --->   "%sext_ln1347_13 = sext i48 %lhs_13"   --->   Operation 2007 'sext' 'sext_ln1347_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2008 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_75 = add i64 %sext_ln1347_13, i64 %r_V_354"   --->   Operation 2008 'add' 'ret_V_75' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2009 [1/1] (0.00ns)   --->   "%p_Result_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_75, i32 63"   --->   Operation 2009 'bitselect' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node lhs_14)   --->   "%sum_V_46 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_75, i32 16, i32 47"   --->   Operation 2010 'partselect' 'sum_V_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2011 [1/1] (0.00ns)   --->   "%p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_75, i32 47"   --->   Operation 2011 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2012 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_75, i32 48, i32 63"   --->   Operation 2012 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2013 [1/1] (0.67ns)   --->   "%icmp_ln878_75 = icmp_ne  i16 %tmp_85, i16 0"   --->   Operation 2013 'icmp' 'icmp_ln878_75' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node overflow_76)   --->   "%or_ln895_75 = or i1 %p_Result_190, i1 %icmp_ln878_75"   --->   Operation 2014 'or' 'or_ln895_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node overflow_76)   --->   "%xor_ln895_75 = xor i1 %p_Result_189, i1 1"   --->   Operation 2015 'xor' 'xor_ln895_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2016 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_76 = and i1 %or_ln895_75, i1 %xor_ln895_75"   --->   Operation 2016 'and' 'overflow_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node lhs_14)   --->   "%xor_ln896_75 = xor i1 %p_Result_190, i1 1"   --->   Operation 2017 'xor' 'xor_ln896_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2018 [1/1] (0.67ns)   --->   "%icmp_ln896_75 = icmp_ne  i16 %tmp_85, i16 65535"   --->   Operation 2018 'icmp' 'icmp_ln896_75' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node lhs_14)   --->   "%or_ln896_75 = or i1 %icmp_ln896_75, i1 %xor_ln896_75"   --->   Operation 2019 'or' 'or_ln896_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node lhs_14)   --->   "%underflow_76 = and i1 %or_ln896_75, i1 %p_Result_189"   --->   Operation 2020 'and' 'underflow_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node lhs_14)   --->   "%or_ln346_75 = or i1 %overflow_76, i1 %underflow_76"   --->   Operation 2021 'or' 'or_ln346_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln1271_15 = sext i32 %bottom_V_46"   --->   Operation 2022 'sext' 'sext_ln1271_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2023 [1/1] (3.17ns)   --->   "%r_V_355 = mul i64 %sext_ln1271_15, i64 %conv7_i_16_cast"   --->   Operation 2023 'mul' 'r_V_355' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node lhs_14)   --->   "%select_ln346_151 = select i1 %overflow_76, i32 2147483647, i32 2147483648"   --->   Operation 2024 'select' 'select_ln346_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node lhs_14)   --->   "%select_ln346_152 = select i1 %or_ln346_75, i32 %select_ln346_151, i32 %sum_V_46"   --->   Operation 2025 'select' 'select_ln346_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2026 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_14 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_152, i16 0"   --->   Operation 2026 'bitconcatenate' 'lhs_14' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node ret_V_76)   --->   "%sext_ln1347_14 = sext i48 %lhs_14"   --->   Operation 2027 'sext' 'sext_ln1347_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2028 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_76 = add i64 %sext_ln1347_14, i64 %r_V_355"   --->   Operation 2028 'add' 'ret_V_76' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2029 [1/1] (0.00ns)   --->   "%p_Result_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_76, i32 63"   --->   Operation 2029 'bitselect' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node lhs_15)   --->   "%sum_V_47 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_76, i32 16, i32 47"   --->   Operation 2030 'partselect' 'sum_V_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2031 [1/1] (0.00ns)   --->   "%p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_76, i32 47"   --->   Operation 2031 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_76, i32 48, i32 63"   --->   Operation 2032 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2033 [1/1] (0.67ns)   --->   "%icmp_ln878_76 = icmp_ne  i16 %tmp_86, i16 0"   --->   Operation 2033 'icmp' 'icmp_ln878_76' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%or_ln895_76 = or i1 %p_Result_192, i1 %icmp_ln878_76"   --->   Operation 2034 'or' 'or_ln895_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%xor_ln895_76 = xor i1 %p_Result_191, i1 1"   --->   Operation 2035 'xor' 'xor_ln895_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2036 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_77 = and i1 %or_ln895_76, i1 %xor_ln895_76"   --->   Operation 2036 'and' 'overflow_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node lhs_15)   --->   "%xor_ln896_76 = xor i1 %p_Result_192, i1 1"   --->   Operation 2037 'xor' 'xor_ln896_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2038 [1/1] (0.67ns)   --->   "%icmp_ln896_76 = icmp_ne  i16 %tmp_86, i16 65535"   --->   Operation 2038 'icmp' 'icmp_ln896_76' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node lhs_15)   --->   "%or_ln896_76 = or i1 %icmp_ln896_76, i1 %xor_ln896_76"   --->   Operation 2039 'or' 'or_ln896_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node lhs_15)   --->   "%underflow_77 = and i1 %or_ln896_76, i1 %p_Result_191"   --->   Operation 2040 'and' 'underflow_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node lhs_15)   --->   "%or_ln346_76 = or i1 %overflow_77, i1 %underflow_77"   --->   Operation 2041 'or' 'or_ln346_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln1271_16 = sext i32 %bottom_V_47"   --->   Operation 2042 'sext' 'sext_ln1271_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2043 [1/1] (3.17ns)   --->   "%r_V_356 = mul i64 %sext_ln1271_16, i64 %conv7_i_17_cast"   --->   Operation 2043 'mul' 'r_V_356' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node lhs_15)   --->   "%select_ln346_153 = select i1 %overflow_77, i32 2147483647, i32 2147483648"   --->   Operation 2044 'select' 'select_ln346_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node lhs_15)   --->   "%select_ln346_154 = select i1 %or_ln346_76, i32 %select_ln346_153, i32 %sum_V_47"   --->   Operation 2045 'select' 'select_ln346_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2046 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_15 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_154, i16 0"   --->   Operation 2046 'bitconcatenate' 'lhs_15' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node ret_V_77)   --->   "%sext_ln1347_15 = sext i48 %lhs_15"   --->   Operation 2047 'sext' 'sext_ln1347_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2048 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_77 = add i64 %sext_ln1347_15, i64 %r_V_356"   --->   Operation 2048 'add' 'ret_V_77' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2049 [1/1] (0.00ns)   --->   "%p_Result_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_77, i32 63"   --->   Operation 2049 'bitselect' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%sum_V_48 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_77, i32 16, i32 47"   --->   Operation 2050 'partselect' 'sum_V_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2051 [1/1] (0.00ns)   --->   "%p_Result_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_77, i32 47"   --->   Operation 2051 'bitselect' 'p_Result_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2052 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_77, i32 48, i32 63"   --->   Operation 2052 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2053 [1/1] (0.67ns)   --->   "%icmp_ln878_77 = icmp_ne  i16 %tmp_87, i16 0"   --->   Operation 2053 'icmp' 'icmp_ln878_77' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node overflow_78)   --->   "%or_ln895_77 = or i1 %p_Result_194, i1 %icmp_ln878_77"   --->   Operation 2054 'or' 'or_ln895_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node overflow_78)   --->   "%xor_ln895_77 = xor i1 %p_Result_193, i1 1"   --->   Operation 2055 'xor' 'xor_ln895_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2056 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_78 = and i1 %or_ln895_77, i1 %xor_ln895_77"   --->   Operation 2056 'and' 'overflow_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%xor_ln896_77 = xor i1 %p_Result_194, i1 1"   --->   Operation 2057 'xor' 'xor_ln896_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2058 [1/1] (0.67ns)   --->   "%icmp_ln896_77 = icmp_ne  i16 %tmp_87, i16 65535"   --->   Operation 2058 'icmp' 'icmp_ln896_77' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%or_ln896_77 = or i1 %icmp_ln896_77, i1 %xor_ln896_77"   --->   Operation 2059 'or' 'or_ln896_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%underflow_78 = and i1 %or_ln896_77, i1 %p_Result_193"   --->   Operation 2060 'and' 'underflow_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%or_ln346_77 = or i1 %overflow_78, i1 %underflow_78"   --->   Operation 2061 'or' 'or_ln346_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln1271_17 = sext i32 %bottom_V_48"   --->   Operation 2062 'sext' 'sext_ln1271_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2063 [1/1] (3.17ns)   --->   "%r_V_357 = mul i64 %sext_ln1271_17, i64 %conv7_i_18_cast"   --->   Operation 2063 'mul' 'r_V_357' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%select_ln346_155 = select i1 %overflow_78, i32 2147483647, i32 2147483648"   --->   Operation 2064 'select' 'select_ln346_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node lhs_16)   --->   "%select_ln346_156 = select i1 %or_ln346_77, i32 %select_ln346_155, i32 %sum_V_48"   --->   Operation 2065 'select' 'select_ln346_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2066 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_16 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_156, i16 0"   --->   Operation 2066 'bitconcatenate' 'lhs_16' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node ret_V_78)   --->   "%sext_ln1347_16 = sext i48 %lhs_16"   --->   Operation 2067 'sext' 'sext_ln1347_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2068 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_78 = add i64 %sext_ln1347_16, i64 %r_V_357"   --->   Operation 2068 'add' 'ret_V_78' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2069 [1/1] (0.00ns)   --->   "%p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_78, i32 63"   --->   Operation 2069 'bitselect' 'p_Result_195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node lhs_17)   --->   "%sum_V_49 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_78, i32 16, i32 47"   --->   Operation 2070 'partselect' 'sum_V_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2071 [1/1] (0.00ns)   --->   "%p_Result_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_78, i32 47"   --->   Operation 2071 'bitselect' 'p_Result_196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_78, i32 48, i32 63"   --->   Operation 2072 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2073 [1/1] (0.67ns)   --->   "%icmp_ln878_78 = icmp_ne  i16 %tmp_88, i16 0"   --->   Operation 2073 'icmp' 'icmp_ln878_78' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node overflow_79)   --->   "%or_ln895_78 = or i1 %p_Result_196, i1 %icmp_ln878_78"   --->   Operation 2074 'or' 'or_ln895_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node overflow_79)   --->   "%xor_ln895_78 = xor i1 %p_Result_195, i1 1"   --->   Operation 2075 'xor' 'xor_ln895_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2076 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_79 = and i1 %or_ln895_78, i1 %xor_ln895_78"   --->   Operation 2076 'and' 'overflow_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node lhs_17)   --->   "%xor_ln896_78 = xor i1 %p_Result_196, i1 1"   --->   Operation 2077 'xor' 'xor_ln896_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2078 [1/1] (0.67ns)   --->   "%icmp_ln896_78 = icmp_ne  i16 %tmp_88, i16 65535"   --->   Operation 2078 'icmp' 'icmp_ln896_78' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node lhs_17)   --->   "%or_ln896_78 = or i1 %icmp_ln896_78, i1 %xor_ln896_78"   --->   Operation 2079 'or' 'or_ln896_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node lhs_17)   --->   "%underflow_79 = and i1 %or_ln896_78, i1 %p_Result_195"   --->   Operation 2080 'and' 'underflow_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node lhs_17)   --->   "%or_ln346_78 = or i1 %overflow_79, i1 %underflow_79"   --->   Operation 2081 'or' 'or_ln346_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln1271_18 = sext i32 %bottom_V_49"   --->   Operation 2082 'sext' 'sext_ln1271_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2083 [1/1] (3.17ns)   --->   "%r_V_358 = mul i64 %sext_ln1271_18, i64 %conv7_i_19_cast"   --->   Operation 2083 'mul' 'r_V_358' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node lhs_17)   --->   "%select_ln346_157 = select i1 %overflow_79, i32 2147483647, i32 2147483648"   --->   Operation 2084 'select' 'select_ln346_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node lhs_17)   --->   "%select_ln346_158 = select i1 %or_ln346_78, i32 %select_ln346_157, i32 %sum_V_49"   --->   Operation 2085 'select' 'select_ln346_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2086 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_17 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_158, i16 0"   --->   Operation 2086 'bitconcatenate' 'lhs_17' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node ret_V_79)   --->   "%sext_ln1347_17 = sext i48 %lhs_17"   --->   Operation 2087 'sext' 'sext_ln1347_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2088 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_79 = add i64 %sext_ln1347_17, i64 %r_V_358"   --->   Operation 2088 'add' 'ret_V_79' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2089 [1/1] (0.00ns)   --->   "%p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_79, i32 63"   --->   Operation 2089 'bitselect' 'p_Result_197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node lhs_18)   --->   "%sum_V_50 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_79, i32 16, i32 47"   --->   Operation 2090 'partselect' 'sum_V_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2091 [1/1] (0.00ns)   --->   "%p_Result_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_79, i32 47"   --->   Operation 2091 'bitselect' 'p_Result_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_79, i32 48, i32 63"   --->   Operation 2092 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2093 [1/1] (0.67ns)   --->   "%icmp_ln878_79 = icmp_ne  i16 %tmp_89, i16 0"   --->   Operation 2093 'icmp' 'icmp_ln878_79' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node overflow_80)   --->   "%or_ln895_79 = or i1 %p_Result_198, i1 %icmp_ln878_79"   --->   Operation 2094 'or' 'or_ln895_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node overflow_80)   --->   "%xor_ln895_79 = xor i1 %p_Result_197, i1 1"   --->   Operation 2095 'xor' 'xor_ln895_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2096 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_80 = and i1 %or_ln895_79, i1 %xor_ln895_79"   --->   Operation 2096 'and' 'overflow_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node lhs_18)   --->   "%xor_ln896_79 = xor i1 %p_Result_198, i1 1"   --->   Operation 2097 'xor' 'xor_ln896_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2098 [1/1] (0.67ns)   --->   "%icmp_ln896_79 = icmp_ne  i16 %tmp_89, i16 65535"   --->   Operation 2098 'icmp' 'icmp_ln896_79' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node lhs_18)   --->   "%or_ln896_79 = or i1 %icmp_ln896_79, i1 %xor_ln896_79"   --->   Operation 2099 'or' 'or_ln896_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node lhs_18)   --->   "%underflow_80 = and i1 %or_ln896_79, i1 %p_Result_197"   --->   Operation 2100 'and' 'underflow_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node lhs_18)   --->   "%or_ln346_79 = or i1 %overflow_80, i1 %underflow_80"   --->   Operation 2101 'or' 'or_ln346_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln1271_19 = sext i32 %bottom_V_50"   --->   Operation 2102 'sext' 'sext_ln1271_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2103 [1/1] (3.17ns)   --->   "%r_V_359 = mul i64 %sext_ln1271_19, i64 %conv7_i_20_cast"   --->   Operation 2103 'mul' 'r_V_359' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node lhs_18)   --->   "%select_ln346_159 = select i1 %overflow_80, i32 2147483647, i32 2147483648"   --->   Operation 2104 'select' 'select_ln346_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node lhs_18)   --->   "%select_ln346_160 = select i1 %or_ln346_79, i32 %select_ln346_159, i32 %sum_V_50"   --->   Operation 2105 'select' 'select_ln346_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2106 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_18 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_160, i16 0"   --->   Operation 2106 'bitconcatenate' 'lhs_18' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node ret_V_80)   --->   "%sext_ln1347_18 = sext i48 %lhs_18"   --->   Operation 2107 'sext' 'sext_ln1347_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2108 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_80 = add i64 %sext_ln1347_18, i64 %r_V_359"   --->   Operation 2108 'add' 'ret_V_80' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2109 [1/1] (0.00ns)   --->   "%p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_80, i32 63"   --->   Operation 2109 'bitselect' 'p_Result_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node lhs_19)   --->   "%sum_V_51 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_80, i32 16, i32 47"   --->   Operation 2110 'partselect' 'sum_V_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2111 [1/1] (0.00ns)   --->   "%p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_80, i32 47"   --->   Operation 2111 'bitselect' 'p_Result_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2112 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_80, i32 48, i32 63"   --->   Operation 2112 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2113 [1/1] (0.67ns)   --->   "%icmp_ln878_80 = icmp_ne  i16 %tmp_90, i16 0"   --->   Operation 2113 'icmp' 'icmp_ln878_80' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%or_ln895_80 = or i1 %p_Result_200, i1 %icmp_ln878_80"   --->   Operation 2114 'or' 'or_ln895_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%xor_ln895_80 = xor i1 %p_Result_199, i1 1"   --->   Operation 2115 'xor' 'xor_ln895_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2116 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_81 = and i1 %or_ln895_80, i1 %xor_ln895_80"   --->   Operation 2116 'and' 'overflow_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node lhs_19)   --->   "%xor_ln896_80 = xor i1 %p_Result_200, i1 1"   --->   Operation 2117 'xor' 'xor_ln896_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2118 [1/1] (0.67ns)   --->   "%icmp_ln896_80 = icmp_ne  i16 %tmp_90, i16 65535"   --->   Operation 2118 'icmp' 'icmp_ln896_80' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node lhs_19)   --->   "%or_ln896_80 = or i1 %icmp_ln896_80, i1 %xor_ln896_80"   --->   Operation 2119 'or' 'or_ln896_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node lhs_19)   --->   "%underflow_81 = and i1 %or_ln896_80, i1 %p_Result_199"   --->   Operation 2120 'and' 'underflow_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node lhs_19)   --->   "%or_ln346_80 = or i1 %overflow_81, i1 %underflow_81"   --->   Operation 2121 'or' 'or_ln346_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln1271_20 = sext i32 %bottom_V_51"   --->   Operation 2122 'sext' 'sext_ln1271_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2123 [1/1] (3.17ns)   --->   "%r_V_360 = mul i64 %sext_ln1271_20, i64 %conv7_i_21_cast"   --->   Operation 2123 'mul' 'r_V_360' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node lhs_19)   --->   "%select_ln346_161 = select i1 %overflow_81, i32 2147483647, i32 2147483648"   --->   Operation 2124 'select' 'select_ln346_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node lhs_19)   --->   "%select_ln346_162 = select i1 %or_ln346_80, i32 %select_ln346_161, i32 %sum_V_51"   --->   Operation 2125 'select' 'select_ln346_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2126 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_19 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_162, i16 0"   --->   Operation 2126 'bitconcatenate' 'lhs_19' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node ret_V_81)   --->   "%sext_ln1347_19 = sext i48 %lhs_19"   --->   Operation 2127 'sext' 'sext_ln1347_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2128 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_81 = add i64 %sext_ln1347_19, i64 %r_V_360"   --->   Operation 2128 'add' 'ret_V_81' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2129 [1/1] (0.00ns)   --->   "%p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_81, i32 63"   --->   Operation 2129 'bitselect' 'p_Result_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node lhs_20)   --->   "%sum_V_52 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_81, i32 16, i32 47"   --->   Operation 2130 'partselect' 'sum_V_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2131 [1/1] (0.00ns)   --->   "%p_Result_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_81, i32 47"   --->   Operation 2131 'bitselect' 'p_Result_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_81, i32 48, i32 63"   --->   Operation 2132 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2133 [1/1] (0.67ns)   --->   "%icmp_ln878_81 = icmp_ne  i16 %tmp_91, i16 0"   --->   Operation 2133 'icmp' 'icmp_ln878_81' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node overflow_82)   --->   "%or_ln895_81 = or i1 %p_Result_202, i1 %icmp_ln878_81"   --->   Operation 2134 'or' 'or_ln895_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node overflow_82)   --->   "%xor_ln895_81 = xor i1 %p_Result_201, i1 1"   --->   Operation 2135 'xor' 'xor_ln895_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2136 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_82 = and i1 %or_ln895_81, i1 %xor_ln895_81"   --->   Operation 2136 'and' 'overflow_82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node lhs_20)   --->   "%xor_ln896_81 = xor i1 %p_Result_202, i1 1"   --->   Operation 2137 'xor' 'xor_ln896_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2138 [1/1] (0.67ns)   --->   "%icmp_ln896_81 = icmp_ne  i16 %tmp_91, i16 65535"   --->   Operation 2138 'icmp' 'icmp_ln896_81' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node lhs_20)   --->   "%or_ln896_81 = or i1 %icmp_ln896_81, i1 %xor_ln896_81"   --->   Operation 2139 'or' 'or_ln896_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node lhs_20)   --->   "%underflow_82 = and i1 %or_ln896_81, i1 %p_Result_201"   --->   Operation 2140 'and' 'underflow_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node lhs_20)   --->   "%or_ln346_81 = or i1 %overflow_82, i1 %underflow_82"   --->   Operation 2141 'or' 'or_ln346_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln1271_21 = sext i32 %bottom_V_52"   --->   Operation 2142 'sext' 'sext_ln1271_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2143 [1/1] (3.17ns)   --->   "%r_V_361 = mul i64 %sext_ln1271_21, i64 %conv7_i_22_cast"   --->   Operation 2143 'mul' 'r_V_361' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node lhs_20)   --->   "%select_ln346_163 = select i1 %overflow_82, i32 2147483647, i32 2147483648"   --->   Operation 2144 'select' 'select_ln346_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node lhs_20)   --->   "%select_ln346_164 = select i1 %or_ln346_81, i32 %select_ln346_163, i32 %sum_V_52"   --->   Operation 2145 'select' 'select_ln346_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2146 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_20 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_164, i16 0"   --->   Operation 2146 'bitconcatenate' 'lhs_20' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node ret_V_82)   --->   "%sext_ln1347_20 = sext i48 %lhs_20"   --->   Operation 2147 'sext' 'sext_ln1347_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2148 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_82 = add i64 %sext_ln1347_20, i64 %r_V_361"   --->   Operation 2148 'add' 'ret_V_82' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2149 [1/1] (0.00ns)   --->   "%p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_82, i32 63"   --->   Operation 2149 'bitselect' 'p_Result_203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node lhs_21)   --->   "%sum_V_53 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_82, i32 16, i32 47"   --->   Operation 2150 'partselect' 'sum_V_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2151 [1/1] (0.00ns)   --->   "%p_Result_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_82, i32 47"   --->   Operation 2151 'bitselect' 'p_Result_204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2152 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_82, i32 48, i32 63"   --->   Operation 2152 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2153 [1/1] (0.67ns)   --->   "%icmp_ln878_82 = icmp_ne  i16 %tmp_92, i16 0"   --->   Operation 2153 'icmp' 'icmp_ln878_82' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%or_ln895_82 = or i1 %p_Result_204, i1 %icmp_ln878_82"   --->   Operation 2154 'or' 'or_ln895_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%xor_ln895_82 = xor i1 %p_Result_203, i1 1"   --->   Operation 2155 'xor' 'xor_ln895_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2156 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_83 = and i1 %or_ln895_82, i1 %xor_ln895_82"   --->   Operation 2156 'and' 'overflow_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node lhs_21)   --->   "%xor_ln896_82 = xor i1 %p_Result_204, i1 1"   --->   Operation 2157 'xor' 'xor_ln896_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2158 [1/1] (0.67ns)   --->   "%icmp_ln896_82 = icmp_ne  i16 %tmp_92, i16 65535"   --->   Operation 2158 'icmp' 'icmp_ln896_82' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node lhs_21)   --->   "%or_ln896_82 = or i1 %icmp_ln896_82, i1 %xor_ln896_82"   --->   Operation 2159 'or' 'or_ln896_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node lhs_21)   --->   "%underflow_83 = and i1 %or_ln896_82, i1 %p_Result_203"   --->   Operation 2160 'and' 'underflow_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node lhs_21)   --->   "%or_ln346_82 = or i1 %overflow_83, i1 %underflow_83"   --->   Operation 2161 'or' 'or_ln346_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln1271_22 = sext i32 %bottom_V_53"   --->   Operation 2162 'sext' 'sext_ln1271_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2163 [1/1] (3.17ns)   --->   "%r_V_362 = mul i64 %sext_ln1271_22, i64 %conv7_i_23_cast"   --->   Operation 2163 'mul' 'r_V_362' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node lhs_21)   --->   "%select_ln346_165 = select i1 %overflow_83, i32 2147483647, i32 2147483648"   --->   Operation 2164 'select' 'select_ln346_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node lhs_21)   --->   "%select_ln346_166 = select i1 %or_ln346_82, i32 %select_ln346_165, i32 %sum_V_53"   --->   Operation 2165 'select' 'select_ln346_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2166 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_21 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_166, i16 0"   --->   Operation 2166 'bitconcatenate' 'lhs_21' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node ret_V_83)   --->   "%sext_ln1347_21 = sext i48 %lhs_21"   --->   Operation 2167 'sext' 'sext_ln1347_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2168 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_83 = add i64 %sext_ln1347_21, i64 %r_V_362"   --->   Operation 2168 'add' 'ret_V_83' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2169 [1/1] (0.00ns)   --->   "%p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_83, i32 63"   --->   Operation 2169 'bitselect' 'p_Result_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node lhs_22)   --->   "%sum_V_54 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_83, i32 16, i32 47"   --->   Operation 2170 'partselect' 'sum_V_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2171 [1/1] (0.00ns)   --->   "%p_Result_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_83, i32 47"   --->   Operation 2171 'bitselect' 'p_Result_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2172 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_83, i32 48, i32 63"   --->   Operation 2172 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2173 [1/1] (0.67ns)   --->   "%icmp_ln878_83 = icmp_ne  i16 %tmp_93, i16 0"   --->   Operation 2173 'icmp' 'icmp_ln878_83' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node overflow_84)   --->   "%or_ln895_83 = or i1 %p_Result_206, i1 %icmp_ln878_83"   --->   Operation 2174 'or' 'or_ln895_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node overflow_84)   --->   "%xor_ln895_83 = xor i1 %p_Result_205, i1 1"   --->   Operation 2175 'xor' 'xor_ln895_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2176 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_84 = and i1 %or_ln895_83, i1 %xor_ln895_83"   --->   Operation 2176 'and' 'overflow_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node lhs_22)   --->   "%xor_ln896_83 = xor i1 %p_Result_206, i1 1"   --->   Operation 2177 'xor' 'xor_ln896_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2178 [1/1] (0.67ns)   --->   "%icmp_ln896_83 = icmp_ne  i16 %tmp_93, i16 65535"   --->   Operation 2178 'icmp' 'icmp_ln896_83' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node lhs_22)   --->   "%or_ln896_83 = or i1 %icmp_ln896_83, i1 %xor_ln896_83"   --->   Operation 2179 'or' 'or_ln896_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node lhs_22)   --->   "%underflow_84 = and i1 %or_ln896_83, i1 %p_Result_205"   --->   Operation 2180 'and' 'underflow_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node lhs_22)   --->   "%or_ln346_83 = or i1 %overflow_84, i1 %underflow_84"   --->   Operation 2181 'or' 'or_ln346_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln1271_23 = sext i32 %bottom_V_54"   --->   Operation 2182 'sext' 'sext_ln1271_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2183 [1/1] (3.17ns)   --->   "%r_V_363 = mul i64 %sext_ln1271_23, i64 %conv7_i_24_cast"   --->   Operation 2183 'mul' 'r_V_363' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node lhs_22)   --->   "%select_ln346_167 = select i1 %overflow_84, i32 2147483647, i32 2147483648"   --->   Operation 2184 'select' 'select_ln346_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node lhs_22)   --->   "%select_ln346_168 = select i1 %or_ln346_83, i32 %select_ln346_167, i32 %sum_V_54"   --->   Operation 2185 'select' 'select_ln346_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2186 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_22 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_168, i16 0"   --->   Operation 2186 'bitconcatenate' 'lhs_22' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node ret_V_84)   --->   "%sext_ln1347_22 = sext i48 %lhs_22"   --->   Operation 2187 'sext' 'sext_ln1347_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2188 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_84 = add i64 %sext_ln1347_22, i64 %r_V_363"   --->   Operation 2188 'add' 'ret_V_84' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2189 [1/1] (0.00ns)   --->   "%p_Result_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_84, i32 63"   --->   Operation 2189 'bitselect' 'p_Result_207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node lhs_23)   --->   "%sum_V_55 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_84, i32 16, i32 47"   --->   Operation 2190 'partselect' 'sum_V_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2191 [1/1] (0.00ns)   --->   "%p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_84, i32 47"   --->   Operation 2191 'bitselect' 'p_Result_208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2192 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_84, i32 48, i32 63"   --->   Operation 2192 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2193 [1/1] (0.67ns)   --->   "%icmp_ln878_84 = icmp_ne  i16 %tmp_94, i16 0"   --->   Operation 2193 'icmp' 'icmp_ln878_84' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%or_ln895_84 = or i1 %p_Result_208, i1 %icmp_ln878_84"   --->   Operation 2194 'or' 'or_ln895_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%xor_ln895_84 = xor i1 %p_Result_207, i1 1"   --->   Operation 2195 'xor' 'xor_ln895_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2196 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_85 = and i1 %or_ln895_84, i1 %xor_ln895_84"   --->   Operation 2196 'and' 'overflow_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node lhs_23)   --->   "%xor_ln896_84 = xor i1 %p_Result_208, i1 1"   --->   Operation 2197 'xor' 'xor_ln896_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2198 [1/1] (0.67ns)   --->   "%icmp_ln896_84 = icmp_ne  i16 %tmp_94, i16 65535"   --->   Operation 2198 'icmp' 'icmp_ln896_84' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node lhs_23)   --->   "%or_ln896_84 = or i1 %icmp_ln896_84, i1 %xor_ln896_84"   --->   Operation 2199 'or' 'or_ln896_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node lhs_23)   --->   "%underflow_85 = and i1 %or_ln896_84, i1 %p_Result_207"   --->   Operation 2200 'and' 'underflow_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node lhs_23)   --->   "%or_ln346_84 = or i1 %overflow_85, i1 %underflow_85"   --->   Operation 2201 'or' 'or_ln346_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln1271_24 = sext i32 %bottom_V_55"   --->   Operation 2202 'sext' 'sext_ln1271_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2203 [1/1] (3.17ns)   --->   "%r_V_364 = mul i64 %sext_ln1271_24, i64 %conv7_i_25_cast"   --->   Operation 2203 'mul' 'r_V_364' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node lhs_23)   --->   "%select_ln346_169 = select i1 %overflow_85, i32 2147483647, i32 2147483648"   --->   Operation 2204 'select' 'select_ln346_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node lhs_23)   --->   "%select_ln346_170 = select i1 %or_ln346_84, i32 %select_ln346_169, i32 %sum_V_55"   --->   Operation 2205 'select' 'select_ln346_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2206 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_23 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_170, i16 0"   --->   Operation 2206 'bitconcatenate' 'lhs_23' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node ret_V_85)   --->   "%sext_ln1347_23 = sext i48 %lhs_23"   --->   Operation 2207 'sext' 'sext_ln1347_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2208 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_85 = add i64 %sext_ln1347_23, i64 %r_V_364"   --->   Operation 2208 'add' 'ret_V_85' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2209 [1/1] (0.00ns)   --->   "%p_Result_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_85, i32 63"   --->   Operation 2209 'bitselect' 'p_Result_209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node lhs_24)   --->   "%sum_V_56 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_85, i32 16, i32 47"   --->   Operation 2210 'partselect' 'sum_V_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2211 [1/1] (0.00ns)   --->   "%p_Result_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_85, i32 47"   --->   Operation 2211 'bitselect' 'p_Result_210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_85, i32 48, i32 63"   --->   Operation 2212 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2213 [1/1] (0.67ns)   --->   "%icmp_ln878_85 = icmp_ne  i16 %tmp_95, i16 0"   --->   Operation 2213 'icmp' 'icmp_ln878_85' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node overflow_86)   --->   "%or_ln895_85 = or i1 %p_Result_210, i1 %icmp_ln878_85"   --->   Operation 2214 'or' 'or_ln895_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node overflow_86)   --->   "%xor_ln895_85 = xor i1 %p_Result_209, i1 1"   --->   Operation 2215 'xor' 'xor_ln895_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2216 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_86 = and i1 %or_ln895_85, i1 %xor_ln895_85"   --->   Operation 2216 'and' 'overflow_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node lhs_24)   --->   "%xor_ln896_85 = xor i1 %p_Result_210, i1 1"   --->   Operation 2217 'xor' 'xor_ln896_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2218 [1/1] (0.67ns)   --->   "%icmp_ln896_85 = icmp_ne  i16 %tmp_95, i16 65535"   --->   Operation 2218 'icmp' 'icmp_ln896_85' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node lhs_24)   --->   "%or_ln896_85 = or i1 %icmp_ln896_85, i1 %xor_ln896_85"   --->   Operation 2219 'or' 'or_ln896_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node lhs_24)   --->   "%underflow_86 = and i1 %or_ln896_85, i1 %p_Result_209"   --->   Operation 2220 'and' 'underflow_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node lhs_24)   --->   "%or_ln346_85 = or i1 %overflow_86, i1 %underflow_86"   --->   Operation 2221 'or' 'or_ln346_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln1271_25 = sext i32 %bottom_V_56"   --->   Operation 2222 'sext' 'sext_ln1271_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2223 [1/1] (3.17ns)   --->   "%r_V_365 = mul i64 %sext_ln1271_25, i64 %conv7_i_26_cast"   --->   Operation 2223 'mul' 'r_V_365' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node lhs_24)   --->   "%select_ln346_171 = select i1 %overflow_86, i32 2147483647, i32 2147483648"   --->   Operation 2224 'select' 'select_ln346_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node lhs_24)   --->   "%select_ln346_172 = select i1 %or_ln346_85, i32 %select_ln346_171, i32 %sum_V_56"   --->   Operation 2225 'select' 'select_ln346_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2226 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_24 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_172, i16 0"   --->   Operation 2226 'bitconcatenate' 'lhs_24' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node ret_V_86)   --->   "%sext_ln1347_24 = sext i48 %lhs_24"   --->   Operation 2227 'sext' 'sext_ln1347_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2228 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_86 = add i64 %sext_ln1347_24, i64 %r_V_365"   --->   Operation 2228 'add' 'ret_V_86' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2229 [1/1] (0.00ns)   --->   "%p_Result_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_86, i32 63"   --->   Operation 2229 'bitselect' 'p_Result_211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node lhs_25)   --->   "%sum_V_57 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_86, i32 16, i32 47"   --->   Operation 2230 'partselect' 'sum_V_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2231 [1/1] (0.00ns)   --->   "%p_Result_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_86, i32 47"   --->   Operation 2231 'bitselect' 'p_Result_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2232 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_86, i32 48, i32 63"   --->   Operation 2232 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2233 [1/1] (0.67ns)   --->   "%icmp_ln878_86 = icmp_ne  i16 %tmp_96, i16 0"   --->   Operation 2233 'icmp' 'icmp_ln878_86' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node overflow_87)   --->   "%or_ln895_86 = or i1 %p_Result_212, i1 %icmp_ln878_86"   --->   Operation 2234 'or' 'or_ln895_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node overflow_87)   --->   "%xor_ln895_86 = xor i1 %p_Result_211, i1 1"   --->   Operation 2235 'xor' 'xor_ln895_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2236 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_87 = and i1 %or_ln895_86, i1 %xor_ln895_86"   --->   Operation 2236 'and' 'overflow_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node lhs_25)   --->   "%xor_ln896_86 = xor i1 %p_Result_212, i1 1"   --->   Operation 2237 'xor' 'xor_ln896_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2238 [1/1] (0.67ns)   --->   "%icmp_ln896_86 = icmp_ne  i16 %tmp_96, i16 65535"   --->   Operation 2238 'icmp' 'icmp_ln896_86' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node lhs_25)   --->   "%or_ln896_86 = or i1 %icmp_ln896_86, i1 %xor_ln896_86"   --->   Operation 2239 'or' 'or_ln896_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node lhs_25)   --->   "%underflow_87 = and i1 %or_ln896_86, i1 %p_Result_211"   --->   Operation 2240 'and' 'underflow_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node lhs_25)   --->   "%or_ln346_86 = or i1 %overflow_87, i1 %underflow_87"   --->   Operation 2241 'or' 'or_ln346_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln1271_26 = sext i32 %bottom_V_57"   --->   Operation 2242 'sext' 'sext_ln1271_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2243 [1/1] (3.17ns)   --->   "%r_V_366 = mul i64 %sext_ln1271_26, i64 %conv7_i_27_cast"   --->   Operation 2243 'mul' 'r_V_366' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node lhs_25)   --->   "%select_ln346_173 = select i1 %overflow_87, i32 2147483647, i32 2147483648"   --->   Operation 2244 'select' 'select_ln346_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node lhs_25)   --->   "%select_ln346_174 = select i1 %or_ln346_86, i32 %select_ln346_173, i32 %sum_V_57"   --->   Operation 2245 'select' 'select_ln346_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2246 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_25 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_174, i16 0"   --->   Operation 2246 'bitconcatenate' 'lhs_25' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node ret_V_87)   --->   "%sext_ln1347_25 = sext i48 %lhs_25"   --->   Operation 2247 'sext' 'sext_ln1347_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2248 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_87 = add i64 %sext_ln1347_25, i64 %r_V_366"   --->   Operation 2248 'add' 'ret_V_87' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2249 [1/1] (0.00ns)   --->   "%p_Result_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_87, i32 63"   --->   Operation 2249 'bitselect' 'p_Result_213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node lhs_26)   --->   "%sum_V_58 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_87, i32 16, i32 47"   --->   Operation 2250 'partselect' 'sum_V_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2251 [1/1] (0.00ns)   --->   "%p_Result_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_87, i32 47"   --->   Operation 2251 'bitselect' 'p_Result_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_87, i32 48, i32 63"   --->   Operation 2252 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2253 [1/1] (0.67ns)   --->   "%icmp_ln878_87 = icmp_ne  i16 %tmp_97, i16 0"   --->   Operation 2253 'icmp' 'icmp_ln878_87' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node overflow_88)   --->   "%or_ln895_87 = or i1 %p_Result_214, i1 %icmp_ln878_87"   --->   Operation 2254 'or' 'or_ln895_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node overflow_88)   --->   "%xor_ln895_87 = xor i1 %p_Result_213, i1 1"   --->   Operation 2255 'xor' 'xor_ln895_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2256 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_88 = and i1 %or_ln895_87, i1 %xor_ln895_87"   --->   Operation 2256 'and' 'overflow_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node lhs_26)   --->   "%xor_ln896_87 = xor i1 %p_Result_214, i1 1"   --->   Operation 2257 'xor' 'xor_ln896_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2258 [1/1] (0.67ns)   --->   "%icmp_ln896_87 = icmp_ne  i16 %tmp_97, i16 65535"   --->   Operation 2258 'icmp' 'icmp_ln896_87' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node lhs_26)   --->   "%or_ln896_87 = or i1 %icmp_ln896_87, i1 %xor_ln896_87"   --->   Operation 2259 'or' 'or_ln896_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node lhs_26)   --->   "%underflow_88 = and i1 %or_ln896_87, i1 %p_Result_213"   --->   Operation 2260 'and' 'underflow_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node lhs_26)   --->   "%or_ln346_87 = or i1 %overflow_88, i1 %underflow_88"   --->   Operation 2261 'or' 'or_ln346_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2262 [1/1] (0.00ns)   --->   "%sext_ln1271_27 = sext i32 %bottom_V_58"   --->   Operation 2262 'sext' 'sext_ln1271_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2263 [1/1] (3.17ns)   --->   "%r_V_367 = mul i64 %sext_ln1271_27, i64 %conv7_i_28_cast"   --->   Operation 2263 'mul' 'r_V_367' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node lhs_26)   --->   "%select_ln346_175 = select i1 %overflow_88, i32 2147483647, i32 2147483648"   --->   Operation 2264 'select' 'select_ln346_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node lhs_26)   --->   "%select_ln346_176 = select i1 %or_ln346_87, i32 %select_ln346_175, i32 %sum_V_58"   --->   Operation 2265 'select' 'select_ln346_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2266 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_26 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_176, i16 0"   --->   Operation 2266 'bitconcatenate' 'lhs_26' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node ret_V_88)   --->   "%sext_ln1347_26 = sext i48 %lhs_26"   --->   Operation 2267 'sext' 'sext_ln1347_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2268 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_88 = add i64 %sext_ln1347_26, i64 %r_V_367"   --->   Operation 2268 'add' 'ret_V_88' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2269 [1/1] (0.00ns)   --->   "%p_Result_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_88, i32 63"   --->   Operation 2269 'bitselect' 'p_Result_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node lhs_27)   --->   "%sum_V_59 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_88, i32 16, i32 47"   --->   Operation 2270 'partselect' 'sum_V_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2271 [1/1] (0.00ns)   --->   "%p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_88, i32 47"   --->   Operation 2271 'bitselect' 'p_Result_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2272 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_88, i32 48, i32 63"   --->   Operation 2272 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2273 [1/1] (0.67ns)   --->   "%icmp_ln878_88 = icmp_ne  i16 %tmp_98, i16 0"   --->   Operation 2273 'icmp' 'icmp_ln878_88' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%or_ln895_88 = or i1 %p_Result_216, i1 %icmp_ln878_88"   --->   Operation 2274 'or' 'or_ln895_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%xor_ln895_88 = xor i1 %p_Result_215, i1 1"   --->   Operation 2275 'xor' 'xor_ln895_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2276 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_89 = and i1 %or_ln895_88, i1 %xor_ln895_88"   --->   Operation 2276 'and' 'overflow_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node lhs_27)   --->   "%xor_ln896_88 = xor i1 %p_Result_216, i1 1"   --->   Operation 2277 'xor' 'xor_ln896_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2278 [1/1] (0.67ns)   --->   "%icmp_ln896_88 = icmp_ne  i16 %tmp_98, i16 65535"   --->   Operation 2278 'icmp' 'icmp_ln896_88' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node lhs_27)   --->   "%or_ln896_88 = or i1 %icmp_ln896_88, i1 %xor_ln896_88"   --->   Operation 2279 'or' 'or_ln896_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node lhs_27)   --->   "%underflow_89 = and i1 %or_ln896_88, i1 %p_Result_215"   --->   Operation 2280 'and' 'underflow_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node lhs_27)   --->   "%or_ln346_88 = or i1 %overflow_89, i1 %underflow_89"   --->   Operation 2281 'or' 'or_ln346_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln1271_28 = sext i32 %bottom_V_59"   --->   Operation 2282 'sext' 'sext_ln1271_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2283 [1/1] (3.17ns)   --->   "%r_V_368 = mul i64 %sext_ln1271_28, i64 %conv7_i_29_cast"   --->   Operation 2283 'mul' 'r_V_368' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node lhs_27)   --->   "%select_ln346_177 = select i1 %overflow_89, i32 2147483647, i32 2147483648"   --->   Operation 2284 'select' 'select_ln346_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node lhs_27)   --->   "%select_ln346_178 = select i1 %or_ln346_88, i32 %select_ln346_177, i32 %sum_V_59"   --->   Operation 2285 'select' 'select_ln346_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2286 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_27 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_178, i16 0"   --->   Operation 2286 'bitconcatenate' 'lhs_27' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node ret_V_89)   --->   "%sext_ln1347_27 = sext i48 %lhs_27"   --->   Operation 2287 'sext' 'sext_ln1347_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2288 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_89 = add i64 %sext_ln1347_27, i64 %r_V_368"   --->   Operation 2288 'add' 'ret_V_89' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2289 [1/1] (0.00ns)   --->   "%p_Result_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_89, i32 63"   --->   Operation 2289 'bitselect' 'p_Result_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node lhs_28)   --->   "%sum_V_60 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_89, i32 16, i32 47"   --->   Operation 2290 'partselect' 'sum_V_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2291 [1/1] (0.00ns)   --->   "%p_Result_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_89, i32 47"   --->   Operation 2291 'bitselect' 'p_Result_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2292 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_89, i32 48, i32 63"   --->   Operation 2292 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2293 [1/1] (0.67ns)   --->   "%icmp_ln878_89 = icmp_ne  i16 %tmp_99, i16 0"   --->   Operation 2293 'icmp' 'icmp_ln878_89' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node overflow_90)   --->   "%or_ln895_89 = or i1 %p_Result_218, i1 %icmp_ln878_89"   --->   Operation 2294 'or' 'or_ln895_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node overflow_90)   --->   "%xor_ln895_89 = xor i1 %p_Result_217, i1 1"   --->   Operation 2295 'xor' 'xor_ln895_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2296 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_90 = and i1 %or_ln895_89, i1 %xor_ln895_89"   --->   Operation 2296 'and' 'overflow_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node lhs_28)   --->   "%xor_ln896_89 = xor i1 %p_Result_218, i1 1"   --->   Operation 2297 'xor' 'xor_ln896_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2298 [1/1] (0.67ns)   --->   "%icmp_ln896_89 = icmp_ne  i16 %tmp_99, i16 65535"   --->   Operation 2298 'icmp' 'icmp_ln896_89' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node lhs_28)   --->   "%or_ln896_89 = or i1 %icmp_ln896_89, i1 %xor_ln896_89"   --->   Operation 2299 'or' 'or_ln896_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node lhs_28)   --->   "%underflow_90 = and i1 %or_ln896_89, i1 %p_Result_217"   --->   Operation 2300 'and' 'underflow_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node lhs_28)   --->   "%or_ln346_89 = or i1 %overflow_90, i1 %underflow_90"   --->   Operation 2301 'or' 'or_ln346_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln1271_29 = sext i32 %bottom_V_60"   --->   Operation 2302 'sext' 'sext_ln1271_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2303 [1/1] (3.17ns)   --->   "%r_V_369 = mul i64 %sext_ln1271_29, i64 %conv7_i_30_cast"   --->   Operation 2303 'mul' 'r_V_369' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node lhs_28)   --->   "%select_ln346_179 = select i1 %overflow_90, i32 2147483647, i32 2147483648"   --->   Operation 2304 'select' 'select_ln346_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node lhs_28)   --->   "%select_ln346_180 = select i1 %or_ln346_89, i32 %select_ln346_179, i32 %sum_V_60"   --->   Operation 2305 'select' 'select_ln346_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2306 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_28 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_180, i16 0"   --->   Operation 2306 'bitconcatenate' 'lhs_28' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node ret_V_90)   --->   "%sext_ln1347_28 = sext i48 %lhs_28"   --->   Operation 2307 'sext' 'sext_ln1347_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2308 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_90 = add i64 %sext_ln1347_28, i64 %r_V_369"   --->   Operation 2308 'add' 'ret_V_90' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2309 [1/1] (0.00ns)   --->   "%p_Result_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_90, i32 63"   --->   Operation 2309 'bitselect' 'p_Result_219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%sum_V_61 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_90, i32 16, i32 47"   --->   Operation 2310 'partselect' 'sum_V_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2311 [1/1] (0.00ns)   --->   "%p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_90, i32 47"   --->   Operation 2311 'bitselect' 'p_Result_220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_90, i32 48, i32 63"   --->   Operation 2312 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2313 [1/1] (0.67ns)   --->   "%icmp_ln878_90 = icmp_ne  i16 %tmp_100, i16 0"   --->   Operation 2313 'icmp' 'icmp_ln878_90' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%or_ln895_90 = or i1 %p_Result_220, i1 %icmp_ln878_90"   --->   Operation 2314 'or' 'or_ln895_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%xor_ln895_90 = xor i1 %p_Result_219, i1 1"   --->   Operation 2315 'xor' 'xor_ln895_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2316 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_91 = and i1 %or_ln895_90, i1 %xor_ln895_90"   --->   Operation 2316 'and' 'overflow_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%xor_ln896_90 = xor i1 %p_Result_220, i1 1"   --->   Operation 2317 'xor' 'xor_ln896_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2318 [1/1] (0.67ns)   --->   "%icmp_ln896_90 = icmp_ne  i16 %tmp_100, i16 65535"   --->   Operation 2318 'icmp' 'icmp_ln896_90' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%or_ln896_90 = or i1 %icmp_ln896_90, i1 %xor_ln896_90"   --->   Operation 2319 'or' 'or_ln896_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%underflow_91 = and i1 %or_ln896_90, i1 %p_Result_219"   --->   Operation 2320 'and' 'underflow_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%or_ln346_90 = or i1 %overflow_91, i1 %underflow_91"   --->   Operation 2321 'or' 'or_ln346_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln1271_30 = sext i32 %bottom_V_61"   --->   Operation 2322 'sext' 'sext_ln1271_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2323 [1/1] (3.17ns)   --->   "%r_V_370 = mul i64 %sext_ln1271_30, i64 %conv7_i_31_cast"   --->   Operation 2323 'mul' 'r_V_370' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%select_ln346_181 = select i1 %overflow_91, i32 2147483647, i32 2147483648"   --->   Operation 2324 'select' 'select_ln346_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node lhs_29)   --->   "%select_ln346_182 = select i1 %or_ln346_90, i32 %select_ln346_181, i32 %sum_V_61"   --->   Operation 2325 'select' 'select_ln346_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2326 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_29 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_182, i16 0"   --->   Operation 2326 'bitconcatenate' 'lhs_29' <Predicate = true> <Delay = 0.22>
ST_5 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node ret_V_91)   --->   "%sext_ln1347_29 = sext i48 %lhs_29"   --->   Operation 2327 'sext' 'sext_ln1347_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2328 [1/1] (1.14ns) (out node of the LUT)   --->   "%ret_V_91 = add i64 %sext_ln1347_29, i64 %r_V_370"   --->   Operation 2328 'add' 'ret_V_91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2329 [1/1] (0.00ns)   --->   "%p_Result_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_91, i32 63"   --->   Operation 2329 'bitselect' 'p_Result_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%sum_V_62 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_91, i32 16, i32 47"   --->   Operation 2330 'partselect' 'sum_V_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2331 [1/1] (0.00ns)   --->   "%p_Result_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_91, i32 47"   --->   Operation 2331 'bitselect' 'p_Result_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2332 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_91, i32 48, i32 63"   --->   Operation 2332 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2333 [1/1] (0.67ns)   --->   "%icmp_ln878_91 = icmp_ne  i16 %tmp_101, i16 0"   --->   Operation 2333 'icmp' 'icmp_ln878_91' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node overflow_92)   --->   "%or_ln895_91 = or i1 %p_Result_222, i1 %icmp_ln878_91"   --->   Operation 2334 'or' 'or_ln895_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node overflow_92)   --->   "%xor_ln895_91 = xor i1 %p_Result_221, i1 1"   --->   Operation 2335 'xor' 'xor_ln895_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2336 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_92 = and i1 %or_ln895_91, i1 %xor_ln895_91"   --->   Operation 2336 'and' 'overflow_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%xor_ln896_91 = xor i1 %p_Result_222, i1 1"   --->   Operation 2337 'xor' 'xor_ln896_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2338 [1/1] (0.67ns)   --->   "%icmp_ln896_91 = icmp_ne  i16 %tmp_101, i16 65535"   --->   Operation 2338 'icmp' 'icmp_ln896_91' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%or_ln896_91 = or i1 %icmp_ln896_91, i1 %xor_ln896_91"   --->   Operation 2339 'or' 'or_ln896_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%underflow_92 = and i1 %or_ln896_91, i1 %p_Result_221"   --->   Operation 2340 'and' 'underflow_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%select_ln346_183 = select i1 %overflow_92, i32 2147483647, i32 2147483648"   --->   Operation 2341 'select' 'select_ln346_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%or_ln346_91 = or i1 %overflow_92, i1 %underflow_92"   --->   Operation 2342 'or' 'or_ln346_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2343 [1/1] (0.22ns) (out node of the LUT)   --->   "%sum_V = select i1 %or_ln346_91, i32 %select_ln346_183, i32 %sum_V_62"   --->   Operation 2343 'select' 'sum_V' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2344 [1/1] (0.85ns)   --->   "%icmp_ln1090_2 = icmp_eq  i32 %sum_V, i32 0"   --->   Operation 2344 'icmp' 'icmp_ln1090_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2345 [1/1] (0.00ns)   --->   "%p_Result_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sum_V, i32 31"   --->   Operation 2345 'bitselect' 'p_Result_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2346 [1/1] (0.88ns)   --->   "%tmp_V = sub i32 0, i32 %sum_V"   --->   Operation 2346 'sub' 'tmp_V' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2347 [1/1] (0.22ns)   --->   "%tmp_V_13 = select i1 %p_Result_223, i32 %tmp_V, i32 %sum_V"   --->   Operation 2347 'select' 'tmp_V_13' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2348 [1/1] (0.00ns)   --->   "%p_Result_224 = partselect i32 @llvm.part.select.i32, i32 %tmp_V_13, i32 31, i32 0"   --->   Operation 2348 'partselect' 'p_Result_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2349 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_224, i1 1"   --->   Operation 2349 'cttz' 'l_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2350 [1/1] (0.88ns)   --->   "%sub_ln1099_2 = sub i32 32, i32 %l_2"   --->   Operation 2350 'sub' 'sub_ln1099_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2351 [1/1] (0.88ns)   --->   "%lsb_index = add i32 %sub_ln1099_2, i32 4294967272"   --->   Operation 2351 'add' 'lsb_index' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2352 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 2352 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2353 [1/1] (0.84ns)   --->   "%icmp_ln1101 = icmp_sgt  i31 %tmp_266, i31 0"   --->   Operation 2353 'icmp' 'icmp_ln1101' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2354 [1/1] (0.00ns)   --->   "%trunc_ln1102 = trunc i32 %sub_ln1099_2"   --->   Operation 2354 'trunc' 'trunc_ln1102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2355 [1/1] (0.70ns)   --->   "%sub_ln1102 = sub i5 25, i5 %trunc_ln1102"   --->   Operation 2355 'sub' 'sub_ln1102' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%zext_ln1102 = zext i5 %sub_ln1102"   --->   Operation 2356 'zext' 'zext_ln1102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%lshr_ln1102 = lshr i32 4294967295, i32 %zext_ln1102"   --->   Operation 2357 'lshr' 'lshr_ln1102' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%p_Result_s = and i32 %tmp_V_13, i32 %lshr_ln1102"   --->   Operation 2358 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2359 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1102_2 = icmp_ne  i32 %p_Result_s, i32 0"   --->   Operation 2359 'icmp' 'icmp_ln1102_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%a = and i1 %icmp_ln1101, i1 %icmp_ln1102_2"   --->   Operation 2360 'and' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 2361 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%xor_ln1104 = xor i1 %tmp_267, i1 1"   --->   Operation 2362 'xor' 'xor_ln1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_13, i32 %lsb_index"   --->   Operation 2363 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%and_ln1104 = and i1 %p_Result_34, i1 %xor_ln1104"   --->   Operation 2364 'and' 'and_ln1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%or_ln1104_6 = or i1 %and_ln1104, i1 %a"   --->   Operation 2365 'or' 'or_ln1104_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2366 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_6"   --->   Operation 2366 'bitconcatenate' 'or_ln1104_2' <Predicate = true> <Delay = 0.12>
ST_5 : Operation 2367 [1/1] (0.00ns)   --->   "%zext_ln1112 = zext i32 %tmp_V_13"   --->   Operation 2367 'zext' 'zext_ln1112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2368 [1/1] (0.85ns)   --->   "%icmp_ln1113_2 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 2368 'icmp' 'icmp_ln1113_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2369 [1/1] (0.88ns)   --->   "%add_ln1113_2 = add i32 %sub_ln1099_2, i32 4294967271"   --->   Operation 2369 'add' 'add_ln1113_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%zext_ln1113_2 = zext i32 %add_ln1113_2"   --->   Operation 2370 'zext' 'zext_ln1113_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%lshr_ln1113_2 = lshr i64 %zext_ln1112, i64 %zext_ln1113_2"   --->   Operation 2371 'lshr' 'lshr_ln1113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2372 [1/1] (0.88ns)   --->   "%sub_ln1114_2 = sub i32 25, i32 %sub_ln1099_2"   --->   Operation 2372 'sub' 'sub_ln1114_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%zext_ln1114_2 = zext i32 %sub_ln1114_2"   --->   Operation 2373 'zext' 'zext_ln1114_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%shl_ln1114_2 = shl i64 %zext_ln1112, i64 %zext_ln1114_2"   --->   Operation 2374 'shl' 'shl_ln1114_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%m_24 = select i1 %icmp_ln1113_2, i64 %lshr_ln1113_2, i64 %shl_ln1114_2"   --->   Operation 2375 'select' 'm_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%zext_ln1116_2 = zext i2 %or_ln1104_2"   --->   Operation 2376 'zext' 'zext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2377 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_25 = add i64 %m_24, i64 %zext_ln1116_2"   --->   Operation 2377 'add' 'm_25' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2378 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_25, i32 1, i32 63"   --->   Operation 2378 'partselect' 'm' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2379 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i63 %m"   --->   Operation 2379 'zext' 'zext_ln1117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2380 [1/1] (0.00ns)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_25, i32 25"   --->   Operation 2380 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2381 [1/1] (0.30ns)   --->   "%select_ln1098 = select i1 %p_Result_35, i8 127, i8 126"   --->   Operation 2381 'select' 'select_ln1098' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2382 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %l_2"   --->   Operation 2382 'trunc' 'trunc_ln1098' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_2 = sub i8 16, i8 %trunc_ln1098"   --->   Operation 2383 'sub' 'sub_ln1119_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2384 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_2 = add i8 %sub_ln1119_2, i8 %select_ln1098"   --->   Operation 2384 'add' 'add_ln1124_2' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_223, i8 %add_ln1124_2"   --->   Operation 2385 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2386 [1/1] (0.00ns)   --->   "%p_Result_225 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117, i9 %tmp_102, i32 23, i32 31"   --->   Operation 2386 'partset' 'p_Result_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2387 [1/1] (0.00ns)   --->   "%LD_4 = trunc i64 %p_Result_225"   --->   Operation 2387 'trunc' 'LD_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2388 [1/1] (0.22ns)   --->   "%select_ln53 = select i1 %icmp_ln1090_2, i32 0, i32 %LD_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:53]   --->   Operation 2388 'select' 'select_ln53' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2389 [1/1] (0.00ns)   --->   "%outa_addr = getelementptr i32 %outa, i64 0, i64 %zext_ln33" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:53]   --->   Operation 2389 'getelementptr' 'outa_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2390 [1/1] (0.69ns)   --->   "%store_ln53 = store i32 %select_ln53, i6 %outa_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:53]   --->   Operation 2390 'store' 'store_ln53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 2391 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body36" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 2391 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [164]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33) on local variable 'i' [363]  (0 ns)
	'add' operation ('add_ln33', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33) [368]  (0.706 ns)
	'store' operation ('store_ln33', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33) of variable 'add_ln33', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33 on local variable 'i' [2482]  (0.387 ns)

 <State 2>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:36) on array 'data' [405]  (0.699 ns)
	'fpext' operation ('d') [407]  (1.54 ns)

 <State 3>: 7.04ns
The critical path consists of the following:
	'fpext' operation ('d') [407]  (1.54 ns)
	'sub' operation ('F2') [419]  (0.745 ns)
	'add' operation ('add_ln570') [421]  (0.745 ns)
	'select' operation ('sh_amt') [423]  (0.299 ns)
	'icmp' operation ('icmp_ln574') [427]  (0.629 ns)
	'and' operation ('and_ln574') [439]  (0 ns)
	'select' operation ('select_ln574') [440]  (1.13 ns)
	'select' operation ('select_ln574_1') [443]  (0.278 ns)
	'select' operation ('__Val2__') [447]  (1.05 ns)
	'or' operation ('or_ln647') [487]  (0 ns)
	'and' operation ('overflow') [489]  (0.278 ns)
	'or' operation ('or_ln302') [493]  (0.122 ns)
	'and' operation ('and_ln302_1') [497]  (0 ns)
	'select' operation ('select_ln302') [498]  (0 ns)
	'select' operation ('left.V') [499]  (0.227 ns)

 <State 4>: 166ns
The critical path consists of the following:
	'load' operation ('right_V_load_1') on local variable 'right.V' [371]  (0 ns)
	'mul' operation ('r.V') [503]  (3.17 ns)
	'sub' operation ('ret.V') [504]  (1.15 ns)
	'icmp' operation ('icmp_ln878') [509]  (0.676 ns)
	'or' operation ('or_ln895') [510]  (0 ns)
	'and' operation ('overflow') [512]  (0.122 ns)
	'select' operation ('select_ln346_1') [517]  (0 ns)
	'select' operation ('left.V') [519]  (0.227 ns)
	'mul' operation ('r.V') [544]  (3.17 ns)
	'sub' operation ('ret.V') [547]  (1.15 ns)
	'icmp' operation ('icmp_ln878_2') [552]  (0.676 ns)
	'or' operation ('or_ln895_2') [553]  (0 ns)
	'and' operation ('overflow') [555]  (0.122 ns)
	'select' operation ('select_ln346_5') [560]  (0 ns)
	'select' operation ('left.V') [562]  (0.227 ns)
	'mul' operation ('r.V') [587]  (3.17 ns)
	'sub' operation ('ret.V') [590]  (1.15 ns)
	'icmp' operation ('icmp_ln878_4') [595]  (0.676 ns)
	'or' operation ('or_ln895_4') [596]  (0 ns)
	'and' operation ('overflow') [598]  (0.122 ns)
	'select' operation ('select_ln346_9') [603]  (0 ns)
	'select' operation ('left.V') [605]  (0.227 ns)
	'mul' operation ('r.V') [630]  (3.17 ns)
	'sub' operation ('ret.V') [633]  (1.15 ns)
	'icmp' operation ('icmp_ln878_6') [638]  (0.676 ns)
	'or' operation ('or_ln895_6') [639]  (0 ns)
	'and' operation ('overflow') [641]  (0.122 ns)
	'select' operation ('select_ln346_13') [646]  (0 ns)
	'select' operation ('left.V') [648]  (0.227 ns)
	'mul' operation ('r.V') [673]  (3.17 ns)
	'sub' operation ('ret.V') [676]  (1.15 ns)
	'icmp' operation ('icmp_ln878_8') [681]  (0.676 ns)
	'or' operation ('or_ln895_8') [682]  (0 ns)
	'and' operation ('overflow') [684]  (0.122 ns)
	'select' operation ('select_ln346_17') [689]  (0 ns)
	'select' operation ('left.V') [691]  (0.227 ns)
	'mul' operation ('r.V') [716]  (3.17 ns)
	'sub' operation ('ret.V') [719]  (1.15 ns)
	'icmp' operation ('icmp_ln878_10') [724]  (0.676 ns)
	'or' operation ('or_ln895_10') [725]  (0 ns)
	'and' operation ('overflow') [727]  (0.122 ns)
	'select' operation ('select_ln346_21') [732]  (0 ns)
	'select' operation ('left.V') [734]  (0.227 ns)
	'mul' operation ('r.V') [759]  (3.17 ns)
	'sub' operation ('ret.V') [762]  (1.15 ns)
	'icmp' operation ('icmp_ln878_12') [767]  (0.676 ns)
	'or' operation ('or_ln895_12') [768]  (0 ns)
	'and' operation ('overflow') [770]  (0.122 ns)
	'select' operation ('select_ln346_25') [775]  (0 ns)
	'select' operation ('left.V') [777]  (0.227 ns)
	'mul' operation ('r.V') [802]  (3.17 ns)
	'sub' operation ('ret.V') [805]  (1.15 ns)
	'icmp' operation ('icmp_ln878_14') [810]  (0.676 ns)
	'or' operation ('or_ln895_14') [811]  (0 ns)
	'and' operation ('overflow') [813]  (0.122 ns)
	'select' operation ('select_ln346_29') [818]  (0 ns)
	'select' operation ('left.V') [820]  (0.227 ns)
	'mul' operation ('r.V') [845]  (3.17 ns)
	'sub' operation ('ret.V') [848]  (1.15 ns)
	'icmp' operation ('icmp_ln878_16') [853]  (0.676 ns)
	'or' operation ('or_ln895_16') [854]  (0 ns)
	'and' operation ('overflow') [856]  (0.122 ns)
	'select' operation ('select_ln346_33') [861]  (0 ns)
	'select' operation ('left.V') [863]  (0.227 ns)
	'mul' operation ('r.V') [888]  (3.17 ns)
	'sub' operation ('ret.V') [891]  (1.15 ns)
	'icmp' operation ('icmp_ln878_18') [896]  (0.676 ns)
	'or' operation ('or_ln895_18') [897]  (0 ns)
	'and' operation ('overflow') [899]  (0.122 ns)
	'select' operation ('select_ln346_37') [904]  (0 ns)
	'select' operation ('left.V') [906]  (0.227 ns)
	'mul' operation ('r.V') [931]  (3.17 ns)
	'sub' operation ('ret.V') [934]  (1.15 ns)
	'icmp' operation ('icmp_ln878_20') [939]  (0.676 ns)
	'or' operation ('or_ln895_20') [940]  (0 ns)
	'and' operation ('overflow') [942]  (0.122 ns)
	'select' operation ('select_ln346_41') [947]  (0 ns)
	'select' operation ('left.V') [949]  (0.227 ns)
	'mul' operation ('r.V') [974]  (3.17 ns)
	'sub' operation ('ret.V') [977]  (1.15 ns)
	'icmp' operation ('icmp_ln878_22') [982]  (0.676 ns)
	'or' operation ('or_ln895_22') [983]  (0 ns)
	'and' operation ('overflow') [985]  (0.122 ns)
	'select' operation ('select_ln346_45') [990]  (0 ns)
	'select' operation ('left.V') [992]  (0.227 ns)
	'mul' operation ('r.V') [1017]  (3.17 ns)
	'sub' operation ('ret.V') [1020]  (1.15 ns)
	'icmp' operation ('icmp_ln878_24') [1025]  (0.676 ns)
	'or' operation ('or_ln895_24') [1026]  (0 ns)
	'and' operation ('overflow') [1028]  (0.122 ns)
	'select' operation ('select_ln346_49') [1033]  (0 ns)
	'select' operation ('left.V') [1035]  (0.227 ns)
	'mul' operation ('r.V') [1060]  (3.17 ns)
	'sub' operation ('ret.V') [1063]  (1.15 ns)
	'icmp' operation ('icmp_ln878_26') [1068]  (0.676 ns)
	'or' operation ('or_ln895_26') [1069]  (0 ns)
	'and' operation ('overflow') [1071]  (0.122 ns)
	'select' operation ('select_ln346_53') [1076]  (0 ns)
	'select' operation ('left.V') [1078]  (0.227 ns)
	'mul' operation ('r.V') [1103]  (3.17 ns)
	'sub' operation ('ret.V') [1106]  (1.15 ns)
	'icmp' operation ('icmp_ln878_28') [1111]  (0.676 ns)
	'or' operation ('or_ln895_28') [1112]  (0 ns)
	'and' operation ('overflow') [1114]  (0.122 ns)
	'select' operation ('select_ln346_57') [1119]  (0 ns)
	'select' operation ('left.V') [1121]  (0.227 ns)
	'mul' operation ('r.V') [1146]  (3.17 ns)
	'sub' operation ('ret.V') [1149]  (1.15 ns)
	'icmp' operation ('icmp_ln878_30') [1154]  (0.676 ns)
	'or' operation ('or_ln895_30') [1155]  (0 ns)
	'and' operation ('overflow') [1157]  (0.122 ns)
	'select' operation ('select_ln346_61') [1162]  (0 ns)
	'select' operation ('left.V') [1164]  (0.227 ns)
	'mul' operation ('r.V') [1189]  (3.17 ns)
	'sub' operation ('ret.V') [1192]  (1.15 ns)
	'icmp' operation ('icmp_ln878_32') [1197]  (0.676 ns)
	'or' operation ('or_ln895_32') [1198]  (0 ns)
	'and' operation ('overflow') [1200]  (0.122 ns)
	'select' operation ('select_ln346_65') [1205]  (0 ns)
	'select' operation ('left.V') [1207]  (0.227 ns)
	'mul' operation ('r.V') [1232]  (3.17 ns)
	'sub' operation ('ret.V') [1235]  (1.15 ns)
	'icmp' operation ('icmp_ln878_34') [1240]  (0.676 ns)
	'or' operation ('or_ln895_34') [1241]  (0 ns)
	'and' operation ('overflow') [1243]  (0.122 ns)
	'or' operation ('or_ln346_34') [1249]  (0 ns)
	'select' operation ('left.V') [1250]  (0.227 ns)
	'mul' operation ('r.V') [1275]  (3.17 ns)
	'sub' operation ('ret.V') [1278]  (1.15 ns)
	'icmp' operation ('icmp_ln878_36') [1283]  (0.676 ns)
	'or' operation ('or_ln895_36') [1284]  (0 ns)
	'and' operation ('overflow') [1286]  (0.122 ns)
	'select' operation ('select_ln346_73') [1291]  (0 ns)
	'select' operation ('left.V') [1293]  (0.227 ns)
	'mul' operation ('r.V') [1318]  (3.17 ns)
	'sub' operation ('ret.V') [1321]  (1.15 ns)
	'icmp' operation ('icmp_ln878_38') [1326]  (0.676 ns)
	'or' operation ('or_ln895_38') [1327]  (0 ns)
	'and' operation ('overflow') [1329]  (0.122 ns)
	'select' operation ('select_ln346_77') [1334]  (0 ns)
	'select' operation ('left.V') [1336]  (0.227 ns)
	'mul' operation ('r.V') [1361]  (3.17 ns)
	'sub' operation ('ret.V') [1364]  (1.15 ns)
	'icmp' operation ('icmp_ln878_40') [1369]  (0.676 ns)
	'or' operation ('or_ln895_40') [1370]  (0 ns)
	'and' operation ('overflow') [1372]  (0.122 ns)
	'select' operation ('select_ln346_81') [1377]  (0 ns)
	'select' operation ('left.V') [1379]  (0.227 ns)
	'mul' operation ('r.V') [1404]  (3.17 ns)
	'sub' operation ('ret.V') [1407]  (1.15 ns)
	'icmp' operation ('icmp_ln878_42') [1412]  (0.676 ns)
	'or' operation ('or_ln895_42') [1413]  (0 ns)
	'and' operation ('overflow') [1415]  (0.122 ns)
	'select' operation ('select_ln346_85') [1420]  (0 ns)
	'select' operation ('left.V') [1422]  (0.227 ns)
	'mul' operation ('r.V') [1447]  (3.17 ns)
	'sub' operation ('ret.V') [1450]  (1.15 ns)
	'icmp' operation ('icmp_ln878_44') [1455]  (0.676 ns)
	'or' operation ('or_ln895_44') [1456]  (0 ns)
	'and' operation ('overflow') [1458]  (0.122 ns)
	'select' operation ('select_ln346_89') [1463]  (0 ns)
	'select' operation ('left.V') [1465]  (0.227 ns)
	'mul' operation ('r.V') [1490]  (3.17 ns)
	'sub' operation ('ret.V') [1493]  (1.15 ns)
	'icmp' operation ('icmp_ln878_46') [1498]  (0.676 ns)
	'or' operation ('or_ln895_46') [1499]  (0 ns)
	'and' operation ('overflow') [1501]  (0.122 ns)
	'select' operation ('select_ln346_93') [1506]  (0 ns)
	'select' operation ('left.V') [1508]  (0.227 ns)
	'mul' operation ('r.V') [1533]  (3.17 ns)
	'sub' operation ('ret.V') [1536]  (1.15 ns)
	'icmp' operation ('icmp_ln878_48') [1541]  (0.676 ns)
	'or' operation ('or_ln895_48') [1542]  (0 ns)
	'and' operation ('overflow') [1544]  (0.122 ns)
	'select' operation ('select_ln346_97') [1549]  (0 ns)
	'select' operation ('left.V') [1551]  (0.227 ns)
	'mul' operation ('r.V') [1576]  (3.17 ns)
	'sub' operation ('ret.V') [1579]  (1.15 ns)
	'icmp' operation ('icmp_ln878_50') [1584]  (0.676 ns)
	'or' operation ('or_ln895_50') [1585]  (0 ns)
	'and' operation ('overflow') [1587]  (0.122 ns)
	'select' operation ('select_ln346_101') [1592]  (0 ns)
	'select' operation ('left.V') [1594]  (0.227 ns)
	'mul' operation ('r.V') [1619]  (3.17 ns)
	'sub' operation ('ret.V') [1622]  (1.15 ns)
	'icmp' operation ('icmp_ln878_52') [1627]  (0.676 ns)
	'or' operation ('or_ln895_52') [1628]  (0 ns)
	'and' operation ('overflow') [1630]  (0.122 ns)
	'select' operation ('select_ln346_105') [1635]  (0 ns)
	'select' operation ('left.V') [1637]  (0.227 ns)
	'mul' operation ('r.V') [1662]  (3.17 ns)
	'sub' operation ('ret.V') [1665]  (1.15 ns)
	'icmp' operation ('icmp_ln878_54') [1670]  (0.676 ns)
	'or' operation ('or_ln895_54') [1671]  (0 ns)
	'and' operation ('overflow') [1673]  (0.122 ns)
	'select' operation ('select_ln346_109') [1678]  (0 ns)
	'select' operation ('left.V') [1680]  (0.227 ns)
	'mul' operation ('r.V') [1705]  (3.17 ns)
	'sub' operation ('ret.V') [1708]  (1.15 ns)
	'icmp' operation ('icmp_ln878_56') [1713]  (0.676 ns)
	'or' operation ('or_ln895_56') [1714]  (0 ns)
	'and' operation ('overflow') [1716]  (0.122 ns)
	'select' operation ('select_ln346_113') [1721]  (0 ns)
	'select' operation ('left.V') [1723]  (0.227 ns)
	'mul' operation ('r.V') [1748]  (3.17 ns)
	'sub' operation ('ret.V') [1751]  (1.15 ns)
	'icmp' operation ('icmp_ln878_58') [1756]  (0.676 ns)
	'or' operation ('or_ln895_58') [1757]  (0 ns)
	'and' operation ('overflow') [1759]  (0.122 ns)
	'select' operation ('select_ln346_117') [1764]  (0 ns)
	'select' operation ('left.V') [1766]  (0.227 ns)
	'mul' operation ('r.V') [1793]  (3.17 ns)
	'add' operation ('ret.V') [1798]  (1.15 ns)
	'icmp' operation ('icmp_ln878_60') [1804]  (0.687 ns)
	'or' operation ('or_ln895_60') [1805]  (0 ns)
	'and' operation ('overflow') [1807]  (0.122 ns)
	'select' operation ('select_ln346_121') [1812]  (0 ns)
	'select' operation ('bottom.V') [1814]  (0.227 ns)
	'store' operation ('store_ln33', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33) of variable 'bottom.V' on local variable 'r.V' [2481]  (0.387 ns)

 <State 5>: 75.4ns
The critical path consists of the following:
	'mul' operation ('r.V') [1832]  (3.17 ns)
	'add' operation ('ret.V') [1837]  (1.15 ns)
	'icmp' operation ('icmp_ln878_62') [1842]  (0.676 ns)
	'or' operation ('or_ln895_62') [1843]  (0 ns)
	'and' operation ('overflow') [1845]  (0.122 ns)
	'or' operation ('or_ln346_62') [1850]  (0 ns)
	'select' operation ('select_ln346_126') [1854]  (0 ns)
	'add' operation ('ret.V') [1857]  (1.15 ns)
	'icmp' operation ('icmp_ln878_63') [1862]  (0.676 ns)
	'or' operation ('or_ln895_63') [1863]  (0 ns)
	'and' operation ('overflow') [1865]  (0.122 ns)
	'or' operation ('or_ln346_63') [1870]  (0 ns)
	'select' operation ('select_ln346_128') [1874]  (0 ns)
	'add' operation ('ret.V') [1877]  (1.15 ns)
	'icmp' operation ('icmp_ln878_64') [1882]  (0.676 ns)
	'or' operation ('or_ln895_64') [1883]  (0 ns)
	'and' operation ('overflow') [1885]  (0.122 ns)
	'or' operation ('or_ln346_64') [1890]  (0 ns)
	'select' operation ('select_ln346_130') [1894]  (0 ns)
	'add' operation ('ret.V') [1897]  (1.15 ns)
	'icmp' operation ('icmp_ln878_65') [1902]  (0.676 ns)
	'or' operation ('or_ln895_65') [1903]  (0 ns)
	'and' operation ('overflow') [1905]  (0.122 ns)
	'or' operation ('or_ln346_65') [1910]  (0 ns)
	'select' operation ('select_ln346_132') [1914]  (0 ns)
	'add' operation ('ret.V') [1917]  (1.15 ns)
	'icmp' operation ('icmp_ln878_66') [1922]  (0.676 ns)
	'or' operation ('or_ln895_66') [1923]  (0 ns)
	'and' operation ('overflow') [1925]  (0.122 ns)
	'or' operation ('or_ln346_66') [1930]  (0 ns)
	'select' operation ('select_ln346_134') [1934]  (0 ns)
	'add' operation ('ret.V') [1937]  (1.15 ns)
	'icmp' operation ('icmp_ln878_67') [1942]  (0.676 ns)
	'or' operation ('or_ln895_67') [1943]  (0 ns)
	'and' operation ('overflow') [1945]  (0.122 ns)
	'or' operation ('or_ln346_67') [1950]  (0 ns)
	'select' operation ('select_ln346_136') [1954]  (0 ns)
	'add' operation ('ret.V') [1957]  (1.15 ns)
	'icmp' operation ('icmp_ln878_68') [1962]  (0.676 ns)
	'or' operation ('or_ln895_68') [1963]  (0 ns)
	'and' operation ('overflow') [1965]  (0.122 ns)
	'or' operation ('or_ln346_68') [1970]  (0 ns)
	'select' operation ('select_ln346_138') [1974]  (0 ns)
	'add' operation ('ret.V') [1977]  (1.15 ns)
	'icmp' operation ('icmp_ln878_69') [1982]  (0.676 ns)
	'or' operation ('or_ln895_69') [1983]  (0 ns)
	'and' operation ('overflow') [1985]  (0.122 ns)
	'or' operation ('or_ln346_69') [1990]  (0 ns)
	'select' operation ('select_ln346_140') [1994]  (0 ns)
	'add' operation ('ret.V') [1997]  (1.15 ns)
	'icmp' operation ('icmp_ln878_70') [2002]  (0.676 ns)
	'or' operation ('or_ln895_70') [2003]  (0 ns)
	'and' operation ('overflow') [2005]  (0.122 ns)
	'or' operation ('or_ln346_70') [2010]  (0 ns)
	'select' operation ('select_ln346_142') [2014]  (0 ns)
	'add' operation ('ret.V') [2017]  (1.15 ns)
	'icmp' operation ('icmp_ln878_71') [2022]  (0.676 ns)
	'or' operation ('or_ln895_71') [2023]  (0 ns)
	'and' operation ('overflow') [2025]  (0.122 ns)
	'or' operation ('or_ln346_71') [2030]  (0 ns)
	'select' operation ('select_ln346_144') [2034]  (0 ns)
	'add' operation ('ret.V') [2037]  (1.15 ns)
	'icmp' operation ('icmp_ln878_72') [2042]  (0.676 ns)
	'or' operation ('or_ln895_72') [2043]  (0 ns)
	'and' operation ('overflow') [2045]  (0.122 ns)
	'or' operation ('or_ln346_72') [2050]  (0 ns)
	'select' operation ('select_ln346_146') [2054]  (0 ns)
	'add' operation ('ret.V') [2057]  (1.15 ns)
	'icmp' operation ('icmp_ln878_73') [2062]  (0.676 ns)
	'or' operation ('or_ln895_73') [2063]  (0 ns)
	'and' operation ('overflow') [2065]  (0.122 ns)
	'or' operation ('or_ln346_73') [2070]  (0 ns)
	'select' operation ('select_ln346_148') [2074]  (0 ns)
	'add' operation ('ret.V') [2077]  (1.15 ns)
	'icmp' operation ('icmp_ln878_74') [2082]  (0.676 ns)
	'or' operation ('or_ln895_74') [2083]  (0 ns)
	'and' operation ('overflow') [2085]  (0.122 ns)
	'or' operation ('or_ln346_74') [2090]  (0 ns)
	'select' operation ('select_ln346_150') [2094]  (0 ns)
	'add' operation ('ret.V') [2097]  (1.15 ns)
	'icmp' operation ('icmp_ln878_75') [2102]  (0.676 ns)
	'or' operation ('or_ln895_75') [2103]  (0 ns)
	'and' operation ('overflow') [2105]  (0.122 ns)
	'or' operation ('or_ln346_75') [2110]  (0 ns)
	'select' operation ('select_ln346_152') [2114]  (0 ns)
	'add' operation ('ret.V') [2117]  (1.15 ns)
	'icmp' operation ('icmp_ln878_76') [2122]  (0.676 ns)
	'or' operation ('or_ln895_76') [2123]  (0 ns)
	'and' operation ('overflow') [2125]  (0.122 ns)
	'or' operation ('or_ln346_76') [2130]  (0 ns)
	'select' operation ('select_ln346_154') [2134]  (0 ns)
	'add' operation ('ret.V') [2137]  (1.15 ns)
	'icmp' operation ('icmp_ln878_77') [2142]  (0.676 ns)
	'or' operation ('or_ln895_77') [2143]  (0 ns)
	'and' operation ('overflow') [2145]  (0.122 ns)
	'or' operation ('or_ln346_77') [2150]  (0 ns)
	'select' operation ('select_ln346_156') [2154]  (0 ns)
	'add' operation ('ret.V') [2157]  (1.15 ns)
	'icmp' operation ('icmp_ln878_78') [2162]  (0.676 ns)
	'or' operation ('or_ln895_78') [2163]  (0 ns)
	'and' operation ('overflow') [2165]  (0.122 ns)
	'or' operation ('or_ln346_78') [2170]  (0 ns)
	'select' operation ('select_ln346_158') [2174]  (0 ns)
	'add' operation ('ret.V') [2177]  (1.15 ns)
	'icmp' operation ('icmp_ln878_79') [2182]  (0.676 ns)
	'or' operation ('or_ln895_79') [2183]  (0 ns)
	'and' operation ('overflow') [2185]  (0.122 ns)
	'or' operation ('or_ln346_79') [2190]  (0 ns)
	'select' operation ('select_ln346_160') [2194]  (0 ns)
	'add' operation ('ret.V') [2197]  (1.15 ns)
	'icmp' operation ('icmp_ln878_80') [2202]  (0.676 ns)
	'or' operation ('or_ln895_80') [2203]  (0 ns)
	'and' operation ('overflow') [2205]  (0.122 ns)
	'or' operation ('or_ln346_80') [2210]  (0 ns)
	'select' operation ('select_ln346_162') [2214]  (0 ns)
	'add' operation ('ret.V') [2217]  (1.15 ns)
	'icmp' operation ('icmp_ln878_81') [2222]  (0.676 ns)
	'or' operation ('or_ln895_81') [2223]  (0 ns)
	'and' operation ('overflow') [2225]  (0.122 ns)
	'or' operation ('or_ln346_81') [2230]  (0 ns)
	'select' operation ('select_ln346_164') [2234]  (0 ns)
	'add' operation ('ret.V') [2237]  (1.15 ns)
	'icmp' operation ('icmp_ln878_82') [2242]  (0.676 ns)
	'or' operation ('or_ln895_82') [2243]  (0 ns)
	'and' operation ('overflow') [2245]  (0.122 ns)
	'or' operation ('or_ln346_82') [2250]  (0 ns)
	'select' operation ('select_ln346_166') [2254]  (0 ns)
	'add' operation ('ret.V') [2257]  (1.15 ns)
	'icmp' operation ('icmp_ln878_83') [2262]  (0.676 ns)
	'or' operation ('or_ln895_83') [2263]  (0 ns)
	'and' operation ('overflow') [2265]  (0.122 ns)
	'or' operation ('or_ln346_83') [2270]  (0 ns)
	'select' operation ('select_ln346_168') [2274]  (0 ns)
	'add' operation ('ret.V') [2277]  (1.15 ns)
	'icmp' operation ('icmp_ln878_84') [2282]  (0.676 ns)
	'or' operation ('or_ln895_84') [2283]  (0 ns)
	'and' operation ('overflow') [2285]  (0.122 ns)
	'or' operation ('or_ln346_84') [2290]  (0 ns)
	'select' operation ('select_ln346_170') [2294]  (0 ns)
	'add' operation ('ret.V') [2297]  (1.15 ns)
	'icmp' operation ('icmp_ln878_85') [2302]  (0.676 ns)
	'or' operation ('or_ln895_85') [2303]  (0 ns)
	'and' operation ('overflow') [2305]  (0.122 ns)
	'or' operation ('or_ln346_85') [2310]  (0 ns)
	'select' operation ('select_ln346_172') [2314]  (0 ns)
	'add' operation ('ret.V') [2317]  (1.15 ns)
	'icmp' operation ('icmp_ln878_86') [2322]  (0.676 ns)
	'or' operation ('or_ln895_86') [2323]  (0 ns)
	'and' operation ('overflow') [2325]  (0.122 ns)
	'or' operation ('or_ln346_86') [2330]  (0 ns)
	'select' operation ('select_ln346_174') [2334]  (0 ns)
	'add' operation ('ret.V') [2337]  (1.15 ns)
	'icmp' operation ('icmp_ln878_87') [2342]  (0.676 ns)
	'or' operation ('or_ln895_87') [2343]  (0 ns)
	'and' operation ('overflow') [2345]  (0.122 ns)
	'or' operation ('or_ln346_87') [2350]  (0 ns)
	'select' operation ('select_ln346_176') [2354]  (0 ns)
	'add' operation ('ret.V') [2357]  (1.15 ns)
	'icmp' operation ('icmp_ln878_88') [2362]  (0.676 ns)
	'or' operation ('or_ln895_88') [2363]  (0 ns)
	'and' operation ('overflow') [2365]  (0.122 ns)
	'or' operation ('or_ln346_88') [2370]  (0 ns)
	'select' operation ('select_ln346_178') [2374]  (0 ns)
	'add' operation ('ret.V') [2377]  (1.15 ns)
	'icmp' operation ('icmp_ln878_89') [2382]  (0.676 ns)
	'or' operation ('or_ln895_89') [2383]  (0 ns)
	'and' operation ('overflow') [2385]  (0.122 ns)
	'or' operation ('or_ln346_89') [2390]  (0 ns)
	'select' operation ('select_ln346_180') [2394]  (0 ns)
	'add' operation ('ret.V') [2397]  (1.15 ns)
	'icmp' operation ('icmp_ln878_90') [2402]  (0.676 ns)
	'or' operation ('or_ln895_90') [2403]  (0 ns)
	'and' operation ('overflow') [2405]  (0.122 ns)
	'or' operation ('or_ln346_90') [2410]  (0 ns)
	'select' operation ('select_ln346_182') [2414]  (0 ns)
	'add' operation ('ret.V') [2417]  (1.15 ns)
	'icmp' operation ('icmp_ln878_91') [2422]  (0.676 ns)
	'or' operation ('or_ln895_91') [2423]  (0 ns)
	'and' operation ('overflow') [2425]  (0.122 ns)
	'select' operation ('select_ln346_183') [2430]  (0 ns)
	'select' operation ('sum.V') [2432]  (0.227 ns)
	'sub' operation ('tmp.V') [2435]  (0.88 ns)
	'select' operation ('tmp.V') [2436]  (0.227 ns)
	'cttz' operation ('l') [2438]  (0 ns)
	'sub' operation ('sub_ln1099_2') [2439]  (0.88 ns)
	'add' operation ('lsb_index') [2440]  (0.88 ns)
	'icmp' operation ('icmp_ln1101') [2442]  (0.848 ns)
	'and' operation ('a') [2449]  (0 ns)
	'or' operation ('or_ln1104_6') [2454]  (0 ns)
	'add' operation ('m') [2466]  (1.15 ns)
	'select' operation ('select_ln1098') [2470]  (0.303 ns)
	'add' operation ('add_ln1124_2') [2473]  (0.838 ns)
	'select' operation ('select_ln53', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:53) [2477]  (0.227 ns)
	'store' operation ('store_ln53', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:53) of variable 'select_ln53', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:53 on array 'outa' [2479]  (0.699 ns)
	blocking operation 6.7 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
