# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 14:58:52 on Dec 22,2020
# vlog -reportprogress 300 -vlog01compat -work postlayout I:/EDA/zuhe/W_74HC138/designer/impl1/W_74HC138_ba.v 
# -- Compiling module W_74HC138
# 
# Top level modules:
# 	W_74HC138
# End time: 14:58:52 on Dec 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 14:58:52 on Dec 22,2020
# vlog -reportprogress 300 "+incdir+I:/EDA/zuhe/W_74HC138/stimulus" -vlog01compat -work postlayout I:/EDA/zuhe/W_74HC138/stimulus/test_74HC138.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:58:52 on Dec 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postlayout -t 1ps -sdfmax /u1=I:/EDA/zuhe/W_74HC138/designer/impl1/W_74HC138_ba.sdf postlayout.testbench 
# Start time: 14:58:52 on Dec 22,2020
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postlayout.testbench
# Loading postlayout.W_74HC138
# Loading proasic3.IOPAD_TRI
# Loading proasic3.OA1A
# Loading proasic3.IOTRI_OB_EB
# Loading proasic3.IOIN_IB
# Loading proasic3.IOPAD_IN
# Loading proasic3.NOR3B
# Loading proasic3.NOR2A
# Loading proasic3.NOR2
# Loading proasic3.AOI1B
# Loading proasic3.NOR2B
# Loading proasic3.GND
# Loading proasic3.VCC
# SDF 10.5c Compiler 2016.07 Jul 21 2016
# 
# Loading instances from I:/EDA/zuhe/W_74HC138/designer/impl1/W_74HC138_ba.sdf
# Loading timing data from I:/EDA/zuhe/W_74HC138/designer/impl1/W_74HC138_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: I:/EDA/zuhe/W_74HC138/stimulus/test_74HC138.v
# ** Error: src/proasic3.v(27148): $width( negedge D:183211 ps, :184175 ps, 2 ns );
#    Time: 184175 ps  Iteration: 0  Instance: /testbench/u1/\Eq_pad[0]/U0/U0 
# ** Error: src/proasic3.v(27148): $width( negedge D:243778 ps, :245113 ps, 2 ns );
#    Time: 245113 ps  Iteration: 0  Instance: /testbench/u1/\Eq_pad[4]/U0/U0 
# ** Error: src/proasic3.v(27148): $width( negedge D:343778 ps, :345113 ps, 2 ns );
#    Time: 345113 ps  Iteration: 0  Instance: /testbench/u1/\Eq_pad[4]/U0/U0 
# ** Error: src/proasic3.v(27148): $width( negedge D:383211 ps, :384175 ps, 2 ns );
#    Time: 384175 ps  Iteration: 0  Instance: /testbench/u1/\Eq_pad[0]/U0/U0 
# End time: 14:59:29 on Dec 22,2020, Elapsed time: 0:00:37
# Errors: 4, Warnings: 0
