Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,86
design__inferred_latch__count,0
design__instance__count,6222
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003032497479580343
power__switching__total,0.00025844841729849577
power__leakage__total,0.0000018144613704862422
power__total,0.0005635126144625247
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2546846972072006
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2559122985958232
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11841891691301591
timing__setup__ws__corner:nom_fast_1p32V_m40C,9.733668369045693
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.118419
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25803590550181027
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25888178444819526
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6262706641654081
timing__setup__ws__corner:nom_slow_1p08V_125C,6.1021118773994
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.626271
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25580951969641175
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25709476941721837
timing__hold__ws__corner:nom_typ_1p20V_25C,0.304735356685247
timing__setup__ws__corner:nom_typ_1p20V_25C,8.67302343381111
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.304735
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2546846972072006
clock__skew__worst_setup,0.2559122985958232
timing__hold__ws,0.11841891691301591
timing__setup__ws,6.1021118773994
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118419
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3106
design__instance__area__stdcell,35829
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.596064
design__instance__utilization__stdcell,0.596064
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,87
design__instance__area__class:inverter,560.65
design__instance__count__class:sequential_cell,32
design__instance__area__class:sequential_cell,1603.93
design__instance__count__class:multi_input_combinational_cell,2713
design__instance__area__class:multi_input_combinational_cell,28204.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,257
design__instance__area__class:timing_repair_buffer,5189.18
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,94201.9
design__violations,0
design__instance__count__class:clock_buffer,15
design__instance__area__class:clock_buffer,255.83
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,32
global_route__vias,24354
global_route__wirelength,154463
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3119
route__net__special,2
route__drc_errors__iter:0,1726
route__wirelength__iter:0,107945
route__drc_errors__iter:1,959
route__wirelength__iter:1,107056
route__drc_errors__iter:2,1033
route__wirelength__iter:2,106860
route__drc_errors__iter:3,42
route__wirelength__iter:3,106719
route__drc_errors__iter:4,0
route__wirelength__iter:4,106719
route__drc_errors,0
route__wirelength,106719
route__vias,23586
route__vias__singlecut,23586
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,303.09
design__instance__count__class:fill_cell,3116
design__instance__area__class:fill_cell,24280.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,11
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,11
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,11
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,11
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19984
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000158209
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000181466
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000406279
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000181466
design_powergrid__voltage__worst,0.000181466
design_powergrid__voltage__worst__net:VPWR,1.19984
design_powergrid__drop__worst,0.000181466
design_powergrid__drop__worst__net:VPWR,0.000158209
design_powergrid__voltage__worst__net:VGND,0.000181466
design_powergrid__drop__worst__net:VGND,0.000181466
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000040800000000000002388887698767661049714661203324794769287109375
ir__drop__worst,0.0001579999999999999915796522476085783637245185673236846923828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
