// Seed: 180495549
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_3 - id_5 && ~1),
      .id_1(id_2),
      .id_2("" - 1),
      .id_3(id_2),
      .id_4(id_3),
      .id_5(""),
      .id_6(id_2),
      .id_7(1),
      .id_8((id_3)),
      .id_9(1),
      .id_10(id_3),
      .id_11(1 - id_1),
      .id_12(1)
  );
  tri0 id_6;
  wire id_7;
  tri1 id_8 = id_6;
  module_0 modCall_1 (
      id_6,
      id_7
  );
  assign id_8 = 1;
endmodule
