$comment
	File created using the following command:
		vcd file lab2_2.msim.vcd -direction
$end
$date
	Fri Sep 20 22:45:51 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab2_2_vlg_vec_tst $end
$var reg 4 ! top_a [3:0] $end
$var reg 4 " top_b [3:0] $end
$var reg 4 # top_c [3:0] $end
$var reg 4 $ top_d [3:0] $end
$var wire 1 % maxres [3] $end
$var wire 1 & maxres [2] $end
$var wire 1 ' maxres [1] $end
$var wire 1 ( maxres [0] $end
$var wire 1 ) minres [3] $end
$var wire 1 * minres [2] $end
$var wire 1 + minres [1] $end
$var wire 1 , minres [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 top_a[2]~input_o $end
$var wire 1 4 top_a[3]~input_o $end
$var wire 1 5 top_b[2]~input_o $end
$var wire 1 6 top_b[3]~input_o $end
$var wire 1 7 top_c[2]~input_o $end
$var wire 1 8 top_c[3]~input_o $end
$var wire 1 9 top_d[2]~input_o $end
$var wire 1 : top_d[3]~input_o $end
$var wire 1 ; minres[0]~output_o $end
$var wire 1 < minres[1]~output_o $end
$var wire 1 = minres[2]~output_o $end
$var wire 1 > minres[3]~output_o $end
$var wire 1 ? maxres[0]~output_o $end
$var wire 1 @ maxres[1]~output_o $end
$var wire 1 A maxres[2]~output_o $end
$var wire 1 B maxres[3]~output_o $end
$var wire 1 C top_c[0]~input_o $end
$var wire 1 D top_d[0]~input_o $end
$var wire 1 E top_c[1]~input_o $end
$var wire 1 F top_d[1]~input_o $end
$var wire 1 G comb_3|out[0]~0_combout $end
$var wire 1 H top_a[1]~input_o $end
$var wire 1 I top_b[1]~input_o $end
$var wire 1 J comb_3|out[0]~1_combout $end
$var wire 1 K comb_3|out[0]~2_combout $end
$var wire 1 L top_b[0]~input_o $end
$var wire 1 M top_a[0]~input_o $end
$var wire 1 N comb_3|out[0]~3_combout $end
$var wire 1 O comb_3|out[0]~4_combout $end
$var wire 1 P comb_3|out[1]~5_combout $end
$var wire 1 Q comb_4|out[0]~0_combout $end
$var wire 1 R comb_4|out[0]~1_combout $end
$var wire 1 S comb_4|out[0]~2_combout $end
$var wire 1 T comb_4|out[0]~3_combout $end
$var wire 1 U comb_4|out[0]~4_combout $end
$var wire 1 V comb_4|out[1]~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
b0 "
b110 #
b1001 $
1(
1'
0&
0%
0,
0+
0*
0)
0-
1.
x/
10
11
12
13
14
05
06
17
08
09
1:
0;
0<
0=
0>
1?
1@
0A
0B
0C
1D
1E
0F
1G
1H
0I
0J
0K
0L
1M
1N
0O
0P
1Q
1R
1S
0T
1U
1V
$end
#100000
b111 !
b11 !
b1 !
b100 "
b110 "
b111 #
b1101 $
b1100 $
0D
19
1C
1I
15
0H
03
04
0S
0G
1T
0N
#200000
b1110 "
b1111 #
b1011 #
b1001 #
b1110 $
b11 !
b1100 "
b1000 #
b1111 $
1H
1D
1F
0C
0E
07
18
0I
16
1N
1S
#300000
b111 $
b111 !
b1000 "
b11 $
b0 "
b101 !
b10 "
b1001 #
b10 $
1C
1I
05
06
0H
13
0D
09
0:
1G
0S
0N
0R
1O
0U
0?
1;
1,
0(
#400000
b1011 #
b0 $
b100 $
b1010 "
b111 !
b1000 "
b1010 #
b101 $
1H
0I
16
1D
0F
19
0C
1E
1R
1N
0T
1S
1U
0O
0;
1?
1(
0,
#500000
b1111 !
b1101 $
b1011 !
b1100 "
b1001 $
b1001 !
b1110 "
b1011 #
b1000 $
1C
1I
15
0D
09
1:
0H
03
14
0G
1T
0S
0N
#600000
b1111 #
b1101 #
b1010 $
b110 "
b1011 !
b100 "
b1100 #
b1011 $
1H
0I
06
1D
1F
0C
0E
17
1N
1S
#700000
b1111 !
b0 "
b1111 $
b1000 "
b1101 !
b1010 "
b1101 #
b1110 $
1C
0D
19
1I
05
16
0H
13
1G
0S
0N
0R
1O
0U
0?
1;
1,
0(
#800000
b110 $
b1111 #
b100 $
b0 $
b10 "
b1111 !
b0 "
b1110 #
b1 $
1H
0I
06
0C
1E
1D
0F
09
0:
1R
1N
0T
1S
1U
0O
0;
1?
1(
0,
#900000
b111 !
b11 !
b100 "
b101 $
b1 !
b110 "
b1111 #
b100 $
1C
0D
19
1I
15
0H
03
04
0G
0S
1T
0N
#1000000
