
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: ICer
#     Report Created on:  Sun Aug 24 19:55:28 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : SpyGlass(SpyGlass_vL-2016.06)
#                        clock-reset(SpyGlass_vL-2016.06)
#
#     Total Number of Generated Messages :         15
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         15
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                           Line    Wt    Message
======================================================================================
[1]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../rtl/SYSTEM_TOP.v                                                            15      2     Module SYSTEM_TOP is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/cdc/cdc_setup_check/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/cdc_setup_check/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[8]      Info_Case_Analysis      showSimVal              Info        ../rtl/SYSTEM_TOP.v                                                            15      10    Information for set_case_analysis value propagation for design 'SYSTEM_TOP' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=SGDC Checks ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                      Alias    Severity    File                        Line    Wt    Message
======================================================================================
[6]      SGDC_clockreset02                  Warning     ../cons/constraints.sgdc    7       2     Signal SYSTEM_TOP.TX_CLK in -clock field in 'input' constraint for port(s) RX_IN has not been specified as a clock via 'clock' constraint
[7]      SGDC_clockreset02                  Warning     ../cons/constraints.sgdc    8       2     Signal SYSTEM_TOP.TX_CLK in -clock field in 'output' constraint for port(s) TX_OUT has not been specified as a clock via 'clock' constraint
[2]      SGDC_generated_clock06             Warning     ../cons/constraints.sgdc    5       10    Parameter 'enable_generated_clocks' not set to yes. Ignoring  'generated_clock' constraints
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/cdc_setup_check ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                Alias    Severity    File                                                                                            Line    Wt    Message
======================================================================================
[3]      Clock_converge01             Error       ../rtl/SYS_CTRL.v                                                                               122     2     Clock 'SYSTEM_TOP.REF_CLK' with multiple fanout converges on 'SYSTEM_TOP.Addr[0]'
[13]     Setup_port01                 Error       ../rtl/SYSTEM_TOP.v                                                                             15      2     Port coverage for top design unit 'SYSTEM_TOP' is: '2' (50.00 %) port(s) not fully constrained
[A]      Clock_info02                 Info        N.A.                                                                                            0       2     Clock Tree generated
[14]     Clock_info15                 Info        N.A.                                                                                            0       2     Port-Clock information generated for PortClockMatrix report
[4]      Propagate_Clocks             Info        ../rtl/SYSTEM_TOP.v                                                                             17      2     For SYSTEM_TOP, clock(s) 'SYSTEM_TOP.REF_CLK' of domain 'REF_CLK' propagated
[5]      Propagate_Clocks             Info        ../rtl/SYSTEM_TOP.v                                                                             18      2     For SYSTEM_TOP, clock(s) 'SYSTEM_TOP.UART_CLK' of domain 'UART_CLK' propagated
[9]      Propagate_Resets             Info        ../rtl/SYSTEM_TOP.v                                                                             19      2     For SYSTEM_TOP, reset 'SYSTEM_TOP.RST' propagated
[B]      Reset_info02                 Info        N.A.                                                                                            0       2     Reset Tree generated
[15]     Setup_port01                 Info        ./spyglass-1/cdc/cdc_setup_check/spyglass_reports/clock-reset/SYSTEM_TOP_input_abstract.sgdc    0       2     Abstracted sgdc file for input ports of block 'SYSTEM_TOP' is generated
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
