Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ykhodke/ChampSim/dpc3_traces/server_022.champsimtrace.xz
LHT KB: 126.25
SCC KB: 1.56
Total KB: 127.81
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3624624 heartbeat IPC: 2.75891 cumulative IPC: 2.75891 (Simulation time: 0 hr 3 min 6 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7255620 heartbeat IPC: 2.75407 cumulative IPC: 2.75648 (Simulation time: 0 hr 5 min 59 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10880122 heartbeat IPC: 2.759 cumulative IPC: 2.75732 (Simulation time: 0 hr 8 min 53 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14511935 heartbeat IPC: 2.75345 cumulative IPC: 2.75635 (Simulation time: 0 hr 11 min 51 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 18134388 heartbeat IPC: 2.76056 cumulative IPC: 2.75719 (Simulation time: 0 hr 14 min 43 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 18134388 (Simulation time: 0 hr 14 min 43 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 35497098 heartbeat IPC: 0.575947 cumulative IPC: 0.575947 (Simulation time: 0 hr 18 min 37 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 53058226 heartbeat IPC: 0.56944 cumulative IPC: 0.572675 (Simulation time: 0 hr 22 min 27 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 70422862 heartbeat IPC: 0.575883 cumulative IPC: 0.57374 (Simulation time: 0 hr 26 min 11 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 88035492 heartbeat IPC: 0.567774 cumulative IPC: 0.572237 (Simulation time: 0 hr 29 min 4 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 105318567 heartbeat IPC: 0.578601 cumulative IPC: 0.573499 (Simulation time: 0 hr 30 min 19 sec) 
Finished CPU 0 instructions: 50000001 cycles: 87184179 cumulative IPC: 0.573499 (Simulation time: 0 hr 30 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.573499 instructions: 50000001 cycles: 87184179
L1D TOTAL     ACCESS:   18729841  HIT:   16518956  MISS:    2210885
L1D LOAD      ACCESS:    7055199  HIT:    6334160  MISS:     721039
L1D RFO       ACCESS:    5935571  HIT:    4955806  MISS:     979765
L1D PREFETCH  ACCESS:    5739071  HIT:    5228990  MISS:     510081
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7098494  ISSUED:    6891088  USEFUL:     188797  USELESS:     321289
L1D AVERAGE MISS LATENCY: 179.072 cycles
L1I TOTAL     ACCESS:   25289062  HIT:   21971180  MISS:    3317882
L1I LOAD      ACCESS:   10093136  HIT:    9894481  MISS:     198655
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   15195926  HIT:   12076699  MISS:    3119227
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   16879538  ISSUED:   16879538  USEFUL:    2255516  USELESS:     863668
L1I AVERAGE MISS LATENCY: 16.0541 cycles
L2C TOTAL     ACCESS:    7888533  HIT:    6025682  MISS:    1862851
L2C LOAD      ACCESS:     511125  HIT:     263601  MISS:     247524
L2C RFO       ACCESS:     978994  HIT:      21689  MISS:     957305
L2C PREFETCH  ACCESS:    5213247  HIT:    4559022  MISS:     654225
L2C WRITEBACK ACCESS:    1185167  HIT:    1181370  MISS:       3797
L2C PREFETCH  REQUESTED:    3529803  ISSUED:    3528787  USEFUL:      21192  USELESS:     632893
L2C AVERAGE MISS LATENCY: 220.123 cycles
LLC TOTAL     ACCESS:    3893284  HIT:    2524989  MISS:    1368295
LLC LOAD      ACCESS:     247516  HIT:     171699  MISS:      75817
LLC RFO       ACCESS:     957305  HIT:     143342  MISS:     813963
LLC PREFETCH  ACCESS:    1570269  HIT:    1093852  MISS:     476417
LLC WRITEBACK ACCESS:    1118194  HIT:    1116096  MISS:       2098
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      23192  USELESS:     453398
LLC AVERAGE MISS LATENCY: 288.68 cycles
Major fault: 0 Minor fault: 23513
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     386424  ROW_BUFFER_MISS:     979531
 DBUS_CONGESTED:    1390645
 WQ ROW_BUFFER_HIT:     288530  ROW_BUFFER_MISS:     608611  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8317% MPKI: 0.27564 Average ROB Occupancy at Mispredict: 219.7

Branch types
NOT_BRANCH: 41811131 83.6223%
BRANCH_DIRECT_JUMP: 445742 0.891484%
BRANCH_INDIRECT: 48876 0.097752%
BRANCH_CONDITIONAL: 5859401 11.7188%
BRANCH_DIRECT_CALL: 758266 1.51653%
BRANCH_INDIRECT_CALL: 159103 0.318206%
BRANCH_RETURN: 917372 1.83474%
BRANCH_OTHER: 0 0%

