Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module minisys_sim.u.ftc.instm.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module minisys_sim.u.dme.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance minisys_sim.u.cpuclk.clk.inst.plle2_adv_inst are not same.
blk_mem_gen_v8_4_1 collision detected at time: 19624798, Instance: minisys_sim.u.dme.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 49103049, Instance: minisys_sim.u.dme.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 78581346, Instance: minisys_sim.u.dme.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
