( ( nil
  version "2.1"
  mapType "incremental"
  blockName "MultiChannelAFE_TB_2"
  repList "spectre spice pspice verilog verilogams behavioral functional systemVerilog schematic veriloga vhdl vhdlams wreal"
  stopList "spectre"
  globalList "gnd!"
  hierDelim "."
  globalHierPrefix "cds_globals."
  prefixHierarchyWithCV "YES"
  netlistDir "/home/ykhuang/WorkingDir_XH018/Sim/MultiChannel_EMG_TestBench/MultiChannelAFE_TB_2/adexl/results/data/Interactive.14/1/MultiChannel_EMG_TestBench:MultiChannelAFE_TB_2:1/netlist/digital"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
  slashCheck   "t"
 )
( net
( "gnd!" "cds_globals.\\gnd! " )
 )
( model
( "MultiChannel_EMG_TestBench/MultiChannelAFE_TB_2/schematic" "MultiChannelAFE_TB_2" )
( "MultiChannel_EMG_IMP/Switch_NMOS/schematic" "Switch_NMOS" )
( "MultiChannel_EMG_IMP/ChoppingTCA_DSL_imp/schematic" "ChoppingTCA_DSL_imp" )
( "MultiChannel_EMG_Model/ClockGenMultiFreq/functional" "ClockGenMultiFreq" )
( "MultiChannel_EMG_IMP/PseudoResistor_45GOhm/schematic" "PseudoResistor_45GOhm" )
( "MultiChannel_EMG_IMP/Chopper/schematic" "Chopper" )
 )
( "AMP" "cds_globals.AMP" )
( "VIN_AC" "cds_globals.VIN_AC" )
( "fsig" "cds_globals.fsig" )
( "VCM" "cds_globals.VCM" )
( "VCM_AC" "cds_globals.VCM_AC" )
( "VOS" "cds_globals.VOS" )
( "ClockGenMultiFreq" "ihnl/cds0/map" )
( "MultiChannelAFE_TB_2" "ihnl/cds5/map" )
( "Chopper" "ihnl/cds2/map" )
( "Switch_NMOS" "ihnl/cds1/map" )
( "PseudoResistor_45GOhm" "ihnl/cds3/map" )
( "ChoppingTCA_DSL_imp" "ihnl/cds4/map" )
 )
