#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 14 15:15:30 2023
# Process ID: 10276
# Current directory: D:/School/cpu/proj_miniRV/proj_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15116 D:\School\cpu\proj_miniRV\proj_pipeline\proj_pipeline.xpr
# Log file: D:/School/cpu/proj_miniRV/proj_pipeline/vivado.log
# Journal file: D:/School/cpu/proj_miniRV/proj_pipeline\vivado.jou
# Running On: HHR, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68476 MB
#-----------------------------------------------------------
start_gui
open_project D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID.v D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Digital_LEDs.v D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/LED.v D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/CU.v D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX.v D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF.v}
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpu_clk
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {352.369} \
  CONFIG.CLKOUT1_PHASE_ERROR {261.747} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.Component_Name {cpu_clk} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {33} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.PRIMITIVE {PLL} \
] [get_ips cpu_clk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpu_clk' to 'cpu_clk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clk'...
update_compile_order -fileset sources_1
set_property CONFIG.USE_RESET {false} [get_ips cpu_clk]
generate_target all [get_files  d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clk'...
catch { config_ip_cache -export [get_ips -all cpu_clk] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_clk
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci]
launch_runs cpu_clk_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_clk
[Fri Jul 14 15:21:28 2023] Launched cpu_clk_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/cpu_clk_synth_1/runme.log
export_simulation -of_objects [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci] -directory D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
  CONFIG.memory_type {rom} \
] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dist_mem_gen_0
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dist_mem_gen_0
[Fri Jul 14 15:26:36 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'd:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM
set_property -dict [list \
  CONFIG.Component_Name {IROM} \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
  CONFIG.memory_type {rom} \
] [get_ips IROM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'IROM' to 'IROM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
generate_target all [get_files  d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
launch_runs IROM_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
[Fri Jul 14 15:27:32 2023] Launched IROM_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM
set_property -dict [list \
  CONFIG.Component_Name {DRAM} \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
] [get_ips DRAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'DRAM' to 'DRAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DRAM'...
generate_target all [get_files  d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DRAM'...
catch { config_ip_cache -export [get_ips -all DRAM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: DRAM
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
launch_runs DRAM_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: DRAM
[Fri Jul 14 15:28:18 2023] Launched DRAM_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/DRAM_synth_1/runme.log
export_simulation -of_objects [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -directory D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci] -no_script -reset -force -quiet
remove_files  -fileset cpu_clk d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci
INFO: [Project 1-386] Moving file 'd:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci' from fileset 'cpu_clk' to fileset 'sources_1'.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpuclk
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {352.369} \
  CONFIG.CLKOUT1_PHASE_ERROR {261.747} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.Component_Name {cpuclk} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {33} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.USE_RESET {false} \
] [get_ips cpuclk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpuclk' to 'cpuclk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
generate_target all [get_files  d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs cpuclk_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
[Fri Jul 14 15:30:05 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files d:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 14 15:55:22 2023...
