

================================================================
== Vivado HLS Report for 'custom2'
================================================================
* Date:           Tue Jan 28 15:33:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CustomClocks2
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.797|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    4|    1|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+-----+-----+-----+-----+---------+
        |                         |               |  Latency  |  Interval | Pipeline|
        |         Instance        |     Module    | min | max | min | max |   Type  |
        +-------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_first_counter_fu_70  |first_counter  |    0|    3|    0|    3|   none  |
        |grp_first_counter_fu_86  |first_counter  |    0|    3|    0|    3|   none  |
        +-------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|      20|      42|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      20|      42|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+-------+----+----+
    |         Instance        |     Module    | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+---------------+---------+-------+----+----+
    |grp_first_counter_fu_70  |first_counter  |        0|      0|  10|  21|
    |grp_first_counter_fu_86  |first_counter  |        0|      0|  10|  21|
    +-------------------------+---------------+---------+-------+----+----+
    |Total                    |               |        0|      0|  20|  42|
    +-------------------------+---------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------+-----+-----+------------+------------------+--------------+
|clock1        |  in |    1| ap_ctrl_hs | custom2::custom2 | return value |
|clock2        |  in |    1| ap_ctrl_hs | custom2::custom2 | return value |
|reset         |  in |    1| ap_ctrl_hs | custom2::custom2 | return value |
|enable        |  in |    1|   ap_none  |      enable      |    pointer   |
|out_counter1  | out |    4|   ap_vld   |   out_counter1   |    pointer   |
|out_counter2  | out |    4|   ap_vld   |   out_counter2   |    pointer   |
+--------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 3 [2/2] (0.65ns)   --->   "call void @"first_counter::first_counter.1"(i1* %clock1_form, i1* %reset_form, i1* %enable_form, i4* %out_counter1_form, i4* %custom2_first_count_V)" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:49->/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:22]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.65ns)   --->   "call void @"first_counter::first_counter.1"(i1* %clock2_form, i1* %reset_form1, i1* %enable_form2, i4* %out_counter2_form, i4* %custom2_second_count_V)" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:49->/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:22]   --->   Operation 4 'call' <Predicate = true> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock1), !map !187"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock2), !map !191"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !195"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !199"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_counter1), !map !203"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_counter2), !map !207"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %custom2_count1_V), !map !211"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %custom2_count2_V), !map !215"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock1_form), !map !219"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form), !map !223"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable_form), !map !227"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_counter1_form), !map !231"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %custom2_first_count_V), !map !235"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock2_form), !map !239"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form1), !map !243"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable_form2), !map !247"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_counter2_form), !map !251"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %custom2_second_count_V), !map !255"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "call void @"first_counter::first_counter.1"(i1* %clock1_form, i1* %reset_form, i1* %enable_form, i4* %out_counter1_form, i4* %custom2_first_count_V)" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:49->/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:22]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call void @"first_counter::first_counter.1"(i1* %clock2_form, i1* %reset_form1, i1* %enable_form2, i4* %out_counter2_form, i4* %custom2_second_count_V)" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:49->/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:22]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @p_str5, [8 x i8]* @p_str5) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:23]   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [7 x i8]* @p_str7, i32 0, i32 0, i1* %clock1) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:24]   --->   Operation 26 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [7 x i8]* @p_str8, i32 0, i32 0, i1* %clock2) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:25]   --->   Operation 27 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [6 x i8]* @p_str9, i32 0, i32 0, i1* %reset) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:26]   --->   Operation 28 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [7 x i8]* @p_str10, i32 0, i32 0, i1* %enable) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:27]   --->   Operation 29 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str5, i32 1, [13 x i8]* @p_str11, [13 x i8]* @p_str12, i32 0, i32 0, i4* %out_counter1) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:28]   --->   Operation 30 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str5, i32 1, [13 x i8]* @p_str11, [13 x i8]* @p_str13, i32 0, i32 0, i4* %out_counter2) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:29]   --->   Operation 31 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clock1_form, i1* %clock1) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:30]   --->   Operation 32 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form, i1* %reset) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:31]   --->   Operation 33 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %enable_form, i1* %enable) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:32]   --->   Operation 34 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i4* %out_counter1_form, i4* %out_counter1) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:33]   --->   Operation 35 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clock2_form, i1* %clock2) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:34]   --->   Operation 36 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form1, i1* %reset) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:35]   --->   Operation 37 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %enable_form2, i1* %enable) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:36]   --->   Operation 38 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i4* %out_counter2_form, i4* %out_counter2) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:37]   --->   Operation 39 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [/home/shubham/HLS_Exercises/CustomClocks2/Custom2.h:41]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clock2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_counter1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_counter2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ custom2_count1_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ custom2_count2_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clock1_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_counter1_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ custom2_first_count_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ clock2_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form1]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_form2]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_counter2_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ custom2_second_count_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ first_counter_ssdm_thread_M_increment]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5  (specbitsmap  ) [ 000]
StgValue_6  (specbitsmap  ) [ 000]
StgValue_7  (specbitsmap  ) [ 000]
StgValue_8  (specbitsmap  ) [ 000]
StgValue_9  (specbitsmap  ) [ 000]
StgValue_10 (specbitsmap  ) [ 000]
StgValue_11 (specbitsmap  ) [ 000]
StgValue_12 (specbitsmap  ) [ 000]
StgValue_13 (specbitsmap  ) [ 000]
StgValue_14 (specbitsmap  ) [ 000]
StgValue_15 (specbitsmap  ) [ 000]
StgValue_16 (specbitsmap  ) [ 000]
StgValue_17 (specbitsmap  ) [ 000]
StgValue_18 (specbitsmap  ) [ 000]
StgValue_19 (specbitsmap  ) [ 000]
StgValue_20 (specbitsmap  ) [ 000]
StgValue_21 (specbitsmap  ) [ 000]
StgValue_22 (specbitsmap  ) [ 000]
StgValue_23 (call         ) [ 000]
StgValue_24 (call         ) [ 000]
StgValue_25 (spectopmodule) [ 000]
StgValue_26 (specport     ) [ 000]
StgValue_27 (specport     ) [ 000]
StgValue_28 (specport     ) [ 000]
StgValue_29 (specport     ) [ 000]
StgValue_30 (specport     ) [ 000]
StgValue_31 (specport     ) [ 000]
StgValue_32 (specportmap  ) [ 000]
StgValue_33 (specportmap  ) [ 000]
StgValue_34 (specportmap  ) [ 000]
StgValue_35 (specportmap  ) [ 000]
StgValue_36 (specportmap  ) [ 000]
StgValue_37 (specportmap  ) [ 000]
StgValue_38 (specportmap  ) [ 000]
StgValue_39 (specportmap  ) [ 000]
StgValue_40 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="clock2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="enable">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_counter1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_counter1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_counter2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_counter2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="custom2_count1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="custom2_count1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="custom2_count2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="custom2_count2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="clock1_form">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock1_form"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reset_form">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="enable_form">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_form"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_counter1_form">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_counter1_form"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="custom2_first_count_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="custom2_first_count_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="clock2_form">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock2_form"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="reset_form1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="enable_form2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_form2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_counter2_form">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_counter2_form"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="custom2_second_count_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="custom2_second_count_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="first_counter_ssdm_thread_M_increment">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_counter_ssdm_thread_M_increment"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_counter::first_counter.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPortMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_first_counter_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="0" index="4" bw="4" slack="0"/>
<pin id="76" dir="0" index="5" bw="4" slack="0"/>
<pin id="77" dir="0" index="6" bw="1" slack="0"/>
<pin id="78" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_first_counter_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="0" index="4" bw="4" slack="0"/>
<pin id="92" dir="0" index="5" bw="4" slack="0"/>
<pin id="93" dir="0" index="6" bw="1" slack="0"/>
<pin id="94" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="86" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_counter1_form | {1 2 }
	Port: custom2_first_count_V | {1 2 }
	Port: out_counter2_form | {1 2 }
	Port: custom2_second_count_V | {1 2 }
 - Input state : 
	Port: custom2::custom2 : enable_form | {1 2 }
	Port: custom2::custom2 : custom2_first_count_V | {1 2 }
	Port: custom2::custom2 : enable_form2 | {1 2 }
	Port: custom2::custom2 : custom2_second_count_V | {1 2 }
	Port: custom2::custom2 : first_counter_ssdm_thread_M_increment | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   call   | grp_first_counter_fu_70 |    0    |    12   |
|          | grp_first_counter_fu_86 |    0    |    12   |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    24   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   24   |
+-----------+--------+--------+
