// Seed: 2676678925
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    output supply0 id_8
);
  wire id_10;
  wire id_11;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply0 id_2,
    input tri0 id_3,
    output supply1 id_4
);
  wire id_6 = id_6, id_7;
  always @(1'h0) begin
    $display;
  end
  module_0(
      id_4, id_1, id_0, id_0, id_2, id_0, id_4, id_1, id_2
  );
  tri id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  always @(1 + id_17 or posedge id_18, posedge 1 == 1) begin
    wait (1);
  end
  wire id_19;
  assign id_13 = 1;
endmodule
