// Seed: 3982173310
module module_0 #(
    parameter id_5 = 32'd80
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_4, _id_5;
  assign id_2 = id_4[id_5];
  wire  id_6;
  logic id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd94,
    parameter id_15 = 32'd73,
    parameter id_20 = 32'd47,
    parameter id_8  = 32'd31
) (
    input wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    output wand id_6,
    input wand id_7,
    input wire _id_8,
    output tri id_9,
    input uwire id_10,
    input uwire _id_11,
    input wire id_12,
    input uwire id_13,
    output uwire id_14,
    input wand _id_15,
    output logic id_16,
    output uwire id_17,
    input uwire id_18,
    input wor id_19,
    input tri _id_20
);
  wire [id_8 : -1 'b0] id_22;
  always $signed(90);
  ;
  wire [id_15  .  id_11 : -1 'b0 &  id_20  -  1] id_23;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_23
  );
  initial begin : LABEL_0
    id_16 <= -1;
  end
endmodule
