{
    "code": "module TopModule(\n    input logic clk,        // Clock input, positive edge-triggered\n    input logic reset,      // Active-high synchronous reset\n    output logic [3:0] q    // 4-bit output, unsigned\n);\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 4'd1;\n        end else if (q == 4'd10) begin\n            q <= 4'd1;\n        end else begin\n            q <= q + 4'd1;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}