# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FPGA_RAM_test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Mar 12,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity FPGA_LEDRAM
# -- Compiling architecture Behavioral of FPGA_LEDRAM
# End time: 12:52:34 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript cyclonev.5ceba4f23c7n -t 100ps
# vsim -gui -l msim_transcript cyclonev.5ceba4f23c7n -t 100ps 
# Start time: 12:56:11 on Mar 12,2021
# ** Error: (vsim-3170) Could not find '5ceba4f23c7n'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/cyclonev
# Error loading design
# End time: 12:56:11 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -gui -l msim_transcript -t 100ps cyclonev.bee82d8
# vsim -gui -l msim_transcript -t 100ps cyclonev.bee82d8 
# Start time: 12:57:33 on Mar 12,2021
# ** Error: (vsim-3170) Could not find 'bee82d8'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/cyclonev
# Error loading design
# End time: 12:57:33 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -gui -l msim_transcript -t 100ps cyclonev.3320a54
# vsim -gui -l msim_transcript -t 100ps cyclonev.3320a54 
# Start time: 13:01:17 on Mar 12,2021
# ** Error: (vsim-3170) Could not find '3320a54'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/cyclonev
# Error loading design
# End time: 13:01:17 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
