
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bc8  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08005c84  08005c84  00006c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d50  08005d50  00007060  2**0
                  CONTENTS
  4 .ARM          00000000  08005d50  08005d50  00007060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005d50  08005d50  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d50  08005d50  00006d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d54  08005d54  00006d54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08005d58  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  20000060  08005db8  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000023c  08005db8  0000723c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000124e9  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b91  00000000  00000000  00019571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  0001c108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e10  00000000  00000000  0001d318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018116  00000000  00000000  0001e128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000164a0  00000000  00000000  0003623e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009837e  00000000  00000000  0004c6de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4a5c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004160  00000000  00000000  000e4aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000e8c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000060 	.word	0x20000060
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005c6c 	.word	0x08005c6c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000064 	.word	0x20000064
 8000100:	08005c6c 	.word	0x08005c6c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, TIM_HandleTypeDef *htimDelay,
					GPIO_TypeDef **capTouchResetPort, uint16_t capTouchResetPin, uint8_t keyEnFlags) {
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	b089      	sub	sp, #36	@ 0x24
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	231f      	movs	r3, #31
 800022c:	18fb      	adds	r3, r7, r3
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	// Assign handlers and GPIO pins for specific instance
	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	capTouch->delayTimer = htimDelay;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]

	capTouch->resetPort = capTouchResetPort;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	683a      	ldr	r2, [r7, #0]
 8000242:	609a      	str	r2, [r3, #8]
	capTouch->resetPin = capTouchResetPin;
 8000244:	68fa      	ldr	r2, [r7, #12]
 8000246:	2330      	movs	r3, #48	@ 0x30
 8000248:	2108      	movs	r1, #8
 800024a:	185b      	adds	r3, r3, r1
 800024c:	19db      	adds	r3, r3, r7
 800024e:	881b      	ldrh	r3, [r3, #0]
 8000250:	8193      	strh	r3, [r2, #12]

	// Hardware reset device
	// Assumes active-high hardware configuration
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_SET);
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	689b      	ldr	r3, [r3, #8]
 8000256:	6818      	ldr	r0, [r3, #0]
 8000258:	68fb      	ldr	r3, [r7, #12]
 800025a:	899b      	ldrh	r3, [r3, #12]
 800025c:	2201      	movs	r2, #1
 800025e:	0019      	movs	r1, r3
 8000260:	f002 fa0f 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_RESET);
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	689b      	ldr	r3, [r3, #8]
 8000268:	6818      	ldr	r0, [r3, #0]
 800026a:	68fb      	ldr	r3, [r7, #12]
 800026c:	899b      	ldrh	r3, [r3, #12]
 800026e:	2200      	movs	r2, #0
 8000270:	0019      	movs	r1, r3
 8000272:	f002 fa06 	bl	8002682 <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(capTouch->delayTimer);
 8000276:	68fb      	ldr	r3, [r7, #12]
 8000278:	685b      	ldr	r3, [r3, #4]
 800027a:	0018      	movs	r0, r3
 800027c:	f004 feb8 	bl	8004ff0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(capTouch->delayTimer);							// Begin timer counting
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	0018      	movs	r0, r3
 8000286:	f004 fe67 	bl	8004f58 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(capTouch->delayTimer);	// Get initial timer value to compare to
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	685b      	ldr	r3, [r3, #4]
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000292:	61bb      	str	r3, [r7, #24]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(capTouch->delayTimer) - timerVal <= (65535 / 2)){ }
 8000294:	46c0      	nop			@ (mov r8, r8)
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	685b      	ldr	r3, [r3, #4]
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029e:	69bb      	ldr	r3, [r7, #24]
 80002a0:	1ad2      	subs	r2, r2, r3
 80002a2:	2380      	movs	r3, #128	@ 0x80
 80002a4:	021b      	lsls	r3, r3, #8
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d3f5      	bcc.n	8000296 <capTouch_Init+0x7a>

	// Verify device ID
	uint8_t deviceIDRet = 0x00;
 80002aa:	2517      	movs	r5, #23
 80002ac:	197b      	adds	r3, r7, r5
 80002ae:	2200      	movs	r2, #0
 80002b0:	701a      	strb	r2, [r3, #0]
	halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 80002b2:	261f      	movs	r6, #31
 80002b4:	19bc      	adds	r4, r7, r6
 80002b6:	197a      	adds	r2, r7, r5
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	0011      	movs	r1, r2
 80002bc:	0018      	movs	r0, r3
 80002be:	f000 f855 	bl	800036c <capTouch_ReadDeviceID>
 80002c2:	0003      	movs	r3, r0
 80002c4:	7023      	strb	r3, [r4, #0]

	if(deviceIDRet != DEVICE_ID || halRet != HAL_OK) {
 80002c6:	197b      	adds	r3, r7, r5
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80002cc:	d103      	bne.n	80002d6 <capTouch_Init+0xba>
 80002ce:	19bb      	adds	r3, r7, r6
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <capTouch_Init+0xbe>
		return 1;
 80002d6:	2301      	movs	r3, #1
 80002d8:	e043      	b.n	8000362 <capTouch_Init+0x146>
	}

	capTouch->deviceID = deviceIDRet;
 80002da:	2317      	movs	r3, #23
 80002dc:	18fb      	adds	r3, r7, r3
 80002de:	781a      	ldrb	r2, [r3, #0]
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	739a      	strb	r2, [r3, #14]

	// Force Device Recalibration
	halRet = capTouch_Recalibrate(capTouch);
 80002e4:	251f      	movs	r5, #31
 80002e6:	197c      	adds	r4, r7, r5
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	0018      	movs	r0, r3
 80002ec:	f000 f880 	bl	80003f0 <capTouch_Recalibrate>
 80002f0:	0003      	movs	r3, r0
 80002f2:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 80002f4:	197b      	adds	r3, r7, r5
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <capTouch_Init+0xe4>
		return 2;
 80002fc:	2302      	movs	r3, #2
 80002fe:	e030      	b.n	8000362 <capTouch_Init+0x146>
	}

	// Wait until calibration sequence completes
	while(capTouch_checkCal(capTouch)) {}
 8000300:	46c0      	nop			@ (mov r8, r8)
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	0018      	movs	r0, r3
 8000306:	f000 f895 	bl	8000434 <capTouch_checkCal>
 800030a:	1e03      	subs	r3, r0, #0
 800030c:	d1f9      	bne.n	8000302 <capTouch_Init+0xe6>

	// Get initial reading of channels
	halRet = capTouch_readChannels(capTouch);
 800030e:	251f      	movs	r5, #31
 8000310:	197c      	adds	r4, r7, r5
 8000312:	68fb      	ldr	r3, [r7, #12]
 8000314:	0018      	movs	r0, r3
 8000316:	f000 f8d1 	bl	80004bc <capTouch_readChannels>
 800031a:	0003      	movs	r3, r0
 800031c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 800031e:	197b      	adds	r3, r7, r5
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <capTouch_Init+0x10e>
		return 3;
 8000326:	2303      	movs	r3, #3
 8000328:	e01b      	b.n	8000362 <capTouch_Init+0x146>
	}

	halRet = capTouch_enableKeys(capTouch, keyEnFlags);
 800032a:	251f      	movs	r5, #31
 800032c:	197c      	adds	r4, r7, r5
 800032e:	2334      	movs	r3, #52	@ 0x34
 8000330:	2208      	movs	r2, #8
 8000332:	189b      	adds	r3, r3, r2
 8000334:	19db      	adds	r3, r3, r7
 8000336:	781a      	ldrb	r2, [r3, #0]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	0011      	movs	r1, r2
 800033c:	0018      	movs	r0, r3
 800033e:	f000 f901 	bl	8000544 <capTouch_enableKeys>
 8000342:	0003      	movs	r3, r0
 8000344:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8000346:	197b      	adds	r3, r7, r5
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <capTouch_Init+0x136>
		return 4;
 800034e:	2304      	movs	r3, #4
 8000350:	e007      	b.n	8000362 <capTouch_Init+0x146>
	}
	capTouch->keys = keyEnFlags;
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	2234      	movs	r2, #52	@ 0x34
 8000356:	2108      	movs	r1, #8
 8000358:	1852      	adds	r2, r2, r1
 800035a:	19d2      	adds	r2, r2, r7
 800035c:	7812      	ldrb	r2, [r2, #0]
 800035e:	73da      	strb	r2, [r3, #15]

	return 0;
 8000360:	2300      	movs	r3, #0

}
 8000362:	0018      	movs	r0, r3
 8000364:	46bd      	mov	sp, r7
 8000366:	b009      	add	sp, #36	@ 0x24
 8000368:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800036c <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 800036c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800036e:	b087      	sub	sp, #28
 8000370:	af02      	add	r7, sp, #8
 8000372:	6078      	str	r0, [r7, #4]
 8000374:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 8000376:	230e      	movs	r3, #14
 8000378:	18fb      	adds	r3, r7, r3
 800037a:	2200      	movs	r2, #0
 800037c:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800037e:	250f      	movs	r5, #15
 8000380:	197b      	adds	r3, r7, r5
 8000382:	2200      	movs	r2, #0
 8000384:	701a      	strb	r2, [r3, #0]

	uint8_t capTouch_DeviceIDReg_TX[1] = {capTouch_DeviceIDReg};
 8000386:	210c      	movs	r1, #12
 8000388:	187b      	adds	r3, r7, r1
 800038a:	4a18      	ldr	r2, [pc, #96]	@ (80003ec <capTouch_ReadDeviceID+0x80>)
 800038c:	7812      	ldrb	r2, [r2, #0]
 800038e:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	6818      	ldr	r0, [r3, #0]
 8000394:	197c      	adds	r4, r7, r5
 8000396:	187a      	adds	r2, r7, r1
 8000398:	2301      	movs	r3, #1
 800039a:	425b      	negs	r3, r3
 800039c:	9300      	str	r3, [sp, #0]
 800039e:	2301      	movs	r3, #1
 80003a0:	2136      	movs	r1, #54	@ 0x36
 80003a2:	f002 fa81 	bl	80028a8 <HAL_I2C_Master_Transmit>
 80003a6:	0003      	movs	r3, r0
 80003a8:	7023      	strb	r3, [r4, #0]
										&(capTouch_DeviceIDReg_TX[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80003aa:	197b      	adds	r3, r7, r5
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d002      	beq.n	80003b8 <capTouch_ReadDeviceID+0x4c>
		return halRet;
 80003b2:	197b      	adds	r3, r7, r5
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	e014      	b.n	80003e2 <capTouch_ReadDeviceID+0x76>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	6818      	ldr	r0, [r3, #0]
 80003bc:	250f      	movs	r5, #15
 80003be:	197c      	adds	r4, r7, r5
 80003c0:	260e      	movs	r6, #14
 80003c2:	19ba      	adds	r2, r7, r6
 80003c4:	2301      	movs	r3, #1
 80003c6:	425b      	negs	r3, r3
 80003c8:	9300      	str	r3, [sp, #0]
 80003ca:	2301      	movs	r3, #1
 80003cc:	2136      	movs	r1, #54	@ 0x36
 80003ce:	f002 fb95 	bl	8002afc <HAL_I2C_Master_Receive>
 80003d2:	0003      	movs	r3, r0
 80003d4:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 80003d6:	19bb      	adds	r3, r7, r6
 80003d8:	781a      	ldrb	r2, [r3, #0]
 80003da:	683b      	ldr	r3, [r7, #0]
 80003dc:	701a      	strb	r2, [r3, #0]

	return halRet;
 80003de:	197b      	adds	r3, r7, r5
 80003e0:	781b      	ldrb	r3, [r3, #0]

}
 80003e2:	0018      	movs	r0, r3
 80003e4:	46bd      	mov	sp, r7
 80003e6:	b005      	add	sp, #20
 80003e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003ea:	46c0      	nop			@ (mov r8, r8)
 80003ec:	08005c84 	.word	0x08005c84

080003f0 <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 80003f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003f2:	b087      	sub	sp, #28
 80003f4:	af02      	add	r7, sp, #8
 80003f6:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80003f8:	210f      	movs	r1, #15
 80003fa:	187b      	adds	r3, r7, r1
 80003fc:	2200      	movs	r2, #0
 80003fe:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 8000400:	260c      	movs	r6, #12
 8000402:	19bb      	adds	r3, r7, r6
 8000404:	22c8      	movs	r2, #200	@ 0xc8
 8000406:	4252      	negs	r2, r2
 8000408:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	6818      	ldr	r0, [r3, #0]
 800040e:	000d      	movs	r5, r1
 8000410:	187c      	adds	r4, r7, r1
 8000412:	19ba      	adds	r2, r7, r6
 8000414:	2301      	movs	r3, #1
 8000416:	425b      	negs	r3, r3
 8000418:	9300      	str	r3, [sp, #0]
 800041a:	2302      	movs	r3, #2
 800041c:	2136      	movs	r1, #54	@ 0x36
 800041e:	f002 fa43 	bl	80028a8 <HAL_I2C_Master_Transmit>
 8000422:	0003      	movs	r3, r0
 8000424:	7023      	strb	r3, [r4, #0]
									deviceCal, 2, HAL_MAX_DELAY);

	return halRet;
 8000426:	197b      	adds	r3, r7, r5
 8000428:	781b      	ldrb	r3, [r3, #0]

}
 800042a:	0018      	movs	r0, r3
 800042c:	46bd      	mov	sp, r7
 800042e:	b005      	add	sp, #20
 8000430:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000434 <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	b087      	sub	sp, #28
 8000438:	af02      	add	r7, sp, #8
 800043a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 800043c:	210f      	movs	r1, #15
 800043e:	187b      	adds	r3, r7, r1
 8000440:	2200      	movs	r2, #0
 8000442:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 8000444:	230d      	movs	r3, #13
 8000446:	18fb      	adds	r3, r7, r3
 8000448:	2200      	movs	r2, #0
 800044a:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	uint8_t capTouch_DetectionStatusReg_I2C[1] = {capTouch_DetectionStatusReg};
 800044c:	260c      	movs	r6, #12
 800044e:	19bb      	adds	r3, r7, r6
 8000450:	4a19      	ldr	r2, [pc, #100]	@ (80004b8 <capTouch_checkCal+0x84>)
 8000452:	7812      	ldrb	r2, [r2, #0]
 8000454:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	6818      	ldr	r0, [r3, #0]
 800045a:	000d      	movs	r5, r1
 800045c:	187c      	adds	r4, r7, r1
 800045e:	19ba      	adds	r2, r7, r6
 8000460:	2301      	movs	r3, #1
 8000462:	425b      	negs	r3, r3
 8000464:	9300      	str	r3, [sp, #0]
 8000466:	2301      	movs	r3, #1
 8000468:	2136      	movs	r1, #54	@ 0x36
 800046a:	f002 fa1d 	bl	80028a8 <HAL_I2C_Master_Transmit>
 800046e:	0003      	movs	r3, r0
 8000470:	7023      	strb	r3, [r4, #0]
									&(capTouch_DetectionStatusReg_I2C[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000472:	197b      	adds	r3, r7, r5
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d002      	beq.n	8000480 <capTouch_checkCal+0x4c>
		return halRet;
 800047a:	197b      	adds	r3, r7, r5
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	e016      	b.n	80004ae <capTouch_checkCal+0x7a>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	6818      	ldr	r0, [r3, #0]
 8000484:	230f      	movs	r3, #15
 8000486:	18fc      	adds	r4, r7, r3
 8000488:	250d      	movs	r5, #13
 800048a:	197a      	adds	r2, r7, r5
 800048c:	2301      	movs	r3, #1
 800048e:	425b      	negs	r3, r3
 8000490:	9300      	str	r3, [sp, #0]
 8000492:	2301      	movs	r3, #1
 8000494:	2136      	movs	r1, #54	@ 0x36
 8000496:	f002 fb31 	bl	8002afc <HAL_I2C_Master_Receive>
 800049a:	0003      	movs	r3, r0
 800049c:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 800049e:	197b      	adds	r3, r7, r5
 80004a0:	781a      	ldrb	r2, [r3, #0]
 80004a2:	210e      	movs	r1, #14
 80004a4:	187b      	adds	r3, r7, r1
 80004a6:	09d2      	lsrs	r2, r2, #7
 80004a8:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 80004aa:	187b      	adds	r3, r7, r1
 80004ac:	781b      	ldrb	r3, [r3, #0]

}
 80004ae:	0018      	movs	r0, r3
 80004b0:	46bd      	mov	sp, r7
 80004b2:	b005      	add	sp, #20
 80004b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)
 80004b8:	08005c88 	.word	0x08005c88

080004bc <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch) {
 80004bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004be:	b087      	sub	sp, #28
 80004c0:	af02      	add	r7, sp, #8
 80004c2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004c4:	210f      	movs	r1, #15
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2200      	movs	r2, #0
 80004ca:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 80004cc:	230e      	movs	r3, #14
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	2200      	movs	r2, #0
 80004d2:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 80004d4:	260c      	movs	r6, #12
 80004d6:	19bb      	adds	r3, r7, r6
 80004d8:	4a19      	ldr	r2, [pc, #100]	@ (8000540 <capTouch_readChannels+0x84>)
 80004da:	7812      	ldrb	r2, [r2, #0]
 80004dc:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6818      	ldr	r0, [r3, #0]
 80004e2:	000d      	movs	r5, r1
 80004e4:	187c      	adds	r4, r7, r1
 80004e6:	19ba      	adds	r2, r7, r6
 80004e8:	2301      	movs	r3, #1
 80004ea:	425b      	negs	r3, r3
 80004ec:	9300      	str	r3, [sp, #0]
 80004ee:	2301      	movs	r3, #1
 80004f0:	2136      	movs	r1, #54	@ 0x36
 80004f2:	f002 f9d9 	bl	80028a8 <HAL_I2C_Master_Transmit>
 80004f6:	0003      	movs	r3, r0
 80004f8:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80004fa:	197b      	adds	r3, r7, r5
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d002      	beq.n	8000508 <capTouch_readChannels+0x4c>
		return halRet;
 8000502:	197b      	adds	r3, r7, r5
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	e017      	b.n	8000538 <capTouch_readChannels+0x7c>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	6818      	ldr	r0, [r3, #0]
 800050c:	250f      	movs	r5, #15
 800050e:	197c      	adds	r4, r7, r5
 8000510:	260e      	movs	r6, #14
 8000512:	19ba      	adds	r2, r7, r6
 8000514:	2301      	movs	r3, #1
 8000516:	425b      	negs	r3, r3
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	2301      	movs	r3, #1
 800051c:	2136      	movs	r1, #54	@ 0x36
 800051e:	f002 faed 	bl	8002afc <HAL_I2C_Master_Receive>
 8000522:	0003      	movs	r3, r0
 8000524:	7023      	strb	r3, [r4, #0]

	capTouch->keyStat = keyStatusRet & 0b01111111;
 8000526:	19bb      	adds	r3, r7, r6
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	227f      	movs	r2, #127	@ 0x7f
 800052c:	4013      	ands	r3, r2
 800052e:	b2da      	uxtb	r2, r3
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	741a      	strb	r2, [r3, #16]

	return halRet;
 8000534:	197b      	adds	r3, r7, r5
 8000536:	781b      	ldrb	r3, [r3, #0]

}
 8000538:	0018      	movs	r0, r3
 800053a:	46bd      	mov	sp, r7
 800053c:	b005      	add	sp, #20
 800053e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000540:	08005c8c 	.word	0x08005c8c

08000544 <capTouch_enableKeys>:

HAL_StatusTypeDef capTouch_enableKeys(QT1070 *capTouch, uint8_t dataBuff) {
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	b08b      	sub	sp, #44	@ 0x2c
 8000548:	af02      	add	r7, sp, #8
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	000a      	movs	r2, r1
 800054e:	1cfb      	adds	r3, r7, #3
 8000550:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000552:	241e      	movs	r4, #30
 8000554:	193b      	adds	r3, r7, r4
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800055a:	2314      	movs	r3, #20
 800055c:	18fb      	adds	r3, r7, r3
 800055e:	4a39      	ldr	r2, [pc, #228]	@ (8000644 <capTouch_enableKeys+0x100>)
 8000560:	6811      	ldr	r1, [r2, #0]
 8000562:	6019      	str	r1, [r3, #0]
 8000564:	8891      	ldrh	r1, [r2, #4]
 8000566:	8099      	strh	r1, [r3, #4]
 8000568:	7992      	ldrb	r2, [r2, #6]
 800056a:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 800056c:	260c      	movs	r6, #12
 800056e:	19bb      	adds	r3, r7, r6
 8000570:	4a35      	ldr	r2, [pc, #212]	@ (8000648 <capTouch_enableKeys+0x104>)
 8000572:	6811      	ldr	r1, [r2, #0]
 8000574:	6019      	str	r1, [r3, #0]
 8000576:	8891      	ldrh	r1, [r2, #4]
 8000578:	8099      	strh	r1, [r3, #4]
 800057a:	7992      	ldrb	r2, [r2, #6]
 800057c:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	6818      	ldr	r0, [r3, #0]
 8000582:	0025      	movs	r5, r4
 8000584:	193c      	adds	r4, r7, r4
 8000586:	19ba      	adds	r2, r7, r6
 8000588:	2301      	movs	r3, #1
 800058a:	425b      	negs	r3, r3
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2301      	movs	r3, #1
 8000590:	2136      	movs	r1, #54	@ 0x36
 8000592:	f002 f989 	bl	80028a8 <HAL_I2C_Master_Transmit>
 8000596:	0003      	movs	r3, r0
 8000598:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800059a:	197b      	adds	r3, r7, r5
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d002      	beq.n	80005a8 <capTouch_enableKeys+0x64>
		return halRet;
 80005a2:	197b      	adds	r3, r7, r5
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	e049      	b.n	800063c <capTouch_enableKeys+0xf8>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6818      	ldr	r0, [r3, #0]
 80005ac:	251e      	movs	r5, #30
 80005ae:	197c      	adds	r4, r7, r5
 80005b0:	2314      	movs	r3, #20
 80005b2:	18fa      	adds	r2, r7, r3
 80005b4:	2301      	movs	r3, #1
 80005b6:	425b      	negs	r3, r3
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2307      	movs	r3, #7
 80005bc:	2136      	movs	r1, #54	@ 0x36
 80005be:	f002 fa9d 	bl	8002afc <HAL_I2C_Master_Receive>
 80005c2:	0003      	movs	r3, r0
 80005c4:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80005c6:	197b      	adds	r3, r7, r5
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d002      	beq.n	80005d4 <capTouch_enableKeys+0x90>
		return halRet;
 80005ce:	197b      	adds	r3, r7, r5
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	e033      	b.n	800063c <capTouch_enableKeys+0xf8>

	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80005d4:	231f      	movs	r3, #31
 80005d6:	18fb      	adds	r3, r7, r3
 80005d8:	2200      	movs	r2, #0
 80005da:	701a      	strb	r2, [r3, #0]
 80005dc:	e01c      	b.n	8000618 <capTouch_enableKeys+0xd4>
//			avgRet[i] = avgRet[i] | 0b00100000;
//		}

		// New value to pass only changes bits 2-6.
		// If bit i of dataBuff = 0, set these bits to 0, else leave them.
		avgRet[i] = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
 80005de:	201f      	movs	r0, #31
 80005e0:	183b      	adds	r3, r7, r0
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2414      	movs	r4, #20
 80005e6:	193a      	adds	r2, r7, r4
 80005e8:	5cd3      	ldrb	r3, [r2, r3]
 80005ea:	089b      	lsrs	r3, r3, #2
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	1cfb      	adds	r3, r7, #3
 80005f0:	7819      	ldrb	r1, [r3, #0]
 80005f2:	183b      	adds	r3, r7, r0
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	4119      	asrs	r1, r3
 80005f8:	000b      	movs	r3, r1
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	2101      	movs	r1, #1
 80005fe:	400b      	ands	r3, r1
 8000600:	b2d9      	uxtb	r1, r3
 8000602:	183b      	adds	r3, r7, r0
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	434a      	muls	r2, r1
 8000608:	b2d1      	uxtb	r1, r2
 800060a:	193a      	adds	r2, r7, r4
 800060c:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i <= 6; i++) {
 800060e:	183b      	adds	r3, r7, r0
 8000610:	781a      	ldrb	r2, [r3, #0]
 8000612:	183b      	adds	r3, r7, r0
 8000614:	3201      	adds	r2, #1
 8000616:	701a      	strb	r2, [r3, #0]
 8000618:	231f      	movs	r3, #31
 800061a:	18fb      	adds	r3, r7, r3
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2b06      	cmp	r3, #6
 8000620:	d9dd      	bls.n	80005de <capTouch_enableKeys+0x9a>

	}

	halRet = capTouch_SetAveragingFactor(capTouch, avgRet);
 8000622:	251e      	movs	r5, #30
 8000624:	197c      	adds	r4, r7, r5
 8000626:	2314      	movs	r3, #20
 8000628:	18fa      	adds	r2, r7, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	0011      	movs	r1, r2
 800062e:	0018      	movs	r0, r3
 8000630:	f000 f80c 	bl	800064c <capTouch_SetAveragingFactor>
 8000634:	0003      	movs	r3, r0
 8000636:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000638:	197b      	adds	r3, r7, r5
 800063a:	781b      	ldrb	r3, [r3, #0]

}
 800063c:	0018      	movs	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	b009      	add	sp, #36	@ 0x24
 8000642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000644:	08005c90 	.word	0x08005c90
 8000648:	08005c98 	.word	0x08005c98

0800064c <capTouch_SetAveragingFactor>:

HAL_StatusTypeDef capTouch_SetAveragingFactor(QT1070 *capTouch, uint8_t *dataBuff) {
 800064c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800064e:	b08b      	sub	sp, #44	@ 0x2c
 8000650:	af02      	add	r7, sp, #8
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000656:	241e      	movs	r4, #30
 8000658:	193b      	adds	r3, r7, r4
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800065e:	2314      	movs	r3, #20
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	4a5d      	ldr	r2, [pc, #372]	@ (80007d8 <capTouch_SetAveragingFactor+0x18c>)
 8000664:	6811      	ldr	r1, [r2, #0]
 8000666:	6019      	str	r1, [r3, #0]
 8000668:	8891      	ldrh	r1, [r2, #4]
 800066a:	8099      	strh	r1, [r3, #4]
 800066c:	7992      	ldrb	r2, [r2, #6]
 800066e:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000670:	260c      	movs	r6, #12
 8000672:	19bb      	adds	r3, r7, r6
 8000674:	4a59      	ldr	r2, [pc, #356]	@ (80007dc <capTouch_SetAveragingFactor+0x190>)
 8000676:	6811      	ldr	r1, [r2, #0]
 8000678:	6019      	str	r1, [r3, #0]
 800067a:	8891      	ldrh	r1, [r2, #4]
 800067c:	8099      	strh	r1, [r3, #4]
 800067e:	7992      	ldrb	r2, [r2, #6]
 8000680:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	6818      	ldr	r0, [r3, #0]
 8000686:	0025      	movs	r5, r4
 8000688:	193c      	adds	r4, r7, r4
 800068a:	19ba      	adds	r2, r7, r6
 800068c:	2301      	movs	r3, #1
 800068e:	425b      	negs	r3, r3
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2301      	movs	r3, #1
 8000694:	2136      	movs	r1, #54	@ 0x36
 8000696:	f002 f907 	bl	80028a8 <HAL_I2C_Master_Transmit>
 800069a:	0003      	movs	r3, r0
 800069c:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800069e:	197b      	adds	r3, r7, r5
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d002      	beq.n	80006ac <capTouch_SetAveragingFactor+0x60>
		return halRet;
 80006a6:	197b      	adds	r3, r7, r5
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	e090      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	6818      	ldr	r0, [r3, #0]
 80006b0:	251e      	movs	r5, #30
 80006b2:	197c      	adds	r4, r7, r5
 80006b4:	2314      	movs	r3, #20
 80006b6:	18fa      	adds	r2, r7, r3
 80006b8:	2301      	movs	r3, #1
 80006ba:	425b      	negs	r3, r3
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2307      	movs	r3, #7
 80006c0:	2136      	movs	r1, #54	@ 0x36
 80006c2:	f002 fa1b 	bl	8002afc <HAL_I2C_Master_Receive>
 80006c6:	0003      	movs	r3, r0
 80006c8:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80006ca:	197b      	adds	r3, r7, r5
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d002      	beq.n	80006d8 <capTouch_SetAveragingFactor+0x8c>
		return halRet;
 80006d2:	197b      	adds	r3, r7, r5
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	e07a      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>


	// 2-byte buffer to specify register address and new averaging factor
	uint8_t avgRegNew[2] = {0x00, 0x00};
 80006d8:	2308      	movs	r3, #8
 80006da:	18fb      	adds	r3, r7, r3
 80006dc:	2200      	movs	r2, #0
 80006de:	801a      	strh	r2, [r3, #0]
	uint8_t avgNew = 0x00;
 80006e0:	231d      	movs	r3, #29
 80006e2:	18fb      	adds	r3, r7, r3
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80006e8:	231f      	movs	r3, #31
 80006ea:	18fb      	adds	r3, r7, r3
 80006ec:	2200      	movs	r2, #0
 80006ee:	701a      	strb	r2, [r3, #0]
 80006f0:	e041      	b.n	8000776 <capTouch_SetAveragingFactor+0x12a>
		 * Bits 0-1 contain adjacent key suppression information,
		 * which is independent of the averaging factor.
		 */

		// Clear bits 2-6
		avgNew = avgRet[i] & 0b00000011;
 80006f2:	241f      	movs	r4, #31
 80006f4:	193b      	adds	r3, r7, r4
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	2214      	movs	r2, #20
 80006fa:	18ba      	adds	r2, r7, r2
 80006fc:	5cd2      	ldrb	r2, [r2, r3]
 80006fe:	201d      	movs	r0, #29
 8000700:	183b      	adds	r3, r7, r0
 8000702:	2103      	movs	r1, #3
 8000704:	400a      	ands	r2, r1
 8000706:	701a      	strb	r2, [r3, #0]
		// Set bits 2-6 with new averaging factor
		uint8_t avgMask = ((dataBuff[i]) << 2);
 8000708:	193b      	adds	r3, r7, r4
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	683a      	ldr	r2, [r7, #0]
 800070e:	18d3      	adds	r3, r2, r3
 8000710:	781a      	ldrb	r2, [r3, #0]
 8000712:	251c      	movs	r5, #28
 8000714:	197b      	adds	r3, r7, r5
 8000716:	0092      	lsls	r2, r2, #2
 8000718:	701a      	strb	r2, [r3, #0]
		avgNew = avgNew | avgMask;
 800071a:	183b      	adds	r3, r7, r0
 800071c:	1839      	adds	r1, r7, r0
 800071e:	197a      	adds	r2, r7, r5
 8000720:	7809      	ldrb	r1, [r1, #0]
 8000722:	7812      	ldrb	r2, [r2, #0]
 8000724:	430a      	orrs	r2, r1
 8000726:	701a      	strb	r2, [r3, #0]
//			halRet = HAL_ERROR;
//			return halRet;
//		}
		// ^^ Kills memory

		avgRegNew[0] = avgRegs[i];
 8000728:	193b      	adds	r3, r7, r4
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	220c      	movs	r2, #12
 800072e:	18ba      	adds	r2, r7, r2
 8000730:	5cd2      	ldrb	r2, [r2, r3]
 8000732:	2108      	movs	r1, #8
 8000734:	187b      	adds	r3, r7, r1
 8000736:	701a      	strb	r2, [r3, #0]
		avgRegNew[1] = avgNew;
 8000738:	187b      	adds	r3, r7, r1
 800073a:	183a      	adds	r2, r7, r0
 800073c:	7812      	ldrb	r2, [r2, #0]
 800073e:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	6818      	ldr	r0, [r3, #0]
 8000744:	251e      	movs	r5, #30
 8000746:	197c      	adds	r4, r7, r5
 8000748:	187a      	adds	r2, r7, r1
 800074a:	2301      	movs	r3, #1
 800074c:	425b      	negs	r3, r3
 800074e:	9300      	str	r3, [sp, #0]
 8000750:	2302      	movs	r3, #2
 8000752:	2136      	movs	r1, #54	@ 0x36
 8000754:	f002 f8a8 	bl	80028a8 <HAL_I2C_Master_Transmit>
 8000758:	0003      	movs	r3, r0
 800075a:	7023      	strb	r3, [r4, #0]
									avgRegNew, 2, HAL_MAX_DELAY);
		if(halRet != HAL_OK)
 800075c:	197b      	adds	r3, r7, r5
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d002      	beq.n	800076a <capTouch_SetAveragingFactor+0x11e>
			return halRet;
 8000764:	197b      	adds	r3, r7, r5
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	e031      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	for(i = 0; i <= 6; i++) {
 800076a:	211f      	movs	r1, #31
 800076c:	187b      	adds	r3, r7, r1
 800076e:	781a      	ldrb	r2, [r3, #0]
 8000770:	187b      	adds	r3, r7, r1
 8000772:	3201      	adds	r2, #1
 8000774:	701a      	strb	r2, [r3, #0]
 8000776:	231f      	movs	r3, #31
 8000778:	18fb      	adds	r3, r7, r3
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	2b06      	cmp	r3, #6
 800077e:	d9b8      	bls.n	80006f2 <capTouch_SetAveragingFactor+0xa6>

	}

	// Debug check that avg register values have been set successfully
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	6818      	ldr	r0, [r3, #0]
 8000784:	251e      	movs	r5, #30
 8000786:	197c      	adds	r4, r7, r5
 8000788:	230c      	movs	r3, #12
 800078a:	18fa      	adds	r2, r7, r3
 800078c:	2301      	movs	r3, #1
 800078e:	425b      	negs	r3, r3
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	2301      	movs	r3, #1
 8000794:	2136      	movs	r1, #54	@ 0x36
 8000796:	f002 f887 	bl	80028a8 <HAL_I2C_Master_Transmit>
 800079a:	0003      	movs	r3, r0
 800079c:	7023      	strb	r3, [r4, #0]
									&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800079e:	197b      	adds	r3, r7, r5
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d002      	beq.n	80007ac <capTouch_SetAveragingFactor+0x160>
		return halRet;
 80007a6:	197b      	adds	r3, r7, r5
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	e010      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6818      	ldr	r0, [r3, #0]
 80007b0:	251e      	movs	r5, #30
 80007b2:	197c      	adds	r4, r7, r5
 80007b4:	2314      	movs	r3, #20
 80007b6:	18fa      	adds	r2, r7, r3
 80007b8:	2301      	movs	r3, #1
 80007ba:	425b      	negs	r3, r3
 80007bc:	9300      	str	r3, [sp, #0]
 80007be:	2307      	movs	r3, #7
 80007c0:	2136      	movs	r1, #54	@ 0x36
 80007c2:	f002 f99b 	bl	8002afc <HAL_I2C_Master_Receive>
 80007c6:	0003      	movs	r3, r0
 80007c8:	7023      	strb	r3, [r4, #0]

	return halRet;
 80007ca:	197b      	adds	r3, r7, r5
 80007cc:	781b      	ldrb	r3, [r3, #0]

}
 80007ce:	0018      	movs	r0, r3
 80007d0:	46bd      	mov	sp, r7
 80007d2:	b009      	add	sp, #36	@ 0x24
 80007d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007d6:	46c0      	nop			@ (mov r8, r8)
 80007d8:	08005c90 	.word	0x08005c90
 80007dc:	08005c98 	.word	0x08005c98

080007e0 <capTouch_SetDetectionIntegrator>:

HAL_StatusTypeDef capTouch_SetDetectionIntegrator(QT1070 *capTouch, uint8_t *dataBuff) {
 80007e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e2:	b08b      	sub	sp, #44	@ 0x2c
 80007e4:	af02      	add	r7, sp, #8
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80007ea:	231e      	movs	r3, #30
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]

	uint8_t detIntRegs[7] = {capTouch_DetInteg0Reg, capTouch_DetInteg1Reg, capTouch_DetInteg2Reg,
 80007f2:	2314      	movs	r3, #20
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	4a31      	ldr	r2, [pc, #196]	@ (80008bc <capTouch_SetDetectionIntegrator+0xdc>)
 80007f8:	6811      	ldr	r1, [r2, #0]
 80007fa:	6019      	str	r1, [r3, #0]
 80007fc:	8891      	ldrh	r1, [r2, #4]
 80007fe:	8099      	strh	r1, [r3, #4]
 8000800:	7992      	ldrb	r2, [r2, #6]
 8000802:	719a      	strb	r2, [r3, #6]
						capTouch_DetInteg3Reg, capTouch_DetInteg4Reg, capTouch_DetInteg5Reg, capTouch_DetInteg6Reg};

	// 2-byte buffer to specify register address and new averaging factor
	uint8_t detIntRegNew[2] = {0x00, 0x00};
 8000804:	2310      	movs	r3, #16
 8000806:	18fb      	adds	r3, r7, r3
 8000808:	2200      	movs	r2, #0
 800080a:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 800080c:	231f      	movs	r3, #31
 800080e:	18fb      	adds	r3, r7, r3
 8000810:	2200      	movs	r2, #0
 8000812:	701a      	strb	r2, [r3, #0]
 8000814:	e022      	b.n	800085c <capTouch_SetDetectionIntegrator+0x7c>

		detIntRegNew[0] = detIntRegs[i];
 8000816:	251f      	movs	r5, #31
 8000818:	197b      	adds	r3, r7, r5
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	2214      	movs	r2, #20
 800081e:	18ba      	adds	r2, r7, r2
 8000820:	5cd2      	ldrb	r2, [r2, r3]
 8000822:	2110      	movs	r1, #16
 8000824:	187b      	adds	r3, r7, r1
 8000826:	701a      	strb	r2, [r3, #0]
		detIntRegNew[1] = dataBuff[i];
 8000828:	197b      	adds	r3, r7, r5
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	683a      	ldr	r2, [r7, #0]
 800082e:	18d3      	adds	r3, r2, r3
 8000830:	781a      	ldrb	r2, [r3, #0]
 8000832:	187b      	adds	r3, r7, r1
 8000834:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	6818      	ldr	r0, [r3, #0]
 800083a:	231e      	movs	r3, #30
 800083c:	18fc      	adds	r4, r7, r3
 800083e:	187a      	adds	r2, r7, r1
 8000840:	2301      	movs	r3, #1
 8000842:	425b      	negs	r3, r3
 8000844:	9300      	str	r3, [sp, #0]
 8000846:	2302      	movs	r3, #2
 8000848:	2136      	movs	r1, #54	@ 0x36
 800084a:	f002 f82d 	bl	80028a8 <HAL_I2C_Master_Transmit>
 800084e:	0003      	movs	r3, r0
 8000850:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 8000852:	197b      	adds	r3, r7, r5
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	197b      	adds	r3, r7, r5
 8000858:	3201      	adds	r2, #1
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	231f      	movs	r3, #31
 800085e:	18fb      	adds	r3, r7, r3
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b06      	cmp	r3, #6
 8000864:	d9d7      	bls.n	8000816 <capTouch_SetDetectionIntegrator+0x36>
										detIntRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	uint8_t detIntRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000866:	2608      	movs	r6, #8
 8000868:	19bb      	adds	r3, r7, r6
 800086a:	4a15      	ldr	r2, [pc, #84]	@ (80008c0 <capTouch_SetDetectionIntegrator+0xe0>)
 800086c:	6811      	ldr	r1, [r2, #0]
 800086e:	6019      	str	r1, [r3, #0]
 8000870:	8891      	ldrh	r1, [r2, #4]
 8000872:	8099      	strh	r1, [r3, #4]
 8000874:	7992      	ldrb	r2, [r2, #6]
 8000876:	719a      	strb	r2, [r3, #6]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	6818      	ldr	r0, [r3, #0]
 800087c:	251e      	movs	r5, #30
 800087e:	197c      	adds	r4, r7, r5
 8000880:	2314      	movs	r3, #20
 8000882:	18fa      	adds	r2, r7, r3
 8000884:	2301      	movs	r3, #1
 8000886:	425b      	negs	r3, r3
 8000888:	9300      	str	r3, [sp, #0]
 800088a:	2301      	movs	r3, #1
 800088c:	2136      	movs	r1, #54	@ 0x36
 800088e:	f002 f80b 	bl	80028a8 <HAL_I2C_Master_Transmit>
 8000892:	0003      	movs	r3, r0
 8000894:	7023      	strb	r3, [r4, #0]
									&(detIntRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, detIntRet, 7, HAL_MAX_DELAY);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6818      	ldr	r0, [r3, #0]
 800089a:	197c      	adds	r4, r7, r5
 800089c:	19ba      	adds	r2, r7, r6
 800089e:	2301      	movs	r3, #1
 80008a0:	425b      	negs	r3, r3
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	2307      	movs	r3, #7
 80008a6:	2136      	movs	r1, #54	@ 0x36
 80008a8:	f002 f928 	bl	8002afc <HAL_I2C_Master_Receive>
 80008ac:	0003      	movs	r3, r0
 80008ae:	7023      	strb	r3, [r4, #0]

	return halRet;
 80008b0:	197b      	adds	r3, r7, r5
 80008b2:	781b      	ldrb	r3, [r3, #0]

}
 80008b4:	0018      	movs	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b009      	add	sp, #36	@ 0x24
 80008ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008bc:	08005ca0 	.word	0x08005ca0
 80008c0:	08005c90 	.word	0x08005c90

080008c4 <initRTCTime>:
 */

#include "../Inc/alarm.h"


void initRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80008c4:	b5b0      	push	{r4, r5, r7, lr}
 80008c6:	b09a      	sub	sp, #104	@ 0x68
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]

	currTime->Hours = 1;				// Initialize current RTC time to default values
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	2201      	movs	r2, #1
 80008d4:	701a      	strb	r2, [r3, #0]
	currTime->Minutes = 00;
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	2200      	movs	r2, #0
 80008da:	705a      	strb	r2, [r3, #1]
	currTime->Seconds = 00;
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	2200      	movs	r2, #0
 80008e0:	709a      	strb	r2, [r3, #2]
	currTime->TimeFormat = RTC_HOURFORMAT12_AM;			//This is initially in the A.M., so P.M. LED is off.
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	2200      	movs	r2, #0
 80008e6:	70da      	strb	r2, [r3, #3]

	currDate->Year = 0;					// Initialize current RTC date to default values
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2200      	movs	r2, #0
 80008ec:	70da      	strb	r2, [r3, #3]
	currDate->Month = RTC_MONTH_JANUARY;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2201      	movs	r2, #1
 80008f2:	705a      	strb	r2, [r3, #1]
	currDate->Date = 0;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2200      	movs	r2, #0
 80008f8:	709a      	strb	r2, [r3, #2]

	HAL_StatusTypeDef halRet = HAL_OK;
 80008fa:	2567      	movs	r5, #103	@ 0x67
 80008fc:	197b      	adds	r3, r7, r5
 80008fe:	2200      	movs	r2, #0
 8000900:	701a      	strb	r2, [r3, #0]
	halRet = HAL_RTC_SetTime(hrtc, currTime, RTCTimeFormat);
 8000902:	197c      	adds	r4, r7, r5
 8000904:	68b9      	ldr	r1, [r7, #8]
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	2200      	movs	r2, #0
 800090a:	0018      	movs	r0, r3
 800090c:	f003 fd00 	bl	8004310 <HAL_RTC_SetTime>
 8000910:	0003      	movs	r3, r0
 8000912:	7023      	strb	r3, [r4, #0]
	halRet = HAL_RTC_SetDate(hrtc, currDate, RTCTimeFormat);
 8000914:	197c      	adds	r4, r7, r5
 8000916:	6879      	ldr	r1, [r7, #4]
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	2200      	movs	r2, #0
 800091c:	0018      	movs	r0, r3
 800091e:	f003 fdfb 	bl	8004518 <HAL_RTC_SetDate>
 8000922:	0003      	movs	r3, r0
 8000924:	7023      	strb	r3, [r4, #0]
//	}
//	else {
//		printf("Error defaulting RTC time.\n\r");
//	}

	RTC_AlarmTypeDef internalAlarm_init = {0};
 8000926:	243c      	movs	r4, #60	@ 0x3c
 8000928:	193b      	adds	r3, r7, r4
 800092a:	0018      	movs	r0, r3
 800092c:	2328      	movs	r3, #40	@ 0x28
 800092e:	001a      	movs	r2, r3
 8000930:	2100      	movs	r1, #0
 8000932:	f005 f965 	bl	8005c00 <memset>
	internalAlarm_init.AlarmTime.Hours = currTime->Hours;
 8000936:	68bb      	ldr	r3, [r7, #8]
 8000938:	781a      	ldrb	r2, [r3, #0]
 800093a:	0021      	movs	r1, r4
 800093c:	187b      	adds	r3, r7, r1
 800093e:	701a      	strb	r2, [r3, #0]
	internalAlarm_init.AlarmTime.Minutes = currTime->Minutes + 1;
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	785b      	ldrb	r3, [r3, #1]
 8000944:	3301      	adds	r3, #1
 8000946:	b2da      	uxtb	r2, r3
 8000948:	187b      	adds	r3, r7, r1
 800094a:	705a      	strb	r2, [r3, #1]
	internalAlarm_init.AlarmTime.Seconds = currTime->Seconds;
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	789a      	ldrb	r2, [r3, #2]
 8000950:	187b      	adds	r3, r7, r1
 8000952:	709a      	strb	r2, [r3, #2]
	internalAlarm_init.AlarmTime.SubSeconds = currTime->SubSeconds;
 8000954:	68bb      	ldr	r3, [r7, #8]
 8000956:	685a      	ldr	r2, [r3, #4]
 8000958:	187b      	adds	r3, r7, r1
 800095a:	605a      	str	r2, [r3, #4]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	78da      	ldrb	r2, [r3, #3]
 8000960:	187b      	adds	r3, r7, r1
 8000962:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	78da      	ldrb	r2, [r3, #3]
 8000968:	187b      	adds	r3, r7, r1
 800096a:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800096c:	0008      	movs	r0, r1
 800096e:	183b      	adds	r3, r7, r0
 8000970:	2200      	movs	r2, #0
 8000972:	60da      	str	r2, [r3, #12]
	internalAlarm_init.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000974:	183b      	adds	r3, r7, r0
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
	internalAlarm_init.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 800097a:	183b      	adds	r3, r7, r0
 800097c:	4a14      	ldr	r2, [pc, #80]	@ (80009d0 <initRTCTime+0x10c>)
 800097e:	615a      	str	r2, [r3, #20]
								  |RTC_ALARMMASK_SECONDS;
	internalAlarm_init.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000980:	183b      	adds	r3, r7, r0
 8000982:	2200      	movs	r2, #0
 8000984:	619a      	str	r2, [r3, #24]
	internalAlarm_init.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000986:	183b      	adds	r3, r7, r0
 8000988:	2200      	movs	r2, #0
 800098a:	61da      	str	r2, [r3, #28]
	internalAlarm_init.AlarmDateWeekDay = 0x1;
 800098c:	183b      	adds	r3, r7, r0
 800098e:	2220      	movs	r2, #32
 8000990:	2101      	movs	r1, #1
 8000992:	5499      	strb	r1, [r3, r2]
	internalAlarm_init.Alarm = internalAlarm;
 8000994:	0001      	movs	r1, r0
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2280      	movs	r2, #128	@ 0x80
 800099a:	0052      	lsls	r2, r2, #1
 800099c:	625a      	str	r2, [r3, #36]	@ 0x24

	halRet = HAL_RTC_SetAlarm_IT(hrtc, &internalAlarm_init, RTCTimeFormat);
 800099e:	197c      	adds	r4, r7, r5
 80009a0:	1879      	adds	r1, r7, r1
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	2200      	movs	r2, #0
 80009a6:	0018      	movs	r0, r3
 80009a8:	f003 fe96 	bl	80046d8 <HAL_RTC_SetAlarm_IT>
 80009ac:	0003      	movs	r3, r0
 80009ae:	7023      	strb	r3, [r4, #0]

	RTC_AlarmTypeDef internalAlarm_initTest;
	halRet = HAL_RTC_GetAlarm(hrtc, &internalAlarm_initTest, internalAlarm, RTCTimeFormat);
 80009b0:	197c      	adds	r4, r7, r5
 80009b2:	2380      	movs	r3, #128	@ 0x80
 80009b4:	005a      	lsls	r2, r3, #1
 80009b6:	2314      	movs	r3, #20
 80009b8:	18f9      	adds	r1, r7, r3
 80009ba:	68f8      	ldr	r0, [r7, #12]
 80009bc:	2300      	movs	r3, #0
 80009be:	f003 ffcb 	bl	8004958 <HAL_RTC_GetAlarm>
 80009c2:	0003      	movs	r3, r0
 80009c4:	7023      	strb	r3, [r4, #0]
//	if(halRet == HAL_OK) {
//		printf("Internal alarm A defaulted to %u:%u:%u.\n\r", internalAlarm_initTest.AlarmTime.Hours,
//				internalAlarm_initTest.AlarmTime.Minutes, internalAlarm_initTest.AlarmTime.Seconds);
//	}

}
 80009c6:	46c0      	nop			@ (mov r8, r8)
 80009c8:	46bd      	mov	sp, r7
 80009ca:	b01a      	add	sp, #104	@ 0x68
 80009cc:	bdb0      	pop	{r4, r5, r7, pc}
 80009ce:	46c0      	nop			@ (mov r8, r8)
 80009d0:	80800080 	.word	0x80800080

080009d4 <getRTCTime>:

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 80009e0:	68b9      	ldr	r1, [r7, #8]
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	2200      	movs	r2, #0
 80009e6:	0018      	movs	r0, r3
 80009e8:	f003 fd3a 	bl	8004460 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 80009ec:	6879      	ldr	r1, [r7, #4]
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	2200      	movs	r2, #0
 80009f2:	0018      	movs	r0, r3
 80009f4:	f003 fe22 	bl	800463c <HAL_RTC_GetDate>

}
 80009f8:	46c0      	nop			@ (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b004      	add	sp, #16
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a02:	b08d      	sub	sp, #52	@ 0x34
 8000a04:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a06:	f001 fb57 	bl	80020b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a0a:	f000 f8db 	bl	8000bc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a0e:	f000 fac7 	bl	8000fa0 <MX_GPIO_Init>
  MX_RTC_Init();
 8000a12:	f000 f98b 	bl	8000d2c <MX_RTC_Init>
  MX_I2C1_Init();
 8000a16:	f000 f949 	bl	8000cac <MX_I2C1_Init>
  MX_TIM14_Init();
 8000a1a:	f000 fa9b 	bl	8000f54 <MX_TIM14_Init>
  MX_TIM2_Init();
 8000a1e:	f000 fa39 	bl	8000e94 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Set Smooth Calibration Value
    HAL_RTCEx_SetSmoothCalib(&hrtc, RTC_SMOOTHCALIB_PERIOD_8SEC,
 8000a22:	4b58      	ldr	r3, [pc, #352]	@ (8000b84 <main+0x184>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2280      	movs	r2, #128	@ 0x80
 8000a28:	01d1      	lsls	r1, r2, #7
 8000a2a:	4857      	ldr	r0, [pc, #348]	@ (8000b88 <main+0x188>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	f004 f988 	bl	8004d42 <HAL_RTCEx_SetSmoothCalib>
    							RTC_SMOOTHCALIB_PLUSPULSES_RESET, rtcCalVal);

  uint8_t initRet = 0;
 8000a32:	2317      	movs	r3, #23
 8000a34:	18fb      	adds	r3, r7, r3
 8000a36:	2200      	movs	r2, #0
 8000a38:	701a      	strb	r2, [r3, #0]

  initRTCTime(&hrtc, &currTime, &currDate);
 8000a3a:	4a54      	ldr	r2, [pc, #336]	@ (8000b8c <main+0x18c>)
 8000a3c:	4954      	ldr	r1, [pc, #336]	@ (8000b90 <main+0x190>)
 8000a3e:	4b52      	ldr	r3, [pc, #328]	@ (8000b88 <main+0x188>)
 8000a40:	0018      	movs	r0, r3
 8000a42:	f7ff ff3f 	bl	80008c4 <initRTCTime>

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 8000a46:	2380      	movs	r3, #128	@ 0x80
 8000a48:	009c      	lsls	r4, r3, #2
 8000a4a:	2380      	movs	r3, #128	@ 0x80
 8000a4c:	00dd      	lsls	r5, r3, #3
 8000a4e:	2680      	movs	r6, #128	@ 0x80
 8000a50:	2240      	movs	r2, #64	@ 0x40
 8000a52:	4694      	mov	ip, r2
 8000a54:	2380      	movs	r3, #128	@ 0x80
 8000a56:	011a      	lsls	r2, r3, #4
 8000a58:	4b4e      	ldr	r3, [pc, #312]	@ (8000b94 <main+0x194>)
 8000a5a:	6819      	ldr	r1, [r3, #0]
 8000a5c:	4b4e      	ldr	r3, [pc, #312]	@ (8000b98 <main+0x198>)
 8000a5e:	6818      	ldr	r0, [r3, #0]
 8000a60:	4b4e      	ldr	r3, [pc, #312]	@ (8000b9c <main+0x19c>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	9304      	str	r3, [sp, #16]
 8000a66:	9003      	str	r0, [sp, #12]
 8000a68:	9102      	str	r1, [sp, #8]
 8000a6a:	4b4d      	ldr	r3, [pc, #308]	@ (8000ba0 <main+0x1a0>)
 8000a6c:	9301      	str	r3, [sp, #4]
 8000a6e:	9200      	str	r2, [sp, #0]
 8000a70:	4663      	mov	r3, ip
 8000a72:	0032      	movs	r2, r6
 8000a74:	0029      	movs	r1, r5
 8000a76:	0020      	movs	r0, r4
 8000a78:	f000 ff3a 	bl	80018f0 <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);


	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 8000a7c:	2216      	movs	r2, #22
 8000a7e:	18bc      	adds	r4, r7, r2
 8000a80:	f000 fb70 	bl	8001164 <updateAndDisplayTime>
 8000a84:	0003      	movs	r3, r0
 8000a86:	7023      	strb	r3, [r4, #0]

    /*
     * Initialize capacitive touch sensor
     */

    initRet = capTouch_Init(&capTouch, &hi2c1, timerDelay,
 8000a88:	4b42      	ldr	r3, [pc, #264]	@ (8000b94 <main+0x194>)
 8000a8a:	681d      	ldr	r5, [r3, #0]
 8000a8c:	2380      	movs	r3, #128	@ 0x80
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	4a44      	ldr	r2, [pc, #272]	@ (8000ba4 <main+0x1a4>)
 8000a92:	7812      	ldrb	r2, [r2, #0]
 8000a94:	2117      	movs	r1, #23
 8000a96:	187c      	adds	r4, r7, r1
 8000a98:	4e43      	ldr	r6, [pc, #268]	@ (8000ba8 <main+0x1a8>)
 8000a9a:	4944      	ldr	r1, [pc, #272]	@ (8000bac <main+0x1ac>)
 8000a9c:	4844      	ldr	r0, [pc, #272]	@ (8000bb0 <main+0x1b0>)
 8000a9e:	9201      	str	r2, [sp, #4]
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	0033      	movs	r3, r6
 8000aa4:	002a      	movs	r2, r5
 8000aa6:	f7ff fbb9 	bl	800021c <capTouch_Init>
 8000aaa:	0003      	movs	r3, r0
 8000aac:	7023      	strb	r3, [r4, #0]
    						&capTouchResetPort, capTouchResetPin, capTouchChannels);

    if(initRet != 0) {
 8000aae:	2117      	movs	r1, #23
 8000ab0:	187b      	adds	r3, r7, r1
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <main+0xbc>
    	dispError();
 8000ab8:	f000 fed2 	bl	8001860 <dispError>
    }

    // Max. out averaging factor
    uint8_t avgFactors_New[7] = {AVGFact, AVGFact, AVGFact, AVGFact, 0, 0, 0};
 8000abc:	4b3d      	ldr	r3, [pc, #244]	@ (8000bb4 <main+0x1b4>)
 8000abe:	781a      	ldrb	r2, [r3, #0]
 8000ac0:	210c      	movs	r1, #12
 8000ac2:	187b      	adds	r3, r7, r1
 8000ac4:	701a      	strb	r2, [r3, #0]
 8000ac6:	4b3b      	ldr	r3, [pc, #236]	@ (8000bb4 <main+0x1b4>)
 8000ac8:	781a      	ldrb	r2, [r3, #0]
 8000aca:	187b      	adds	r3, r7, r1
 8000acc:	705a      	strb	r2, [r3, #1]
 8000ace:	4b39      	ldr	r3, [pc, #228]	@ (8000bb4 <main+0x1b4>)
 8000ad0:	781a      	ldrb	r2, [r3, #0]
 8000ad2:	187b      	adds	r3, r7, r1
 8000ad4:	709a      	strb	r2, [r3, #2]
 8000ad6:	4b37      	ldr	r3, [pc, #220]	@ (8000bb4 <main+0x1b4>)
 8000ad8:	781a      	ldrb	r2, [r3, #0]
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	70da      	strb	r2, [r3, #3]
 8000ade:	187b      	adds	r3, r7, r1
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	711a      	strb	r2, [r3, #4]
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	715a      	strb	r2, [r3, #5]
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2200      	movs	r2, #0
 8000aee:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetAveragingFactor(&capTouch, avgFactors_New);
 8000af0:	2516      	movs	r5, #22
 8000af2:	197c      	adds	r4, r7, r5
 8000af4:	187a      	adds	r2, r7, r1
 8000af6:	4b2e      	ldr	r3, [pc, #184]	@ (8000bb0 <main+0x1b0>)
 8000af8:	0011      	movs	r1, r2
 8000afa:	0018      	movs	r0, r3
 8000afc:	f7ff fda6 	bl	800064c <capTouch_SetAveragingFactor>
 8000b00:	0003      	movs	r3, r0
 8000b02:	7023      	strb	r3, [r4, #0]

    if(halRet != HAL_OK) {
 8000b04:	197b      	adds	r3, r7, r5
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <main+0x110>
    	dispError();
 8000b0c:	f000 fea8 	bl	8001860 <dispError>
    }

    // Set detection integration factors
    uint8_t detIntFactors_New[7] = {DIFact, DIFact, DIFact, DIFact, DIFact, DIFact, DIFact};
 8000b10:	4b29      	ldr	r3, [pc, #164]	@ (8000bb8 <main+0x1b8>)
 8000b12:	781a      	ldrb	r2, [r3, #0]
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	701a      	strb	r2, [r3, #0]
 8000b18:	4b27      	ldr	r3, [pc, #156]	@ (8000bb8 <main+0x1b8>)
 8000b1a:	781a      	ldrb	r2, [r3, #0]
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	705a      	strb	r2, [r3, #1]
 8000b20:	4b25      	ldr	r3, [pc, #148]	@ (8000bb8 <main+0x1b8>)
 8000b22:	781a      	ldrb	r2, [r3, #0]
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	709a      	strb	r2, [r3, #2]
 8000b28:	4b23      	ldr	r3, [pc, #140]	@ (8000bb8 <main+0x1b8>)
 8000b2a:	781a      	ldrb	r2, [r3, #0]
 8000b2c:	1d3b      	adds	r3, r7, #4
 8000b2e:	70da      	strb	r2, [r3, #3]
 8000b30:	4b21      	ldr	r3, [pc, #132]	@ (8000bb8 <main+0x1b8>)
 8000b32:	781a      	ldrb	r2, [r3, #0]
 8000b34:	1d3b      	adds	r3, r7, #4
 8000b36:	711a      	strb	r2, [r3, #4]
 8000b38:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb8 <main+0x1b8>)
 8000b3a:	781a      	ldrb	r2, [r3, #0]
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	715a      	strb	r2, [r3, #5]
 8000b40:	4b1d      	ldr	r3, [pc, #116]	@ (8000bb8 <main+0x1b8>)
 8000b42:	781a      	ldrb	r2, [r3, #0]
 8000b44:	1d3b      	adds	r3, r7, #4
 8000b46:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetDetectionIntegrator(&capTouch, detIntFactors_New);
 8000b48:	2516      	movs	r5, #22
 8000b4a:	197c      	adds	r4, r7, r5
 8000b4c:	1d3a      	adds	r2, r7, #4
 8000b4e:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <main+0x1b0>)
 8000b50:	0011      	movs	r1, r2
 8000b52:	0018      	movs	r0, r3
 8000b54:	f7ff fe44 	bl	80007e0 <capTouch_SetDetectionIntegrator>
 8000b58:	0003      	movs	r3, r0
 8000b5a:	7023      	strb	r3, [r4, #0]
    if(halRet != HAL_OK) {
 8000b5c:	197b      	adds	r3, r7, r5
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <main+0x168>
    	dispError();
 8000b64:	f000 fe7c 	bl	8001860 <dispError>
    }

    userAlarmToggle = false;			//Default to off
 8000b68:	4b14      	ldr	r3, [pc, #80]	@ (8000bbc <main+0x1bc>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	701a      	strb	r2, [r3, #0]

    // User alarm default value
    userAlarmTime.Hours = 1;
 8000b6e:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <main+0x1c0>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	701a      	strb	r2, [r3, #0]
    userAlarmTime.Minutes = 1;
 8000b74:	4b12      	ldr	r3, [pc, #72]	@ (8000bc0 <main+0x1c0>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	705a      	strb	r2, [r3, #1]
    userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000b7a:	4b11      	ldr	r3, [pc, #68]	@ (8000bc0 <main+0x1c0>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	70da      	strb	r2, [r3, #3]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b80:	46c0      	nop			@ (mov r8, r8)
 8000b82:	e7fd      	b.n	8000b80 <main+0x180>
 8000b84:	2000002c 	.word	0x2000002c
 8000b88:	20000100 	.word	0x20000100
 8000b8c:	20000094 	.word	0x20000094
 8000b90:	20000080 	.word	0x20000080
 8000b94:	20000034 	.word	0x20000034
 8000b98:	20000038 	.word	0x20000038
 8000b9c:	20000030 	.word	0x20000030
 8000ba0:	20000014 	.word	0x20000014
 8000ba4:	20000008 	.word	0x20000008
 8000ba8:	20000004 	.word	0x20000004
 8000bac:	200000ac 	.word	0x200000ac
 8000bb0:	200001c8 	.word	0x200001c8
 8000bb4:	20000009 	.word	0x20000009
 8000bb8:	2000000a 	.word	0x2000000a
 8000bbc:	2000007d 	.word	0x2000007d
 8000bc0:	20000098 	.word	0x20000098

08000bc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bc4:	b590      	push	{r4, r7, lr}
 8000bc6:	b093      	sub	sp, #76	@ 0x4c
 8000bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bca:	2410      	movs	r4, #16
 8000bcc:	193b      	adds	r3, r7, r4
 8000bce:	0018      	movs	r0, r3
 8000bd0:	2338      	movs	r3, #56	@ 0x38
 8000bd2:	001a      	movs	r2, r3
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	f005 f813 	bl	8005c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bda:	003b      	movs	r3, r7
 8000bdc:	0018      	movs	r0, r3
 8000bde:	2310      	movs	r3, #16
 8000be0:	001a      	movs	r2, r3
 8000be2:	2100      	movs	r1, #0
 8000be4:	f005 f80c 	bl	8005c00 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000be8:	2380      	movs	r3, #128	@ 0x80
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	0018      	movs	r0, r3
 8000bee:	f002 fc17 	bl	8003420 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000bf2:	f002 fbf7 	bl	80033e4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
 8000bf6:	4b2c      	ldr	r3, [pc, #176]	@ (8000ca8 <SystemClock_Config+0xe4>)
 8000bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000bfa:	2218      	movs	r2, #24
 8000bfc:	4393      	bics	r3, r2
 8000bfe:	001a      	movs	r2, r3
 8000c00:	4b29      	ldr	r3, [pc, #164]	@ (8000ca8 <SystemClock_Config+0xe4>)
 8000c02:	2108      	movs	r1, #8
 8000c04:	430a      	orrs	r2, r1
 8000c06:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000c08:	193b      	adds	r3, r7, r4
 8000c0a:	220e      	movs	r2, #14
 8000c0c:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c0e:	193b      	adds	r3, r7, r4
 8000c10:	2201      	movs	r2, #1
 8000c12:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c14:	193b      	adds	r3, r7, r4
 8000c16:	2280      	movs	r2, #128	@ 0x80
 8000c18:	0052      	lsls	r2, r2, #1
 8000c1a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000c1c:	0021      	movs	r1, r4
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	2200      	movs	r2, #0
 8000c22:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	2240      	movs	r2, #64	@ 0x40
 8000c28:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c2a:	187b      	adds	r3, r7, r1
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	2202      	movs	r2, #2
 8000c34:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c36:	187b      	adds	r3, r7, r1
 8000c38:	2202      	movs	r2, #2
 8000c3a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000c3c:	187b      	adds	r3, r7, r1
 8000c3e:	2200      	movs	r2, #0
 8000c40:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2208      	movs	r2, #8
 8000c46:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2280      	movs	r2, #128	@ 0x80
 8000c4c:	0292      	lsls	r2, r2, #10
 8000c4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	2280      	movs	r2, #128	@ 0x80
 8000c54:	0492      	lsls	r2, r2, #18
 8000c56:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	2280      	movs	r2, #128	@ 0x80
 8000c5c:	0592      	lsls	r2, r2, #22
 8000c5e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c60:	187b      	adds	r3, r7, r1
 8000c62:	0018      	movs	r0, r3
 8000c64:	f002 fc1c 	bl	80034a0 <HAL_RCC_OscConfig>
 8000c68:	1e03      	subs	r3, r0, #0
 8000c6a:	d001      	beq.n	8000c70 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000c6c:	f000 fe3a 	bl	80018e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c70:	003b      	movs	r3, r7
 8000c72:	2207      	movs	r2, #7
 8000c74:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c76:	003b      	movs	r3, r7
 8000c78:	2202      	movs	r2, #2
 8000c7a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c7c:	003b      	movs	r3, r7
 8000c7e:	2200      	movs	r2, #0
 8000c80:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c82:	003b      	movs	r3, r7
 8000c84:	2200      	movs	r2, #0
 8000c86:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c88:	003b      	movs	r3, r7
 8000c8a:	2102      	movs	r1, #2
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	f002 ff21 	bl	8003ad4 <HAL_RCC_ClockConfig>
 8000c92:	1e03      	subs	r3, r0, #0
 8000c94:	d001      	beq.n	8000c9a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000c96:	f000 fe25 	bl	80018e4 <Error_Handler>
  }
  HAL_RCCEx_EnableLSCO(RCC_LSCOSOURCE_LSI);
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f003 fa1e 	bl	80040dc <HAL_RCCEx_EnableLSCO>
}
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b013      	add	sp, #76	@ 0x4c
 8000ca6:	bd90      	pop	{r4, r7, pc}
 8000ca8:	40021000 	.word	0x40021000

08000cac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000cb2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d24 <MX_I2C1_Init+0x78>)
 8000cb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8000cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000cb8:	4a1b      	ldr	r2, [pc, #108]	@ (8000d28 <MX_I2C1_Init+0x7c>)
 8000cba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cbc:	4b18      	ldr	r3, [pc, #96]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cc2:	4b17      	ldr	r3, [pc, #92]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cc8:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cce:	4b14      	ldr	r3, [pc, #80]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cd4:	4b12      	ldr	r3, [pc, #72]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cda:	4b11      	ldr	r3, [pc, #68]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000ce8:	0018      	movs	r0, r3
 8000cea:	f001 fd37 	bl	800275c <HAL_I2C_Init>
 8000cee:	1e03      	subs	r3, r0, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000cf2:	f000 fdf7 	bl	80018e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f002 fada 	bl	80032b4 <HAL_I2CEx_ConfigAnalogFilter>
 8000d00:	1e03      	subs	r3, r0, #0
 8000d02:	d001      	beq.n	8000d08 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d04:	f000 fdee 	bl	80018e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d08:	4b05      	ldr	r3, [pc, #20]	@ (8000d20 <MX_I2C1_Init+0x74>)
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f002 fb1d 	bl	800334c <HAL_I2CEx_ConfigDigitalFilter>
 8000d12:	1e03      	subs	r3, r0, #0
 8000d14:	d001      	beq.n	8000d1a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d16:	f000 fde5 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d1a:	46c0      	nop			@ (mov r8, r8)
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	200000ac 	.word	0x200000ac
 8000d24:	40005400 	.word	0x40005400
 8000d28:	00602173 	.word	0x00602173

08000d2c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b090      	sub	sp, #64	@ 0x40
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d32:	232c      	movs	r3, #44	@ 0x2c
 8000d34:	18fb      	adds	r3, r7, r3
 8000d36:	0018      	movs	r0, r3
 8000d38:	2314      	movs	r3, #20
 8000d3a:	001a      	movs	r2, r3
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	f004 ff5f 	bl	8005c00 <memset>
  RTC_DateTypeDef sDate = {0};
 8000d42:	2328      	movs	r3, #40	@ 0x28
 8000d44:	18fb      	adds	r3, r7, r3
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000d4a:	003b      	movs	r3, r7
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	2328      	movs	r3, #40	@ 0x28
 8000d50:	001a      	movs	r2, r3
 8000d52:	2100      	movs	r1, #0
 8000d54:	f004 ff54 	bl	8005c00 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d58:	4b4b      	ldr	r3, [pc, #300]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000d5a:	4a4c      	ldr	r2, [pc, #304]	@ (8000e8c <MX_RTC_Init+0x160>)
 8000d5c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000d5e:	4b4a      	ldr	r3, [pc, #296]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000d60:	2240      	movs	r2, #64	@ 0x40
 8000d62:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000d64:	4b48      	ldr	r3, [pc, #288]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000d66:	227f      	movs	r2, #127	@ 0x7f
 8000d68:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000d6a:	4b47      	ldr	r3, [pc, #284]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000d6c:	22ff      	movs	r2, #255	@ 0xff
 8000d6e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d70:	4b45      	ldr	r3, [pc, #276]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000d76:	4b44      	ldr	r3, [pc, #272]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d7c:	4b42      	ldr	r3, [pc, #264]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d82:	4b41      	ldr	r3, [pc, #260]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000d84:	2280      	movs	r2, #128	@ 0x80
 8000d86:	05d2      	lsls	r2, r2, #23
 8000d88:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000d8a:	4b3f      	ldr	r3, [pc, #252]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d90:	4b3d      	ldr	r3, [pc, #244]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000d92:	0018      	movs	r0, r3
 8000d94:	f003 fa1a 	bl	80041cc <HAL_RTC_Init>
 8000d98:	1e03      	subs	r3, r0, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000d9c:	f000 fda2 	bl	80018e4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 8000da0:	212c      	movs	r1, #44	@ 0x2c
 8000da2:	187b      	adds	r3, r7, r1
 8000da4:	2201      	movs	r2, #1
 8000da6:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	2200      	movs	r2, #0
 8000dac:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000dae:	187b      	adds	r3, r7, r1
 8000db0:	2200      	movs	r2, #0
 8000db2:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000db4:	187b      	adds	r3, r7, r1
 8000db6:	2200      	movs	r2, #0
 8000db8:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000dba:	187b      	adds	r3, r7, r1
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000dc0:	187b      	adds	r3, r7, r1
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000dc6:	187b      	adds	r3, r7, r1
 8000dc8:	2200      	movs	r2, #0
 8000dca:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	4b2e      	ldr	r3, [pc, #184]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	f003 fa9c 	bl	8004310 <HAL_RTC_SetTime>
 8000dd8:	1e03      	subs	r3, r0, #0
 8000dda:	d001      	beq.n	8000de0 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 8000ddc:	f000 fd82 	bl	80018e4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000de0:	2128      	movs	r1, #40	@ 0x28
 8000de2:	187b      	adds	r3, r7, r1
 8000de4:	2201      	movs	r2, #1
 8000de6:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000de8:	187b      	adds	r3, r7, r1
 8000dea:	2201      	movs	r2, #1
 8000dec:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000dee:	187b      	adds	r3, r7, r1
 8000df0:	2201      	movs	r2, #1
 8000df2:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	2200      	movs	r2, #0
 8000df8:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000dfa:	1879      	adds	r1, r7, r1
 8000dfc:	4b22      	ldr	r3, [pc, #136]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	0018      	movs	r0, r3
 8000e02:	f003 fb89 	bl	8004518 <HAL_RTC_SetDate>
 8000e06:	1e03      	subs	r3, r0, #0
 8000e08:	d001      	beq.n	8000e0e <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 8000e0a:	f000 fd6b 	bl	80018e4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000e0e:	003b      	movs	r3, r7
 8000e10:	2201      	movs	r2, #1
 8000e12:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8000e14:	003b      	movs	r3, r7
 8000e16:	2201      	movs	r2, #1
 8000e18:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000e1a:	003b      	movs	r3, r7
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e20:	003b      	movs	r3, r7
 8000e22:	2200      	movs	r2, #0
 8000e24:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000e26:	003b      	movs	r3, r7
 8000e28:	2200      	movs	r2, #0
 8000e2a:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e2c:	003b      	movs	r3, r7
 8000e2e:	2200      	movs	r2, #0
 8000e30:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e32:	003b      	movs	r3, r7
 8000e34:	2200      	movs	r2, #0
 8000e36:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000e38:	003b      	movs	r3, r7
 8000e3a:	4a15      	ldr	r2, [pc, #84]	@ (8000e90 <MX_RTC_Init+0x164>)
 8000e3c:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e3e:	003b      	movs	r3, r7
 8000e40:	2200      	movs	r2, #0
 8000e42:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e44:	003b      	movs	r3, r7
 8000e46:	2200      	movs	r2, #0
 8000e48:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e4a:	003b      	movs	r3, r7
 8000e4c:	2220      	movs	r2, #32
 8000e4e:	2101      	movs	r1, #1
 8000e50:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000e52:	003b      	movs	r3, r7
 8000e54:	2280      	movs	r2, #128	@ 0x80
 8000e56:	0052      	lsls	r2, r2, #1
 8000e58:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e5a:	0039      	movs	r1, r7
 8000e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	0018      	movs	r0, r3
 8000e62:	f003 fc39 	bl	80046d8 <HAL_RTC_SetAlarm_IT>
 8000e66:	1e03      	subs	r3, r0, #0
 8000e68:	d001      	beq.n	8000e6e <MX_RTC_Init+0x142>
  {
    Error_Handler();
 8000e6a:	f000 fd3b 	bl	80018e4 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8000e6e:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <MX_RTC_Init+0x15c>)
 8000e70:	2100      	movs	r1, #0
 8000e72:	0018      	movs	r0, r3
 8000e74:	f003 ffc8 	bl	8004e08 <HAL_RTCEx_SetCalibrationOutPut>
 8000e78:	1e03      	subs	r3, r0, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_RTC_Init+0x154>
  {
    Error_Handler();
 8000e7c:	f000 fd32 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000e80:	46c0      	nop			@ (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	b010      	add	sp, #64	@ 0x40
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000100 	.word	0x20000100
 8000e8c:	40002800 	.word	0x40002800
 8000e90:	80800080 	.word	0x80800080

08000e94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08a      	sub	sp, #40	@ 0x28
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e9a:	231c      	movs	r3, #28
 8000e9c:	18fb      	adds	r3, r7, r3
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	230c      	movs	r3, #12
 8000ea2:	001a      	movs	r2, r3
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	f004 feab 	bl	8005c00 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eaa:	003b      	movs	r3, r7
 8000eac:	0018      	movs	r0, r3
 8000eae:	231c      	movs	r3, #28
 8000eb0:	001a      	movs	r2, r3
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	f004 fea4 	bl	8005c00 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000eb8:	4b24      	ldr	r3, [pc, #144]	@ (8000f4c <MX_TIM2_Init+0xb8>)
 8000eba:	2280      	movs	r2, #128	@ 0x80
 8000ebc:	05d2      	lsls	r2, r2, #23
 8000ebe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8000ec0:	4b22      	ldr	r3, [pc, #136]	@ (8000f4c <MX_TIM2_Init+0xb8>)
 8000ec2:	4a23      	ldr	r2, [pc, #140]	@ (8000f50 <MX_TIM2_Init+0xbc>)
 8000ec4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ec6:	4b21      	ldr	r3, [pc, #132]	@ (8000f4c <MX_TIM2_Init+0xb8>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000ecc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f4c <MX_TIM2_Init+0xb8>)
 8000ece:	2263      	movs	r2, #99	@ 0x63
 8000ed0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f4c <MX_TIM2_Init+0xb8>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ed8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f4c <MX_TIM2_Init+0xb8>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ede:	4b1b      	ldr	r3, [pc, #108]	@ (8000f4c <MX_TIM2_Init+0xb8>)
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	f004 f8ab 	bl	800503c <HAL_TIM_PWM_Init>
 8000ee6:	1e03      	subs	r3, r0, #0
 8000ee8:	d001      	beq.n	8000eee <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000eea:	f000 fcfb 	bl	80018e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eee:	211c      	movs	r1, #28
 8000ef0:	187b      	adds	r3, r7, r1
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ef6:	187b      	adds	r3, r7, r1
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000efc:	187a      	adds	r2, r7, r1
 8000efe:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <MX_TIM2_Init+0xb8>)
 8000f00:	0011      	movs	r1, r2
 8000f02:	0018      	movs	r0, r3
 8000f04:	f004 fe14 	bl	8005b30 <HAL_TIMEx_MasterConfigSynchronization>
 8000f08:	1e03      	subs	r3, r0, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000f0c:	f000 fcea 	bl	80018e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f10:	003b      	movs	r3, r7
 8000f12:	2260      	movs	r2, #96	@ 0x60
 8000f14:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000f16:	003b      	movs	r3, r7
 8000f18:	2200      	movs	r2, #0
 8000f1a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f1c:	003b      	movs	r3, r7
 8000f1e:	2200      	movs	r2, #0
 8000f20:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f22:	003b      	movs	r3, r7
 8000f24:	2200      	movs	r2, #0
 8000f26:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f28:	0039      	movs	r1, r7
 8000f2a:	4b08      	ldr	r3, [pc, #32]	@ (8000f4c <MX_TIM2_Init+0xb8>)
 8000f2c:	2208      	movs	r2, #8
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f004 f9ba 	bl	80052a8 <HAL_TIM_PWM_ConfigChannel>
 8000f34:	1e03      	subs	r3, r0, #0
 8000f36:	d001      	beq.n	8000f3c <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000f38:	f000 fcd4 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f3c:	4b03      	ldr	r3, [pc, #12]	@ (8000f4c <MX_TIM2_Init+0xb8>)
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f001 f804 	bl	8001f4c <HAL_TIM_MspPostInit>

}
 8000f44:	46c0      	nop			@ (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	b00a      	add	sp, #40	@ 0x28
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	2000012c 	.word	0x2000012c
 8000f50:	0000031f 	.word	0x0000031f

08000f54 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000f58:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <MX_TIM14_Init+0x40>)
 8000f5a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f98 <MX_TIM14_Init+0x44>)
 8000f5c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 8000f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f94 <MX_TIM14_Init+0x40>)
 8000f60:	22f4      	movs	r2, #244	@ 0xf4
 8000f62:	0092      	lsls	r2, r2, #2
 8000f64:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f66:	4b0b      	ldr	r3, [pc, #44]	@ (8000f94 <MX_TIM14_Init+0x40>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000f6c:	4b09      	ldr	r3, [pc, #36]	@ (8000f94 <MX_TIM14_Init+0x40>)
 8000f6e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f9c <MX_TIM14_Init+0x48>)
 8000f70:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f72:	4b08      	ldr	r3, [pc, #32]	@ (8000f94 <MX_TIM14_Init+0x40>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f78:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <MX_TIM14_Init+0x40>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000f7e:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <MX_TIM14_Init+0x40>)
 8000f80:	0018      	movs	r0, r3
 8000f82:	f003 ff91 	bl	8004ea8 <HAL_TIM_Base_Init>
 8000f86:	1e03      	subs	r3, r0, #0
 8000f88:	d001      	beq.n	8000f8e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000f8a:	f000 fcab 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000f8e:	46c0      	nop			@ (mov r8, r8)
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000178 	.word	0x20000178
 8000f98:	40002000 	.word	0x40002000
 8000f9c:	0000ffff 	.word	0x0000ffff

08000fa0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b08b      	sub	sp, #44	@ 0x2c
 8000fa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa6:	2414      	movs	r4, #20
 8000fa8:	193b      	adds	r3, r7, r4
 8000faa:	0018      	movs	r0, r3
 8000fac:	2314      	movs	r3, #20
 8000fae:	001a      	movs	r2, r3
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	f004 fe25 	bl	8005c00 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb6:	4b66      	ldr	r3, [pc, #408]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8000fb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fba:	4b65      	ldr	r3, [pc, #404]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8000fbc:	2104      	movs	r1, #4
 8000fbe:	430a      	orrs	r2, r1
 8000fc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fc2:	4b63      	ldr	r3, [pc, #396]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8000fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fc6:	2204      	movs	r2, #4
 8000fc8:	4013      	ands	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
 8000fcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fce:	4b60      	ldr	r3, [pc, #384]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8000fd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fd2:	4b5f      	ldr	r3, [pc, #380]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fda:	4b5d      	ldr	r3, [pc, #372]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8000fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fde:	2201      	movs	r2, #1
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe6:	4b5a      	ldr	r3, [pc, #360]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8000fe8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fea:	4b59      	ldr	r3, [pc, #356]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8000fec:	2108      	movs	r1, #8
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ff2:	4b57      	ldr	r3, [pc, #348]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8000ff4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ff6:	2208      	movs	r2, #8
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffe:	4b54      	ldr	r3, [pc, #336]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8001000:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001002:	4b53      	ldr	r3, [pc, #332]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 8001004:	2102      	movs	r1, #2
 8001006:	430a      	orrs	r2, r1
 8001008:	635a      	str	r2, [r3, #52]	@ 0x34
 800100a:	4b51      	ldr	r3, [pc, #324]	@ (8001150 <MX_GPIO_Init+0x1b0>)
 800100c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800100e:	2202      	movs	r2, #2
 8001010:	4013      	ands	r3, r2
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8001016:	494f      	ldr	r1, [pc, #316]	@ (8001154 <MX_GPIO_Init+0x1b4>)
 8001018:	23a0      	movs	r3, #160	@ 0xa0
 800101a:	05db      	lsls	r3, r3, #23
 800101c:	2200      	movs	r2, #0
 800101e:	0018      	movs	r0, r3
 8001020:	f001 fb2f 	bl	8002682 <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8001024:	4b4c      	ldr	r3, [pc, #304]	@ (8001158 <MX_GPIO_Init+0x1b8>)
 8001026:	2200      	movs	r2, #0
 8001028:	2180      	movs	r1, #128	@ 0x80
 800102a:	0018      	movs	r0, r3
 800102c:	f001 fb29 	bl	8002682 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_RST_GPIO_Port, CTOUCH_RST_Pin, GPIO_PIN_RESET);
 8001030:	2380      	movs	r3, #128	@ 0x80
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	4849      	ldr	r0, [pc, #292]	@ (800115c <MX_GPIO_Init+0x1bc>)
 8001036:	2200      	movs	r2, #0
 8001038:	0019      	movs	r1, r3
 800103a:	f001 fb22 	bl	8002682 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 800103e:	193b      	adds	r3, r7, r4
 8001040:	4a44      	ldr	r2, [pc, #272]	@ (8001154 <MX_GPIO_Init+0x1b4>)
 8001042:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001044:	193b      	adds	r3, r7, r4
 8001046:	2201      	movs	r2, #1
 8001048:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	193b      	adds	r3, r7, r4
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001050:	193b      	adds	r3, r7, r4
 8001052:	2200      	movs	r2, #0
 8001054:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001056:	193a      	adds	r2, r7, r4
 8001058:	23a0      	movs	r3, #160	@ 0xa0
 800105a:	05db      	lsls	r3, r3, #23
 800105c:	0011      	movs	r1, r2
 800105e:	0018      	movs	r0, r3
 8001060:	f001 f98e 	bl	8002380 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001064:	193b      	adds	r3, r7, r4
 8001066:	2204      	movs	r2, #4
 8001068:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800106a:	193b      	adds	r3, r7, r4
 800106c:	2203      	movs	r2, #3
 800106e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	193b      	adds	r3, r7, r4
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001076:	193a      	adds	r2, r7, r4
 8001078:	23a0      	movs	r3, #160	@ 0xa0
 800107a:	05db      	lsls	r3, r3, #23
 800107c:	0011      	movs	r1, r2
 800107e:	0018      	movs	r0, r3
 8001080:	f001 f97e 	bl	8002380 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8001084:	193b      	adds	r3, r7, r4
 8001086:	2280      	movs	r2, #128	@ 0x80
 8001088:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108a:	193b      	adds	r3, r7, r4
 800108c:	2201      	movs	r2, #1
 800108e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	193b      	adds	r3, r7, r4
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	193b      	adds	r3, r7, r4
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 800109c:	193b      	adds	r3, r7, r4
 800109e:	4a2e      	ldr	r2, [pc, #184]	@ (8001158 <MX_GPIO_Init+0x1b8>)
 80010a0:	0019      	movs	r1, r3
 80010a2:	0010      	movs	r0, r2
 80010a4:	f001 f96c 	bl	8002380 <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 80010a8:	193b      	adds	r3, r7, r4
 80010aa:	2280      	movs	r2, #128	@ 0x80
 80010ac:	0212      	lsls	r2, r2, #8
 80010ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010b0:	193b      	adds	r3, r7, r4
 80010b2:	2284      	movs	r2, #132	@ 0x84
 80010b4:	0392      	lsls	r2, r2, #14
 80010b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b8:	193b      	adds	r3, r7, r4
 80010ba:	2201      	movs	r2, #1
 80010bc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80010be:	193a      	adds	r2, r7, r4
 80010c0:	23a0      	movs	r3, #160	@ 0xa0
 80010c2:	05db      	lsls	r3, r3, #23
 80010c4:	0011      	movs	r1, r2
 80010c6:	0018      	movs	r0, r3
 80010c8:	f001 f95a 	bl	8002380 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 80010cc:	0021      	movs	r1, r4
 80010ce:	187b      	adds	r3, r7, r1
 80010d0:	220f      	movs	r2, #15
 80010d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010d4:	187b      	adds	r3, r7, r1
 80010d6:	2284      	movs	r2, #132	@ 0x84
 80010d8:	0392      	lsls	r2, r2, #14
 80010da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010dc:	187b      	adds	r3, r7, r1
 80010de:	2201      	movs	r2, #1
 80010e0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010e2:	000c      	movs	r4, r1
 80010e4:	187b      	adds	r3, r7, r1
 80010e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001160 <MX_GPIO_Init+0x1c0>)
 80010e8:	0019      	movs	r1, r3
 80010ea:	0010      	movs	r0, r2
 80010ec:	f001 f948 	bl	8002380 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_RST_Pin */
  GPIO_InitStruct.Pin = CTOUCH_RST_Pin;
 80010f0:	0021      	movs	r1, r4
 80010f2:	187b      	adds	r3, r7, r1
 80010f4:	2280      	movs	r2, #128	@ 0x80
 80010f6:	0052      	lsls	r2, r2, #1
 80010f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	2201      	movs	r2, #1
 80010fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	187b      	adds	r3, r7, r1
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001106:	187b      	adds	r3, r7, r1
 8001108:	2200      	movs	r2, #0
 800110a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_RST_GPIO_Port, &GPIO_InitStruct);
 800110c:	187b      	adds	r3, r7, r1
 800110e:	4a13      	ldr	r2, [pc, #76]	@ (800115c <MX_GPIO_Init+0x1bc>)
 8001110:	0019      	movs	r1, r3
 8001112:	0010      	movs	r0, r2
 8001114:	f001 f934 	bl	8002380 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001118:	2200      	movs	r2, #0
 800111a:	2100      	movs	r1, #0
 800111c:	2005      	movs	r0, #5
 800111e:	f001 f8fd 	bl	800231c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8001122:	2005      	movs	r0, #5
 8001124:	f001 f90f 	bl	8002346 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8001128:	2200      	movs	r2, #0
 800112a:	2100      	movs	r1, #0
 800112c:	2006      	movs	r0, #6
 800112e:	f001 f8f5 	bl	800231c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8001132:	2006      	movs	r0, #6
 8001134:	f001 f907 	bl	8002346 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8001138:	2200      	movs	r2, #0
 800113a:	2101      	movs	r1, #1
 800113c:	2007      	movs	r0, #7
 800113e:	f001 f8ed 	bl	800231c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001142:	2007      	movs	r0, #7
 8001144:	f001 f8ff 	bl	8002346 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001148:	46c0      	nop			@ (mov r8, r8)
 800114a:	46bd      	mov	sp, r7
 800114c:	b00b      	add	sp, #44	@ 0x2c
 800114e:	bd90      	pop	{r4, r7, pc}
 8001150:	40021000 	.word	0x40021000
 8001154:	00001f01 	.word	0x00001f01
 8001158:	50000800 	.word	0x50000800
 800115c:	50000400 	.word	0x50000400
 8001160:	50000c00 	.word	0x50000c00

08001164 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 800116a:	1dfb      	adds	r3, r7, #7
 800116c:	2200      	movs	r2, #0
 800116e:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 8001170:	4a07      	ldr	r2, [pc, #28]	@ (8001190 <updateAndDisplayTime+0x2c>)
 8001172:	4908      	ldr	r1, [pc, #32]	@ (8001194 <updateAndDisplayTime+0x30>)
 8001174:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <updateAndDisplayTime+0x34>)
 8001176:	0018      	movs	r0, r3
 8001178:	f7ff fc2c 	bl	80009d4 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 800117c:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <updateAndDisplayTime+0x30>)
 800117e:	0018      	movs	r0, r3
 8001180:	f000 fcd6 	bl	8001b30 <sevSeg_updateDigits>

	return halRet;
 8001184:	1dfb      	adds	r3, r7, #7
 8001186:	781b      	ldrb	r3, [r3, #0]

}
 8001188:	0018      	movs	r0, r3
 800118a:	46bd      	mov	sp, r7
 800118c:	b002      	add	sp, #8
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000094 	.word	0x20000094
 8001194:	20000080 	.word	0x20000080
 8001198:	20000100 	.word	0x20000100

0800119c <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80011a2:	1dfb      	adds	r3, r7, #7
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 80011a8:	4b04      	ldr	r3, [pc, #16]	@ (80011bc <updateAndDisplayAlarm+0x20>)
 80011aa:	0018      	movs	r0, r3
 80011ac:	f000 fcc0 	bl	8001b30 <sevSeg_updateDigits>

	return halRet;
 80011b0:	1dfb      	adds	r3, r7, #7
 80011b2:	781b      	ldrb	r3, [r3, #0]

}
 80011b4:	0018      	movs	r0, r3
 80011b6:	46bd      	mov	sp, r7
 80011b8:	b002      	add	sp, #8
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000098 	.word	0x20000098

080011c0 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b08d      	sub	sp, #52	@ 0x34
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]

	  //printf("Enter current time minute increment interrupt\n\r");

	  RTC_AlarmTypeDef sAlarm;
	  HAL_RTC_GetAlarm(hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 80011c8:	2380      	movs	r3, #128	@ 0x80
 80011ca:	005a      	lsls	r2, r3, #1
 80011cc:	2408      	movs	r4, #8
 80011ce:	1939      	adds	r1, r7, r4
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	2300      	movs	r3, #0
 80011d4:	f003 fbc0 	bl	8004958 <HAL_RTC_GetAlarm>
//	  getRTCTime(hrtc, &currTime, &currDate);

	  if(sAlarm.AlarmTime.Minutes>58) {
 80011d8:	0022      	movs	r2, r4
 80011da:	18bb      	adds	r3, r7, r2
 80011dc:	785b      	ldrb	r3, [r3, #1]
 80011de:	2b3a      	cmp	r3, #58	@ 0x3a
 80011e0:	d903      	bls.n	80011ea <HAL_RTC_AlarmAEventCallback+0x2a>
		sAlarm.AlarmTime.Minutes=0;
 80011e2:	18bb      	adds	r3, r7, r2
 80011e4:	2200      	movs	r2, #0
 80011e6:	705a      	strb	r2, [r3, #1]
 80011e8:	e00e      	b.n	8001208 <HAL_RTC_AlarmAEventCallback+0x48>
		//printf("Reset alarm time\n\r");
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 80011ea:	2108      	movs	r1, #8
 80011ec:	187b      	adds	r3, r7, r1
 80011ee:	785b      	ldrb	r3, [r3, #1]
 80011f0:	3301      	adds	r3, #1
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	187b      	adds	r3, r7, r1
 80011f6:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 80011f8:	e006      	b.n	8001208 <HAL_RTC_AlarmAEventCallback+0x48>
			HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 80011fa:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <HAL_RTC_AlarmAEventCallback+0x98>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2201      	movs	r2, #1
 8001200:	0011      	movs	r1, r2
 8001202:	0018      	movs	r0, r3
 8001204:	f001 fa5a 	bl	80026bc <HAL_GPIO_TogglePin>
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001208:	2308      	movs	r3, #8
 800120a:	18f9      	adds	r1, r7, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2200      	movs	r2, #0
 8001210:	0018      	movs	r0, r3
 8001212:	f003 fa61 	bl	80046d8 <HAL_RTC_SetAlarm_IT>
 8001216:	1e03      	subs	r3, r0, #0
 8001218:	d1ef      	bne.n	80011fa <HAL_RTC_AlarmAEventCallback+0x3a>
		}

	  updateAndDisplayTime();
 800121a:	f7ff ffa3 	bl	8001164 <updateAndDisplayTime>

	  //printf("Current time: %u : %u : %u\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 800121e:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <HAL_RTC_AlarmAEventCallback+0x9c>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d013      	beq.n	800124e <HAL_RTC_AlarmAEventCallback+0x8e>
 8001226:	4b0e      	ldr	r3, [pc, #56]	@ (8001260 <HAL_RTC_AlarmAEventCallback+0xa0>)
 8001228:	781a      	ldrb	r2, [r3, #0]
 800122a:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <HAL_RTC_AlarmAEventCallback+0xa4>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	429a      	cmp	r2, r3
 8001230:	d10d      	bne.n	800124e <HAL_RTC_AlarmAEventCallback+0x8e>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 8001232:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <HAL_RTC_AlarmAEventCallback+0xa0>)
 8001234:	785a      	ldrb	r2, [r3, #1]
 8001236:	4b0b      	ldr	r3, [pc, #44]	@ (8001264 <HAL_RTC_AlarmAEventCallback+0xa4>)
 8001238:	785b      	ldrb	r3, [r3, #1]
 800123a:	429a      	cmp	r2, r3
 800123c:	d107      	bne.n	800124e <HAL_RTC_AlarmAEventCallback+0x8e>
 800123e:	4b08      	ldr	r3, [pc, #32]	@ (8001260 <HAL_RTC_AlarmAEventCallback+0xa0>)
 8001240:	78da      	ldrb	r2, [r3, #3]
 8001242:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <HAL_RTC_AlarmAEventCallback+0xa4>)
 8001244:	78db      	ldrb	r3, [r3, #3]
 8001246:	429a      	cmp	r2, r3
 8001248:	d101      	bne.n	800124e <HAL_RTC_AlarmAEventCallback+0x8e>
		  userAlarmBeep();
 800124a:	f000 f80d 	bl	8001268 <userAlarmBeep>
	  }

}
 800124e:	46c0      	nop			@ (mov r8, r8)
 8001250:	46bd      	mov	sp, r7
 8001252:	b00d      	add	sp, #52	@ 0x34
 8001254:	bd90      	pop	{r4, r7, pc}
 8001256:	46c0      	nop			@ (mov r8, r8)
 8001258:	20000028 	.word	0x20000028
 800125c:	2000007d 	.word	0x2000007d
 8001260:	20000098 	.word	0x20000098
 8001264:	20000080 	.word	0x20000080

08001268 <userAlarmBeep>:

void userAlarmBeep() {
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 800126e:	4b37      	ldr	r3, [pc, #220]	@ (800134c <userAlarmBeep+0xe4>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	0018      	movs	r0, r3
 8001274:	f003 febc 	bl	8004ff0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001278:	4b34      	ldr	r3, [pc, #208]	@ (800134c <userAlarmBeep+0xe4>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	0018      	movs	r0, r3
 800127e:	f003 fe6b 	bl	8004f58 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001282:	4b32      	ldr	r3, [pc, #200]	@ (800134c <userAlarmBeep+0xe4>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800128a:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 800128c:	1cfb      	adds	r3, r7, #3
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 8001292:	f7ff ff67 	bl	8001164 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 8001296:	4b2d      	ldr	r3, [pc, #180]	@ (800134c <userAlarmBeep+0xe4>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	4a2b      	ldr	r2, [pc, #172]	@ (8001350 <userAlarmBeep+0xe8>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d922      	bls.n	80012ee <userAlarmBeep+0x86>

			sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 80012a8:	1cfb      	adds	r3, r7, #3
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	4a29      	ldr	r2, [pc, #164]	@ (8001354 <userAlarmBeep+0xec>)
 80012ae:	5cd3      	ldrb	r3, [r2, r3]
 80012b0:	0018      	movs	r0, r3
 80012b2:	f000 fcef 	bl	8001c94 <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(buzzerPort, buzzerPin);					// Toggle Buzzer
 80012b6:	4b28      	ldr	r3, [pc, #160]	@ (8001358 <userAlarmBeep+0xf0>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2280      	movs	r2, #128	@ 0x80
 80012bc:	0052      	lsls	r2, r2, #1
 80012be:	0011      	movs	r1, r2
 80012c0:	0018      	movs	r0, r3
 80012c2:	f001 f9fb 	bl	80026bc <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 80012c6:	4b21      	ldr	r3, [pc, #132]	@ (800134c <userAlarmBeep+0xe4>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ce:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 80012d0:	1cfb      	adds	r3, r7, #3
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	1e5a      	subs	r2, r3, #1
 80012d6:	4193      	sbcs	r3, r2
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2201      	movs	r2, #1
 80012dc:	4053      	eors	r3, r2
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	001a      	movs	r2, r3
 80012e2:	1cfb      	adds	r3, r7, #3
 80012e4:	701a      	strb	r2, [r3, #0]
 80012e6:	781a      	ldrb	r2, [r3, #0]
 80012e8:	2101      	movs	r1, #1
 80012ea:	400a      	ands	r2, r1
 80012ec:	701a      	strb	r2, [r3, #0]

		}


		HAL_StatusTypeDef halRet = capTouch_readChannels(&capTouch);
 80012ee:	1cbc      	adds	r4, r7, #2
 80012f0:	4b1a      	ldr	r3, [pc, #104]	@ (800135c <userAlarmBeep+0xf4>)
 80012f2:	0018      	movs	r0, r3
 80012f4:	f7ff f8e2 	bl	80004bc <capTouch_readChannels>
 80012f8:	0003      	movs	r3, r0
 80012fa:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK)
 80012fc:	1cbb      	adds	r3, r7, #2
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <userAlarmBeep+0xa0>
			dispError();
 8001304:	f000 faac 	bl	8001860 <dispError>

	} while(capTouch.keyStat == 0x00);
 8001308:	4b14      	ldr	r3, [pc, #80]	@ (800135c <userAlarmBeep+0xf4>)
 800130a:	7c1b      	ldrb	r3, [r3, #16]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d0c0      	beq.n	8001292 <userAlarmBeep+0x2a>

	HAL_TIM_Base_Stop(timerDelay);
 8001310:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <userAlarmBeep+0xe4>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	0018      	movs	r0, r3
 8001316:	f003 fe6b 	bl	8004ff0 <HAL_TIM_Base_Stop>
	HAL_GPIO_WritePin(buzzerPort, buzzerPin, GPIO_PIN_RESET);
 800131a:	4b0f      	ldr	r3, [pc, #60]	@ (8001358 <userAlarmBeep+0xf0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2280      	movs	r2, #128	@ 0x80
 8001320:	0051      	lsls	r1, r2, #1
 8001322:	2200      	movs	r2, #0
 8001324:	0018      	movs	r0, r3
 8001326:	f001 f9ac 	bl	8002682 <HAL_GPIO_WritePin>
	updateAndDisplayTime();				// Update to current time and display
 800132a:	f7ff ff1b 	bl	8001164 <updateAndDisplayTime>
	sevSeg_setIntensity(sevSeg_intensityDuty[1]);	// Toggle 0% to 50% duty cycle
 800132e:	235a      	movs	r3, #90	@ 0x5a
 8001330:	0018      	movs	r0, r3
 8001332:	f000 fcaf 	bl	8001c94 <sevSeg_setIntensity>


	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 8001336:	4b0a      	ldr	r3, [pc, #40]	@ (8001360 <userAlarmBeep+0xf8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2201      	movs	r2, #1
 800133c:	0011      	movs	r1, r2
 800133e:	0018      	movs	r0, r3
 8001340:	f001 f9bc 	bl	80026bc <HAL_GPIO_TogglePin>

}
 8001344:	46c0      	nop			@ (mov r8, r8)
 8001346:	46bd      	mov	sp, r7
 8001348:	b003      	add	sp, #12
 800134a:	bd90      	pop	{r4, r7, pc}
 800134c:	20000034 	.word	0x20000034
 8001350:	00007ffe 	.word	0x00007ffe
 8001354:	08005ca8 	.word	0x08005ca8
 8001358:	20000010 	.word	0x20000010
 800135c:	200001c8 	.word	0x200001c8
 8001360:	20000028 	.word	0x20000028

08001364 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8001364:	b590      	push	{r4, r7, lr}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	0002      	movs	r2, r0
 800136c:	1dbb      	adds	r3, r7, #6
 800136e:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 8001370:	2208      	movs	r2, #8
 8001372:	1dbb      	adds	r3, r7, #6
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	4293      	cmp	r3, r2
 8001378:	d106      	bne.n	8001388 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 800137a:	230f      	movs	r3, #15
 800137c:	18fc      	adds	r4, r7, r3
 800137e:	f000 f839 	bl	80013f4 <displayButtonISR>
 8001382:	0003      	movs	r3, r0
 8001384:	7023      	strb	r3, [r4, #0]
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 8001386:	e031      	b.n	80013ec <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8001388:	2204      	movs	r2, #4
 800138a:	1dbb      	adds	r3, r7, #6
 800138c:	881b      	ldrh	r3, [r3, #0]
 800138e:	4293      	cmp	r3, r2
 8001390:	d106      	bne.n	80013a0 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 8001392:	230f      	movs	r3, #15
 8001394:	18fc      	adds	r4, r7, r3
 8001396:	f000 f855 	bl	8001444 <alarmEnableISR>
 800139a:	0003      	movs	r3, r0
 800139c:	7023      	strb	r3, [r4, #0]
}
 800139e:	e025      	b.n	80013ec <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmSetButtonPin) {
 80013a0:	2380      	movs	r3, #128	@ 0x80
 80013a2:	021b      	lsls	r3, r3, #8
 80013a4:	1dba      	adds	r2, r7, #6
 80013a6:	8812      	ldrh	r2, [r2, #0]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d106      	bne.n	80013ba <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 80013ac:	230f      	movs	r3, #15
 80013ae:	18fc      	adds	r4, r7, r3
 80013b0:	f000 f87c 	bl	80014ac <alarmSetISR>
 80013b4:	0003      	movs	r3, r0
 80013b6:	7023      	strb	r3, [r4, #0]
}
 80013b8:	e018      	b.n	80013ec <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == hourSetButtonPin) {
 80013ba:	2201      	movs	r2, #1
 80013bc:	1dbb      	adds	r3, r7, #6
 80013be:	881b      	ldrh	r3, [r3, #0]
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d106      	bne.n	80013d2 <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 80013c4:	230f      	movs	r3, #15
 80013c6:	18fc      	adds	r4, r7, r3
 80013c8:	f000 f940 	bl	800164c <hourSetISR>
 80013cc:	0003      	movs	r3, r0
 80013ce:	7023      	strb	r3, [r4, #0]
}
 80013d0:	e00c      	b.n	80013ec <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == minuteSetButtonPin) {
 80013d2:	2202      	movs	r2, #2
 80013d4:	1dbb      	adds	r3, r7, #6
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	4293      	cmp	r3, r2
 80013da:	d106      	bne.n	80013ea <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 80013dc:	230f      	movs	r3, #15
 80013de:	18fc      	adds	r4, r7, r3
 80013e0:	f000 f960 	bl	80016a4 <minuteSetISR>
 80013e4:	0003      	movs	r3, r0
 80013e6:	7023      	strb	r3, [r4, #0]
}
 80013e8:	e000      	b.n	80013ec <HAL_GPIO_EXTI_Falling_Callback+0x88>
		__NOP();
 80013ea:	46c0      	nop			@ (mov r8, r8)
}
 80013ec:	46c0      	nop			@ (mov r8, r8)
 80013ee:	46bd      	mov	sp, r7
 80013f0:	b005      	add	sp, #20
 80013f2:	bd90      	pop	{r4, r7, pc}

080013f4 <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0

	//printf("Entered display toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 80013fa:	1dfb      	adds	r3, r7, #7
 80013fc:	2200      	movs	r2, #0
 80013fe:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 8001400:	f7ff feb0 	bl	8001164 <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 8001404:	4b0d      	ldr	r3, [pc, #52]	@ (800143c <displayButtonISR+0x48>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	001a      	movs	r2, r3
 800140a:	4b0d      	ldr	r3, [pc, #52]	@ (8001440 <displayButtonISR+0x4c>)
 800140c:	5c9b      	ldrb	r3, [r3, r2]
 800140e:	0018      	movs	r0, r3
 8001410:	f000 fc40 	bl	8001c94 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 8001414:	4b09      	ldr	r3, [pc, #36]	@ (800143c <displayButtonISR+0x48>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d903      	bls.n	8001424 <displayButtonISR+0x30>
		displayToggle = 0;
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <displayButtonISR+0x48>)
 800141e:	2200      	movs	r2, #0
 8001420:	701a      	strb	r2, [r3, #0]
 8001422:	e005      	b.n	8001430 <displayButtonISR+0x3c>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 8001424:	4b05      	ldr	r3, [pc, #20]	@ (800143c <displayButtonISR+0x48>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	3301      	adds	r3, #1
 800142a:	b2da      	uxtb	r2, r3
 800142c:	4b03      	ldr	r3, [pc, #12]	@ (800143c <displayButtonISR+0x48>)
 800142e:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 8001430:	1dfb      	adds	r3, r7, #7
 8001432:	781b      	ldrb	r3, [r3, #0]

}
 8001434:	0018      	movs	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	b002      	add	sp, #8
 800143a:	bd80      	pop	{r7, pc}
 800143c:	2000007c 	.word	0x2000007c
 8001440:	08005ca8 	.word	0x08005ca8

08001444 <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0

	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 800144a:	1dfb      	adds	r3, r7, #7
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 8001450:	4b14      	ldr	r3, [pc, #80]	@ (80014a4 <alarmEnableISR+0x60>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2201      	movs	r2, #1
 8001456:	4053      	eors	r3, r2
 8001458:	b2db      	uxtb	r3, r3
 800145a:	2b00      	cmp	r3, #0
 800145c:	d00b      	beq.n	8001476 <alarmEnableISR+0x32>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 800145e:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <alarmEnableISR+0x64>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	2280      	movs	r2, #128	@ 0x80
 8001464:	0151      	lsls	r1, r2, #5
 8001466:	2201      	movs	r2, #1
 8001468:	0018      	movs	r0, r3
 800146a:	f001 f90a 	bl	8002682 <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 800146e:	4b0d      	ldr	r3, [pc, #52]	@ (80014a4 <alarmEnableISR+0x60>)
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
 8001474:	e010      	b.n	8001498 <alarmEnableISR+0x54>

		//printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
								//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 8001476:	4b0b      	ldr	r3, [pc, #44]	@ (80014a4 <alarmEnableISR+0x60>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d00b      	beq.n	8001496 <alarmEnableISR+0x52>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 800147e:	4b0a      	ldr	r3, [pc, #40]	@ (80014a8 <alarmEnableISR+0x64>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2280      	movs	r2, #128	@ 0x80
 8001484:	0151      	lsls	r1, r2, #5
 8001486:	2200      	movs	r2, #0
 8001488:	0018      	movs	r0, r3
 800148a:	f001 f8fa 	bl	8002682 <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 800148e:	4b05      	ldr	r3, [pc, #20]	@ (80014a4 <alarmEnableISR+0x60>)
 8001490:	2200      	movs	r2, #0
 8001492:	701a      	strb	r2, [r3, #0]
 8001494:	e000      	b.n	8001498 <alarmEnableISR+0x54>

		//printf("User alarm disabled.\n\r");
	}
	else {
		__NOP();							//Code should never reach here.
 8001496:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 8001498:	1dfb      	adds	r3, r7, #7
 800149a:	781b      	ldrb	r3, [r3, #0]

}
 800149c:	0018      	movs	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	b002      	add	sp, #8
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	2000007d 	.word	0x2000007d
 80014a8:	2000000c 	.word	0x2000000c

080014ac <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
	//printf("Enter user alarm set ISR.\n\r");

	//printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
			//userAlarmTime.Minutes, userAlarmTime.Seconds);

	HAL_StatusTypeDef halRet = HAL_OK;
 80014b2:	1cbb      	adds	r3, r7, #2
 80014b4:	2200      	movs	r2, #0
 80014b6:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for switch debounce
	 */

	// First wait for button to deactivate again
	while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_SET);
 80014b8:	46c0      	nop			@ (mov r8, r8)
 80014ba:	4b60      	ldr	r3, [pc, #384]	@ (800163c <alarmSetISR+0x190>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2280      	movs	r2, #128	@ 0x80
 80014c0:	0212      	lsls	r2, r2, #8
 80014c2:	0011      	movs	r1, r2
 80014c4:	0018      	movs	r0, r3
 80014c6:	f001 f8bf 	bl	8002648 <HAL_GPIO_ReadPin>
 80014ca:	0003      	movs	r3, r0
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d1f4      	bne.n	80014ba <alarmSetISR+0xe>

	// Go through debounce
	HAL_TIM_Base_Stop(timerDelay);
 80014d0:	4b5b      	ldr	r3, [pc, #364]	@ (8001640 <alarmSetISR+0x194>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	0018      	movs	r0, r3
 80014d6:	f003 fd8b 	bl	8004ff0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 80014da:	4b59      	ldr	r3, [pc, #356]	@ (8001640 <alarmSetISR+0x194>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	0018      	movs	r0, r3
 80014e0:	f003 fd3a 	bl	8004f58 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80014e4:	4b56      	ldr	r3, [pc, #344]	@ (8001640 <alarmSetISR+0x194>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ec:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 8));
 80014ee:	4b54      	ldr	r3, [pc, #336]	@ (8001640 <alarmSetISR+0x194>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	1ad2      	subs	r2, r2, r3
 80014fa:	2380      	movs	r3, #128	@ 0x80
 80014fc:	019b      	lsls	r3, r3, #6
 80014fe:	429a      	cmp	r2, r3
 8001500:	d9f5      	bls.n	80014ee <alarmSetISR+0x42>


	/*
	 *  Poll for 1 second to see if the alarm set button is pressed again
	 */
	HAL_TIM_Base_Stop(timerDelay);
 8001502:	4b4f      	ldr	r3, [pc, #316]	@ (8001640 <alarmSetISR+0x194>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	0018      	movs	r0, r3
 8001508:	f003 fd72 	bl	8004ff0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 800150c:	4b4c      	ldr	r3, [pc, #304]	@ (8001640 <alarmSetISR+0x194>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	0018      	movs	r0, r3
 8001512:	f003 fd21 	bl	8004f58 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001516:	4b4a      	ldr	r3, [pc, #296]	@ (8001640 <alarmSetISR+0x194>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800151e:	607b      	str	r3, [r7, #4]

	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8001520:	e00d      	b.n	800153e <alarmSetISR+0x92>

		if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 8001522:	4b46      	ldr	r3, [pc, #280]	@ (800163c <alarmSetISR+0x190>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2280      	movs	r2, #128	@ 0x80
 8001528:	0212      	lsls	r2, r2, #8
 800152a:	0011      	movs	r1, r2
 800152c:	0018      	movs	r0, r3
 800152e:	f001 f88b 	bl	8002648 <HAL_GPIO_ReadPin>
 8001532:	1e03      	subs	r3, r0, #0
 8001534:	d103      	bne.n	800153e <alarmSetISR+0x92>
			alarmSetMode = true;
 8001536:	4b43      	ldr	r3, [pc, #268]	@ (8001644 <alarmSetISR+0x198>)
 8001538:	2201      	movs	r2, #1
 800153a:	701a      	strb	r2, [r3, #0]
//			HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
			break;
 800153c:	e009      	b.n	8001552 <alarmSetISR+0xa6>
	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 800153e:	4b40      	ldr	r3, [pc, #256]	@ (8001640 <alarmSetISR+0x194>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	1ad2      	subs	r2, r2, r3
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	025b      	lsls	r3, r3, #9
 800154e:	429a      	cmp	r2, r3
 8001550:	d9e7      	bls.n	8001522 <alarmSetISR+0x76>
		}

	}

	// Go through debounce once again
	HAL_TIM_Base_Stop(timerDelay);
 8001552:	4b3b      	ldr	r3, [pc, #236]	@ (8001640 <alarmSetISR+0x194>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	0018      	movs	r0, r3
 8001558:	f003 fd4a 	bl	8004ff0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 800155c:	4b38      	ldr	r3, [pc, #224]	@ (8001640 <alarmSetISR+0x194>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	0018      	movs	r0, r3
 8001562:	f003 fcf9 	bl	8004f58 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001566:	4b36      	ldr	r3, [pc, #216]	@ (8001640 <alarmSetISR+0x194>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800156e:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 4));
 8001570:	4b33      	ldr	r3, [pc, #204]	@ (8001640 <alarmSetISR+0x194>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	1ad2      	subs	r2, r2, r3
 800157c:	2380      	movs	r3, #128	@ 0x80
 800157e:	01db      	lsls	r3, r3, #7
 8001580:	429a      	cmp	r2, r3
 8001582:	d9f5      	bls.n	8001570 <alarmSetISR+0xc4>
	/*
	 * Then, if we are in alarm set mode, go through the
	 * alarm set process until the button is pressed again
	 */

	HAL_TIM_Base_Stop(timerDelay);
 8001584:	4b2e      	ldr	r3, [pc, #184]	@ (8001640 <alarmSetISR+0x194>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	0018      	movs	r0, r3
 800158a:	f003 fd31 	bl	8004ff0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 800158e:	4b2c      	ldr	r3, [pc, #176]	@ (8001640 <alarmSetISR+0x194>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	0018      	movs	r0, r3
 8001594:	f003 fce0 	bl	8004f58 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001598:	4b29      	ldr	r3, [pc, #164]	@ (8001640 <alarmSetISR+0x194>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a0:	607b      	str	r3, [r7, #4]

	if(alarmSetMode) {
 80015a2:	4b28      	ldr	r3, [pc, #160]	@ (8001644 <alarmSetISR+0x198>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d03e      	beq.n	8001628 <alarmSetISR+0x17c>

		bool displayBlink = false;
 80015aa:	1cfb      	adds	r3, r7, #3
 80015ac:	2200      	movs	r2, #0
 80015ae:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			updateAndDisplayAlarm();
 80015b0:	f7ff fdf4 	bl	800119c <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 80015b4:	4b22      	ldr	r3, [pc, #136]	@ (8001640 <alarmSetISR+0x194>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	1ad2      	subs	r2, r2, r3
 80015c0:	2380      	movs	r3, #128	@ 0x80
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d31a      	bcc.n	80015fe <alarmSetISR+0x152>

//				HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

				sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 80015c8:	1cfb      	adds	r3, r7, #3
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001648 <alarmSetISR+0x19c>)
 80015ce:	5cd3      	ldrb	r3, [r2, r3]
 80015d0:	0018      	movs	r0, r3
 80015d2:	f000 fb5f 	bl	8001c94 <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 80015d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001640 <alarmSetISR+0x194>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015de:	607b      	str	r3, [r7, #4]
				displayBlink = !displayBlink;
 80015e0:	1cfb      	adds	r3, r7, #3
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	1e5a      	subs	r2, r3, #1
 80015e6:	4193      	sbcs	r3, r2
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2201      	movs	r2, #1
 80015ec:	4053      	eors	r3, r2
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	001a      	movs	r2, r3
 80015f2:	1cfb      	adds	r3, r7, #3
 80015f4:	701a      	strb	r2, [r3, #0]
 80015f6:	781a      	ldrb	r2, [r3, #0]
 80015f8:	2101      	movs	r1, #1
 80015fa:	400a      	ands	r2, r1
 80015fc:	701a      	strb	r2, [r3, #0]

			}

		}while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET);
 80015fe:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <alarmSetISR+0x190>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2280      	movs	r2, #128	@ 0x80
 8001604:	0212      	lsls	r2, r2, #8
 8001606:	0011      	movs	r1, r2
 8001608:	0018      	movs	r0, r3
 800160a:	f001 f81d 	bl	8002648 <HAL_GPIO_ReadPin>
 800160e:	1e03      	subs	r3, r0, #0
 8001610:	d1ce      	bne.n	80015b0 <alarmSetISR+0x104>

//		HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_RESET);

		sevSeg_setIntensity(sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 8001612:	235a      	movs	r3, #90	@ 0x5a
 8001614:	0018      	movs	r0, r3
 8001616:	f000 fb3d 	bl	8001c94 <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 800161a:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <alarmSetISR+0x194>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	0018      	movs	r0, r3
 8001620:	f003 fce6 	bl	8004ff0 <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 8001624:	f7ff fd9e 	bl	8001164 <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <alarmSetISR+0x198>)
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 800162e:	1cbb      	adds	r3, r7, #2
 8001630:	781b      	ldrb	r3, [r3, #0]

}
 8001632:	0018      	movs	r0, r3
 8001634:	46bd      	mov	sp, r7
 8001636:	b002      	add	sp, #8
 8001638:	bd80      	pop	{r7, pc}
 800163a:	46c0      	nop			@ (mov r8, r8)
 800163c:	20000000 	.word	0x20000000
 8001640:	20000034 	.word	0x20000034
 8001644:	200001c4 	.word	0x200001c4
 8001648:	08005ca8 	.word	0x08005ca8

0800164c <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0

//	printf("Entered hour set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);


	HAL_StatusTypeDef halRet = HAL_OK;
 8001652:	1dfb      	adds	r3, r7, #7
 8001654:	2200      	movs	r2, #0
 8001656:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 8001658:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <hourSetISR+0x48>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d002      	beq.n	8001666 <hourSetISR+0x1a>

		alarmHourInc();
 8001660:	f000 f850 	bl	8001704 <alarmHourInc>
 8001664:	e00f      	b.n	8001686 <hourSetISR+0x3a>
				//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 8001666:	f000 f87b 	bl	8001760 <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 800166a:	490b      	ldr	r1, [pc, #44]	@ (8001698 <hourSetISR+0x4c>)
 800166c:	4b0b      	ldr	r3, [pc, #44]	@ (800169c <hourSetISR+0x50>)
 800166e:	2200      	movs	r2, #0
 8001670:	0018      	movs	r0, r3
 8001672:	f002 fe4d 	bl	8004310 <HAL_RTC_SetTime>

		updateAndDisplayTime();
 8001676:	f7ff fd75 	bl	8001164 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 800167a:	4a09      	ldr	r2, [pc, #36]	@ (80016a0 <hourSetISR+0x54>)
 800167c:	4906      	ldr	r1, [pc, #24]	@ (8001698 <hourSetISR+0x4c>)
 800167e:	4b07      	ldr	r3, [pc, #28]	@ (800169c <hourSetISR+0x50>)
 8001680:	0018      	movs	r0, r3
 8001682:	f7ff f9a7 	bl	80009d4 <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 8001686:	1dfb      	adds	r3, r7, #7
 8001688:	781b      	ldrb	r3, [r3, #0]

}
 800168a:	0018      	movs	r0, r3
 800168c:	46bd      	mov	sp, r7
 800168e:	b002      	add	sp, #8
 8001690:	bd80      	pop	{r7, pc}
 8001692:	46c0      	nop			@ (mov r8, r8)
 8001694:	200001c4 	.word	0x200001c4
 8001698:	20000080 	.word	0x20000080
 800169c:	20000100 	.word	0x20000100
 80016a0:	20000094 	.word	0x20000094

080016a4 <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0

//	printf("Entered minute set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

	HAL_StatusTypeDef halRet = HAL_OK;
 80016aa:	1dfb      	adds	r3, r7, #7
 80016ac:	2200      	movs	r2, #0
 80016ae:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80016b0:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <minuteSetISR+0x50>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d002      	beq.n	80016be <minuteSetISR+0x1a>

		alarmMinuteInc();
 80016b8:	f000 f88c 	bl	80017d4 <alarmMinuteInc>
 80016bc:	e013      	b.n	80016e6 <minuteSetISR+0x42>
				//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 80016be:	f000 f8a7 	bl	8001810 <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80016c2:	490d      	ldr	r1, [pc, #52]	@ (80016f8 <minuteSetISR+0x54>)
 80016c4:	4b0d      	ldr	r3, [pc, #52]	@ (80016fc <minuteSetISR+0x58>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	0018      	movs	r0, r3
 80016ca:	f002 fe21 	bl	8004310 <HAL_RTC_SetTime>

		HAL_RTC_AlarmAEventCallback(&hrtc);
 80016ce:	4b0b      	ldr	r3, [pc, #44]	@ (80016fc <minuteSetISR+0x58>)
 80016d0:	0018      	movs	r0, r3
 80016d2:	f7ff fd75 	bl	80011c0 <HAL_RTC_AlarmAEventCallback>

		updateAndDisplayTime();
 80016d6:	f7ff fd45 	bl	8001164 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 80016da:	4a09      	ldr	r2, [pc, #36]	@ (8001700 <minuteSetISR+0x5c>)
 80016dc:	4906      	ldr	r1, [pc, #24]	@ (80016f8 <minuteSetISR+0x54>)
 80016de:	4b07      	ldr	r3, [pc, #28]	@ (80016fc <minuteSetISR+0x58>)
 80016e0:	0018      	movs	r0, r3
 80016e2:	f7ff f977 	bl	80009d4 <getRTCTime>

		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 80016e6:	1dfb      	adds	r3, r7, #7
 80016e8:	781b      	ldrb	r3, [r3, #0]
}
 80016ea:	0018      	movs	r0, r3
 80016ec:	46bd      	mov	sp, r7
 80016ee:	b002      	add	sp, #8
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	46c0      	nop			@ (mov r8, r8)
 80016f4:	200001c4 	.word	0x200001c4
 80016f8:	20000080 	.word	0x20000080
 80016fc:	20000100 	.word	0x20000100
 8001700:	20000094 	.word	0x20000094

08001704 <alarmHourInc>:

void alarmHourInc(void) {
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 8001708:	4b14      	ldr	r3, [pc, #80]	@ (800175c <alarmHourInc+0x58>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b0b      	cmp	r3, #11
 800170e:	d903      	bls.n	8001718 <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 8001710:	4b12      	ldr	r3, [pc, #72]	@ (800175c <alarmHourInc+0x58>)
 8001712:	2201      	movs	r2, #1
 8001714:	701a      	strb	r2, [r3, #0]
	}
	else {
		__NOP();
	}

}
 8001716:	e01e      	b.n	8001756 <alarmHourInc+0x52>
	else if(userAlarmTime.Hours == 11) {
 8001718:	4b10      	ldr	r3, [pc, #64]	@ (800175c <alarmHourInc+0x58>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b0b      	cmp	r3, #11
 800171e:	d10e      	bne.n	800173e <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001720:	4b0e      	ldr	r3, [pc, #56]	@ (800175c <alarmHourInc+0x58>)
 8001722:	78db      	ldrb	r3, [r3, #3]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d103      	bne.n	8001730 <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001728:	4b0c      	ldr	r3, [pc, #48]	@ (800175c <alarmHourInc+0x58>)
 800172a:	2201      	movs	r2, #1
 800172c:	70da      	strb	r2, [r3, #3]
 800172e:	e002      	b.n	8001736 <alarmHourInc+0x32>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001730:	4b0a      	ldr	r3, [pc, #40]	@ (800175c <alarmHourInc+0x58>)
 8001732:	2200      	movs	r2, #0
 8001734:	70da      	strb	r2, [r3, #3]
		userAlarmTime.Hours = 12;
 8001736:	4b09      	ldr	r3, [pc, #36]	@ (800175c <alarmHourInc+0x58>)
 8001738:	220c      	movs	r2, #12
 800173a:	701a      	strb	r2, [r3, #0]
}
 800173c:	e00b      	b.n	8001756 <alarmHourInc+0x52>
	else if(userAlarmTime.Hours < 11) {
 800173e:	4b07      	ldr	r3, [pc, #28]	@ (800175c <alarmHourInc+0x58>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b0a      	cmp	r3, #10
 8001744:	d806      	bhi.n	8001754 <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8001746:	4b05      	ldr	r3, [pc, #20]	@ (800175c <alarmHourInc+0x58>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	3301      	adds	r3, #1
 800174c:	b2da      	uxtb	r2, r3
 800174e:	4b03      	ldr	r3, [pc, #12]	@ (800175c <alarmHourInc+0x58>)
 8001750:	701a      	strb	r2, [r3, #0]
}
 8001752:	e000      	b.n	8001756 <alarmHourInc+0x52>
		__NOP();
 8001754:	46c0      	nop			@ (mov r8, r8)
}
 8001756:	46c0      	nop			@ (mov r8, r8)
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000098 	.word	0x20000098

08001760 <currHourInc>:

void currHourInc(void) {
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001764:	4a17      	ldr	r2, [pc, #92]	@ (80017c4 <currHourInc+0x64>)
 8001766:	4918      	ldr	r1, [pc, #96]	@ (80017c8 <currHourInc+0x68>)
 8001768:	4b18      	ldr	r3, [pc, #96]	@ (80017cc <currHourInc+0x6c>)
 800176a:	0018      	movs	r0, r3
 800176c:	f7ff f932 	bl	80009d4 <getRTCTime>

	if(currTime.Hours >= 12) {
 8001770:	4b15      	ldr	r3, [pc, #84]	@ (80017c8 <currHourInc+0x68>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b0b      	cmp	r3, #11
 8001776:	d903      	bls.n	8001780 <currHourInc+0x20>
		currTime.Hours = 1;
 8001778:	4b13      	ldr	r3, [pc, #76]	@ (80017c8 <currHourInc+0x68>)
 800177a:	2201      	movs	r2, #1
 800177c:	701a      	strb	r2, [r3, #0]
	}
	else {
		__NOP();
	}

}
 800177e:	e01e      	b.n	80017be <currHourInc+0x5e>
	else if(currTime.Hours == 11) {
 8001780:	4b11      	ldr	r3, [pc, #68]	@ (80017c8 <currHourInc+0x68>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b0b      	cmp	r3, #11
 8001786:	d10e      	bne.n	80017a6 <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001788:	4b0f      	ldr	r3, [pc, #60]	@ (80017c8 <currHourInc+0x68>)
 800178a:	78db      	ldrb	r3, [r3, #3]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d103      	bne.n	8001798 <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001790:	4b0d      	ldr	r3, [pc, #52]	@ (80017c8 <currHourInc+0x68>)
 8001792:	2201      	movs	r2, #1
 8001794:	70da      	strb	r2, [r3, #3]
 8001796:	e002      	b.n	800179e <currHourInc+0x3e>
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001798:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <currHourInc+0x68>)
 800179a:	2200      	movs	r2, #0
 800179c:	70da      	strb	r2, [r3, #3]
		currTime.Hours = 12;
 800179e:	4b0a      	ldr	r3, [pc, #40]	@ (80017c8 <currHourInc+0x68>)
 80017a0:	220c      	movs	r2, #12
 80017a2:	701a      	strb	r2, [r3, #0]
}
 80017a4:	e00b      	b.n	80017be <currHourInc+0x5e>
	else if(userAlarmTime.Hours < 11) {
 80017a6:	4b0a      	ldr	r3, [pc, #40]	@ (80017d0 <currHourInc+0x70>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b0a      	cmp	r3, #10
 80017ac:	d806      	bhi.n	80017bc <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 80017ae:	4b06      	ldr	r3, [pc, #24]	@ (80017c8 <currHourInc+0x68>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	3301      	adds	r3, #1
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	4b04      	ldr	r3, [pc, #16]	@ (80017c8 <currHourInc+0x68>)
 80017b8:	701a      	strb	r2, [r3, #0]
}
 80017ba:	e000      	b.n	80017be <currHourInc+0x5e>
		__NOP();
 80017bc:	46c0      	nop			@ (mov r8, r8)
}
 80017be:	46c0      	nop			@ (mov r8, r8)
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20000094 	.word	0x20000094
 80017c8:	20000080 	.word	0x20000080
 80017cc:	20000100 	.word	0x20000100
 80017d0:	20000098 	.word	0x20000098

080017d4 <alarmMinuteInc>:

void alarmMinuteInc(void) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 80017d8:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <alarmMinuteInc+0x38>)
 80017da:	785b      	ldrb	r3, [r3, #1]
 80017dc:	2b3a      	cmp	r3, #58	@ 0x3a
 80017de:	d905      	bls.n	80017ec <alarmMinuteInc+0x18>
		alarmHourInc();
 80017e0:	f7ff ff90 	bl	8001704 <alarmHourInc>
		userAlarmTime.Minutes = 0;
 80017e4:	4b09      	ldr	r3, [pc, #36]	@ (800180c <alarmMinuteInc+0x38>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	705a      	strb	r2, [r3, #1]
	}
	else {
		__NOP();
	}

}
 80017ea:	e00b      	b.n	8001804 <alarmMinuteInc+0x30>
	else if(userAlarmTime.Minutes < 59) {
 80017ec:	4b07      	ldr	r3, [pc, #28]	@ (800180c <alarmMinuteInc+0x38>)
 80017ee:	785b      	ldrb	r3, [r3, #1]
 80017f0:	2b3a      	cmp	r3, #58	@ 0x3a
 80017f2:	d806      	bhi.n	8001802 <alarmMinuteInc+0x2e>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 80017f4:	4b05      	ldr	r3, [pc, #20]	@ (800180c <alarmMinuteInc+0x38>)
 80017f6:	785b      	ldrb	r3, [r3, #1]
 80017f8:	3301      	adds	r3, #1
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	4b03      	ldr	r3, [pc, #12]	@ (800180c <alarmMinuteInc+0x38>)
 80017fe:	705a      	strb	r2, [r3, #1]
}
 8001800:	e000      	b.n	8001804 <alarmMinuteInc+0x30>
		__NOP();
 8001802:	46c0      	nop			@ (mov r8, r8)
}
 8001804:	46c0      	nop			@ (mov r8, r8)
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	46c0      	nop			@ (mov r8, r8)
 800180c:	20000098 	.word	0x20000098

08001810 <currMinuteInc>:

void currMinuteInc(void) {
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001814:	4a0f      	ldr	r2, [pc, #60]	@ (8001854 <currMinuteInc+0x44>)
 8001816:	4910      	ldr	r1, [pc, #64]	@ (8001858 <currMinuteInc+0x48>)
 8001818:	4b10      	ldr	r3, [pc, #64]	@ (800185c <currMinuteInc+0x4c>)
 800181a:	0018      	movs	r0, r3
 800181c:	f7ff f8da 	bl	80009d4 <getRTCTime>

	// If current time is going to rollover,
	// increment the hour and reset the minute.
	if(currTime.Minutes >= 59) {
 8001820:	4b0d      	ldr	r3, [pc, #52]	@ (8001858 <currMinuteInc+0x48>)
 8001822:	785b      	ldrb	r3, [r3, #1]
 8001824:	2b3a      	cmp	r3, #58	@ 0x3a
 8001826:	d905      	bls.n	8001834 <currMinuteInc+0x24>
		currHourInc();
 8001828:	f7ff ff9a 	bl	8001760 <currHourInc>
		currTime.Minutes = 0;
 800182c:	4b0a      	ldr	r3, [pc, #40]	@ (8001858 <currMinuteInc+0x48>)
 800182e:	2200      	movs	r2, #0
 8001830:	705a      	strb	r2, [r3, #1]
	}
	else {
		__NOP();
	}

}
 8001832:	e00b      	b.n	800184c <currMinuteInc+0x3c>
	else if(currTime.Minutes < 59) {
 8001834:	4b08      	ldr	r3, [pc, #32]	@ (8001858 <currMinuteInc+0x48>)
 8001836:	785b      	ldrb	r3, [r3, #1]
 8001838:	2b3a      	cmp	r3, #58	@ 0x3a
 800183a:	d806      	bhi.n	800184a <currMinuteInc+0x3a>
		currTime.Minutes = currTime.Minutes + 1;
 800183c:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <currMinuteInc+0x48>)
 800183e:	785b      	ldrb	r3, [r3, #1]
 8001840:	3301      	adds	r3, #1
 8001842:	b2da      	uxtb	r2, r3
 8001844:	4b04      	ldr	r3, [pc, #16]	@ (8001858 <currMinuteInc+0x48>)
 8001846:	705a      	strb	r2, [r3, #1]
}
 8001848:	e000      	b.n	800184c <currMinuteInc+0x3c>
		__NOP();
 800184a:	46c0      	nop			@ (mov r8, r8)
}
 800184c:	46c0      	nop			@ (mov r8, r8)
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	46c0      	nop			@ (mov r8, r8)
 8001854:	20000094 	.word	0x20000094
 8001858:	20000080 	.word	0x20000080
 800185c:	20000100 	.word	0x20000100

08001860 <dispError>:

void dispError(void) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8001866:	4b1c      	ldr	r3, [pc, #112]	@ (80018d8 <dispError+0x78>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	0018      	movs	r0, r3
 800186c:	f003 fbc0 	bl	8004ff0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001870:	4b19      	ldr	r3, [pc, #100]	@ (80018d8 <dispError+0x78>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	0018      	movs	r0, r3
 8001876:	f003 fb6f 	bl	8004f58 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800187a:	4b17      	ldr	r3, [pc, #92]	@ (80018d8 <dispError+0x78>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001882:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8001884:	1cfb      	adds	r3, r7, #3
 8001886:	2200      	movs	r2, #0
 8001888:	701a      	strb	r2, [r3, #0]


	do {

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 800188a:	4b13      	ldr	r3, [pc, #76]	@ (80018d8 <dispError+0x78>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	4a11      	ldr	r2, [pc, #68]	@ (80018dc <dispError+0x7c>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d9f6      	bls.n	800188a <dispError+0x2a>

			HAL_GPIO_TogglePin(alarmLEDPort, alarmLEDPin);
 800189c:	4b10      	ldr	r3, [pc, #64]	@ (80018e0 <dispError+0x80>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2280      	movs	r2, #128	@ 0x80
 80018a2:	0152      	lsls	r2, r2, #5
 80018a4:	0011      	movs	r1, r2
 80018a6:	0018      	movs	r0, r3
 80018a8:	f000 ff08 	bl	80026bc <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 80018ac:	4b0a      	ldr	r3, [pc, #40]	@ (80018d8 <dispError+0x78>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b4:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 80018b6:	1cfb      	adds	r3, r7, #3
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	1e5a      	subs	r2, r3, #1
 80018bc:	4193      	sbcs	r3, r2
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	2201      	movs	r2, #1
 80018c2:	4053      	eors	r3, r2
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	001a      	movs	r2, r3
 80018c8:	1cfb      	adds	r3, r7, #3
 80018ca:	701a      	strb	r2, [r3, #0]
 80018cc:	781a      	ldrb	r2, [r3, #0]
 80018ce:	2101      	movs	r1, #1
 80018d0:	400a      	ands	r2, r1
 80018d2:	701a      	strb	r2, [r3, #0]
		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 80018d4:	e7d9      	b.n	800188a <dispError+0x2a>
 80018d6:	46c0      	nop			@ (mov r8, r8)
 80018d8:	20000034 	.word	0x20000034
 80018dc:	00003ffe 	.word	0x00003ffe
 80018e0:	2000000c 	.word	0x2000000c

080018e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018e8:	b672      	cpsid	i
}
 80018ea:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018ec:	46c0      	nop			@ (mov r8, r8)
 80018ee:	e7fd      	b.n	80018ec <Error_Handler+0x8>

080018f0 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM_pass,
					uint32_t tim_PWM_CHANNEL_pass) {
 80018f0:	b5b0      	push	{r4, r5, r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	0005      	movs	r5, r0
 80018f8:	000c      	movs	r4, r1
 80018fa:	0010      	movs	r0, r2
 80018fc:	0019      	movs	r1, r3
 80018fe:	1dbb      	adds	r3, r7, #6
 8001900:	1c2a      	adds	r2, r5, #0
 8001902:	801a      	strh	r2, [r3, #0]
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	1c22      	adds	r2, r4, #0
 8001908:	801a      	strh	r2, [r3, #0]
 800190a:	1cbb      	adds	r3, r7, #2
 800190c:	1c02      	adds	r2, r0, #0
 800190e:	801a      	strh	r2, [r3, #0]
 8001910:	003b      	movs	r3, r7
 8001912:	1c0a      	adds	r2, r1, #0
 8001914:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 8001916:	4b7c      	ldr	r3, [pc, #496]	@ (8001b08 <sevSeg_Init+0x218>)
 8001918:	1dba      	adds	r2, r7, #6
 800191a:	8812      	ldrh	r2, [r2, #0]
 800191c:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 800191e:	4b7b      	ldr	r3, [pc, #492]	@ (8001b0c <sevSeg_Init+0x21c>)
 8001920:	1d3a      	adds	r2, r7, #4
 8001922:	8812      	ldrh	r2, [r2, #0]
 8001924:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 8001926:	4b7a      	ldr	r3, [pc, #488]	@ (8001b10 <sevSeg_Init+0x220>)
 8001928:	1cba      	adds	r2, r7, #2
 800192a:	8812      	ldrh	r2, [r2, #0]
 800192c:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 800192e:	4b79      	ldr	r3, [pc, #484]	@ (8001b14 <sevSeg_Init+0x224>)
 8001930:	003a      	movs	r2, r7
 8001932:	8812      	ldrh	r2, [r2, #0]
 8001934:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 8001936:	4a78      	ldr	r2, [pc, #480]	@ (8001b18 <sevSeg_Init+0x228>)
 8001938:	2330      	movs	r3, #48	@ 0x30
 800193a:	18fb      	adds	r3, r7, r3
 800193c:	881b      	ldrh	r3, [r3, #0]
 800193e:	8013      	strh	r3, [r2, #0]

	htim_PWM = *htim_PWM_pass;
 8001940:	4a76      	ldr	r2, [pc, #472]	@ (8001b1c <sevSeg_Init+0x22c>)
 8001942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001944:	0010      	movs	r0, r2
 8001946:	0019      	movs	r1, r3
 8001948:	234c      	movs	r3, #76	@ 0x4c
 800194a:	001a      	movs	r2, r3
 800194c:	f004 f984 	bl	8005c58 <memcpy>
	tim_PWM_CHANNEL_shift = tim_PWM_CHANNEL_pass;
 8001950:	4b73      	ldr	r3, [pc, #460]	@ (8001b20 <sevSeg_Init+0x230>)
 8001952:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001954:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 5; i++) {
 8001956:	2300      	movs	r3, #0
 8001958:	61fb      	str	r3, [r7, #28]
 800195a:	e00b      	b.n	8001974 <sevSeg_Init+0x84>
		portArray[i] = GPIOPortArray[i];
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001962:	18d3      	adds	r3, r2, r3
 8001964:	6819      	ldr	r1, [r3, #0]
 8001966:	4b6f      	ldr	r3, [pc, #444]	@ (8001b24 <sevSeg_Init+0x234>)
 8001968:	69fa      	ldr	r2, [r7, #28]
 800196a:	0092      	lsls	r2, r2, #2
 800196c:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	3301      	adds	r3, #1
 8001972:	61fb      	str	r3, [r7, #28]
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	2b04      	cmp	r3, #4
 8001978:	ddf0      	ble.n	800195c <sevSeg_Init+0x6c>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 800197a:	4b6a      	ldr	r3, [pc, #424]	@ (8001b24 <sevSeg_Init+0x234>)
 800197c:	6918      	ldr	r0, [r3, #16]
 800197e:	4b66      	ldr	r3, [pc, #408]	@ (8001b18 <sevSeg_Init+0x228>)
 8001980:	8819      	ldrh	r1, [r3, #0]
 8001982:	4b69      	ldr	r3, [pc, #420]	@ (8001b28 <sevSeg_Init+0x238>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	001a      	movs	r2, r3
 8001988:	f000 fe7b 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 800198c:	4b65      	ldr	r3, [pc, #404]	@ (8001b24 <sevSeg_Init+0x234>)
 800198e:	6918      	ldr	r0, [r3, #16]
 8001990:	4b61      	ldr	r3, [pc, #388]	@ (8001b18 <sevSeg_Init+0x228>)
 8001992:	8819      	ldrh	r1, [r3, #0]
 8001994:	4b64      	ldr	r3, [pc, #400]	@ (8001b28 <sevSeg_Init+0x238>)
 8001996:	785b      	ldrb	r3, [r3, #1]
 8001998:	001a      	movs	r2, r3
 800199a:	f000 fe72 	bl	8002682 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 800199e:	4b61      	ldr	r3, [pc, #388]	@ (8001b24 <sevSeg_Init+0x234>)
 80019a0:	6898      	ldr	r0, [r3, #8]
 80019a2:	4b5b      	ldr	r3, [pc, #364]	@ (8001b10 <sevSeg_Init+0x220>)
 80019a4:	8819      	ldrh	r1, [r3, #0]
 80019a6:	4b60      	ldr	r3, [pc, #384]	@ (8001b28 <sevSeg_Init+0x238>)
 80019a8:	785b      	ldrb	r3, [r3, #1]
 80019aa:	001a      	movs	r2, r3
 80019ac:	f000 fe69 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80019b0:	4b5c      	ldr	r3, [pc, #368]	@ (8001b24 <sevSeg_Init+0x234>)
 80019b2:	6898      	ldr	r0, [r3, #8]
 80019b4:	4b56      	ldr	r3, [pc, #344]	@ (8001b10 <sevSeg_Init+0x220>)
 80019b6:	8819      	ldrh	r1, [r3, #0]
 80019b8:	4b5b      	ldr	r3, [pc, #364]	@ (8001b28 <sevSeg_Init+0x238>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	001a      	movs	r2, r3
 80019be:	f000 fe60 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 80019c2:	4b58      	ldr	r3, [pc, #352]	@ (8001b24 <sevSeg_Init+0x234>)
 80019c4:	68d8      	ldr	r0, [r3, #12]
 80019c6:	4b53      	ldr	r3, [pc, #332]	@ (8001b14 <sevSeg_Init+0x224>)
 80019c8:	8819      	ldrh	r1, [r3, #0]
 80019ca:	4b57      	ldr	r3, [pc, #348]	@ (8001b28 <sevSeg_Init+0x238>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	001a      	movs	r2, r3
 80019d0:	f000 fe57 	bl	8002682 <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(50);
 80019d4:	2032      	movs	r0, #50	@ 0x32
 80019d6:	f000 f95d 	bl	8001c94 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 80019da:	2308      	movs	r3, #8
 80019dc:	18fb      	adds	r3, r7, r3
 80019de:	4a53      	ldr	r2, [pc, #332]	@ (8001b2c <sevSeg_Init+0x23c>)
 80019e0:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 80019e2:	2300      	movs	r3, #0
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	e038      	b.n	8001a5a <sevSeg_Init+0x16a>

		sendByte = hofSymb[i];
 80019e8:	231b      	movs	r3, #27
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	2208      	movs	r2, #8
 80019ee:	18b9      	adds	r1, r7, r2
 80019f0:	697a      	ldr	r2, [r7, #20]
 80019f2:	188a      	adds	r2, r1, r2
 80019f4:	7812      	ldrb	r2, [r2, #0]
 80019f6:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 80019f8:	2300      	movs	r3, #0
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	e027      	b.n	8001a4e <sevSeg_Init+0x15e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 80019fe:	4b49      	ldr	r3, [pc, #292]	@ (8001b24 <sevSeg_Init+0x234>)
 8001a00:	6818      	ldr	r0, [r3, #0]
 8001a02:	4b41      	ldr	r3, [pc, #260]	@ (8001b08 <sevSeg_Init+0x218>)
 8001a04:	8819      	ldrh	r1, [r3, #0]
 8001a06:	241b      	movs	r4, #27
 8001a08:	193b      	adds	r3, r7, r4
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	4013      	ands	r3, r2
 8001a10:	4a45      	ldr	r2, [pc, #276]	@ (8001b28 <sevSeg_Init+0x238>)
 8001a12:	5cd3      	ldrb	r3, [r2, r3]
 8001a14:	001a      	movs	r2, r3
 8001a16:	f000 fe34 	bl	8002682 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001a1a:	4b42      	ldr	r3, [pc, #264]	@ (8001b24 <sevSeg_Init+0x234>)
 8001a1c:	6858      	ldr	r0, [r3, #4]
 8001a1e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b0c <sevSeg_Init+0x21c>)
 8001a20:	8819      	ldrh	r1, [r3, #0]
 8001a22:	4b41      	ldr	r3, [pc, #260]	@ (8001b28 <sevSeg_Init+0x238>)
 8001a24:	785b      	ldrb	r3, [r3, #1]
 8001a26:	001a      	movs	r2, r3
 8001a28:	f000 fe2b 	bl	8002682 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001a2c:	4b3d      	ldr	r3, [pc, #244]	@ (8001b24 <sevSeg_Init+0x234>)
 8001a2e:	6858      	ldr	r0, [r3, #4]
 8001a30:	4b36      	ldr	r3, [pc, #216]	@ (8001b0c <sevSeg_Init+0x21c>)
 8001a32:	8819      	ldrh	r1, [r3, #0]
 8001a34:	4b3c      	ldr	r3, [pc, #240]	@ (8001b28 <sevSeg_Init+0x238>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	001a      	movs	r2, r3
 8001a3a:	f000 fe22 	bl	8002682 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001a3e:	193b      	adds	r3, r7, r4
 8001a40:	193a      	adds	r2, r7, r4
 8001a42:	7812      	ldrb	r2, [r2, #0]
 8001a44:	0852      	lsrs	r2, r2, #1
 8001a46:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	613b      	str	r3, [r7, #16]
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	2b07      	cmp	r3, #7
 8001a52:	ddd4      	ble.n	80019fe <sevSeg_Init+0x10e>
	for(int i = 0; i <= 3; i++) {
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	3301      	adds	r3, #1
 8001a58:	617b      	str	r3, [r7, #20]
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	2b03      	cmp	r3, #3
 8001a5e:	ddc3      	ble.n	80019e8 <sevSeg_Init+0xf8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001a60:	4b30      	ldr	r3, [pc, #192]	@ (8001b24 <sevSeg_Init+0x234>)
 8001a62:	6898      	ldr	r0, [r3, #8]
 8001a64:	4b2a      	ldr	r3, [pc, #168]	@ (8001b10 <sevSeg_Init+0x220>)
 8001a66:	8819      	ldrh	r1, [r3, #0]
 8001a68:	4b2f      	ldr	r3, [pc, #188]	@ (8001b28 <sevSeg_Init+0x238>)
 8001a6a:	785b      	ldrb	r3, [r3, #1]
 8001a6c:	001a      	movs	r2, r3
 8001a6e:	f000 fe08 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001a72:	4b2c      	ldr	r3, [pc, #176]	@ (8001b24 <sevSeg_Init+0x234>)
 8001a74:	6898      	ldr	r0, [r3, #8]
 8001a76:	4b26      	ldr	r3, [pc, #152]	@ (8001b10 <sevSeg_Init+0x220>)
 8001a78:	8819      	ldrh	r1, [r3, #0]
 8001a7a:	4b2b      	ldr	r3, [pc, #172]	@ (8001b28 <sevSeg_Init+0x238>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	001a      	movs	r2, r3
 8001a80:	f000 fdff 	bl	8002682 <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 8001a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a86:	0018      	movs	r0, r3
 8001a88:	f003 fab2 	bl	8004ff0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 8001a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f003 fa62 	bl	8004f58 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 8001a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a9a:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 4)){
 8001a9c:	46c0      	nop			@ (mov r8, r8)
 8001a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	1ad2      	subs	r2, r2, r3
 8001aa8:	2380      	movs	r3, #128	@ 0x80
 8001aaa:	01db      	lsls	r3, r3, #7
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d3f6      	bcc.n	8001a9e <sevSeg_Init+0x1ae>
//		timerVal = __HAL_TIM_GET_COUNTER(htim);
	}

	HAL_TIM_Base_Stop(htim);
 8001ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	f003 fa9c 	bl	8004ff0 <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b24 <sevSeg_Init+0x234>)
 8001aba:	6918      	ldr	r0, [r3, #16]
 8001abc:	4b16      	ldr	r3, [pc, #88]	@ (8001b18 <sevSeg_Init+0x228>)
 8001abe:	8819      	ldrh	r1, [r3, #0]
 8001ac0:	4b19      	ldr	r3, [pc, #100]	@ (8001b28 <sevSeg_Init+0x238>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	001a      	movs	r2, r3
 8001ac6:	f000 fddc 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001aca:	4b16      	ldr	r3, [pc, #88]	@ (8001b24 <sevSeg_Init+0x234>)
 8001acc:	6918      	ldr	r0, [r3, #16]
 8001ace:	4b12      	ldr	r3, [pc, #72]	@ (8001b18 <sevSeg_Init+0x228>)
 8001ad0:	8819      	ldrh	r1, [r3, #0]
 8001ad2:	4b15      	ldr	r3, [pc, #84]	@ (8001b28 <sevSeg_Init+0x238>)
 8001ad4:	785b      	ldrb	r3, [r3, #1]
 8001ad6:	001a      	movs	r2, r3
 8001ad8:	f000 fdd3 	bl	8002682 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001adc:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <sevSeg_Init+0x234>)
 8001ade:	6898      	ldr	r0, [r3, #8]
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b10 <sevSeg_Init+0x220>)
 8001ae2:	8819      	ldrh	r1, [r3, #0]
 8001ae4:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <sevSeg_Init+0x238>)
 8001ae6:	785b      	ldrb	r3, [r3, #1]
 8001ae8:	001a      	movs	r2, r3
 8001aea:	f000 fdca 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001aee:	4b0d      	ldr	r3, [pc, #52]	@ (8001b24 <sevSeg_Init+0x234>)
 8001af0:	6898      	ldr	r0, [r3, #8]
 8001af2:	4b07      	ldr	r3, [pc, #28]	@ (8001b10 <sevSeg_Init+0x220>)
 8001af4:	8819      	ldrh	r1, [r3, #0]
 8001af6:	4b0c      	ldr	r3, [pc, #48]	@ (8001b28 <sevSeg_Init+0x238>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	001a      	movs	r2, r3
 8001afc:	f000 fdc1 	bl	8002682 <HAL_GPIO_WritePin>

}
 8001b00:	46c0      	nop			@ (mov r8, r8)
 8001b02:	46bd      	mov	sp, r7
 8001b04:	b008      	add	sp, #32
 8001b06:	bdb0      	pop	{r4, r5, r7, pc}
 8001b08:	200001dc 	.word	0x200001dc
 8001b0c:	200001de 	.word	0x200001de
 8001b10:	200001e0 	.word	0x200001e0
 8001b14:	200001e2 	.word	0x200001e2
 8001b18:	200001e4 	.word	0x200001e4
 8001b1c:	200001e8 	.word	0x200001e8
 8001b20:	20000234 	.word	0x20000234
 8001b24:	2000003c 	.word	0x2000003c
 8001b28:	20000050 	.word	0x20000050
 8001b2c:	471d3700 	.word	0x471d3700

08001b30 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 8001b30:	b590      	push	{r4, r7, lr}
 8001b32:	b087      	sub	sp, #28
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	210a      	movs	r1, #10
 8001b3e:	0018      	movs	r0, r3
 8001b40:	f7fe fae0 	bl	8000104 <__udivsi3>
 8001b44:	0003      	movs	r3, r0
 8001b46:	b2da      	uxtb	r2, r3
 8001b48:	2408      	movs	r4, #8
 8001b4a:	193b      	adds	r3, r7, r4
 8001b4c:	701a      	strb	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	210a      	movs	r1, #10
 8001b54:	0018      	movs	r0, r3
 8001b56:	f7fe fb5b 	bl	8000210 <__aeabi_uidivmod>
 8001b5a:	000b      	movs	r3, r1
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	193b      	adds	r3, r7, r4
 8001b60:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001b66:	210a      	movs	r1, #10
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f7fe facb 	bl	8000104 <__udivsi3>
 8001b6e:	0003      	movs	r3, r0
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	193b      	adds	r3, r7, r4
 8001b74:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001b7a:	210a      	movs	r1, #10
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	f7fe fb47 	bl	8000210 <__aeabi_uidivmod>
 8001b82:	000b      	movs	r3, r1
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	193b      	adds	r3, r7, r4
 8001b88:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 8001b8a:	2116      	movs	r1, #22
 8001b8c:	187b      	adds	r3, r7, r1
 8001b8e:	2200      	movs	r2, #0
 8001b90:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	78db      	ldrb	r3, [r3, #3]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d102      	bne.n	8001ba0 <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 8001b9a:	187b      	adds	r3, r7, r1
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	e04f      	b.n	8001c46 <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 8001ba6:	2308      	movs	r3, #8
 8001ba8:	18fa      	adds	r2, r7, r3
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	18d3      	adds	r3, r2, r3
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	0019      	movs	r1, r3
 8001bb2:	2417      	movs	r4, #23
 8001bb4:	193b      	adds	r3, r7, r4
 8001bb6:	4a30      	ldr	r2, [pc, #192]	@ (8001c78 <sevSeg_updateDigits+0x148>)
 8001bb8:	5c52      	ldrb	r2, [r2, r1]
 8001bba:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d110      	bne.n	8001be4 <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	210a      	movs	r1, #10
 8001bc8:	0018      	movs	r0, r3
 8001bca:	f7fe fa9b 	bl	8000104 <__udivsi3>
 8001bce:	0003      	movs	r3, r0
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	001a      	movs	r2, r3
 8001bd4:	2316      	movs	r3, #22
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	18d2      	adds	r2, r2, r3
 8001bdc:	193b      	adds	r3, r7, r4
 8001bde:	4927      	ldr	r1, [pc, #156]	@ (8001c7c <sevSeg_updateDigits+0x14c>)
 8001be0:	5c8a      	ldrb	r2, [r1, r2]
 8001be2:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	e027      	b.n	8001c3a <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001bea:	4b25      	ldr	r3, [pc, #148]	@ (8001c80 <sevSeg_updateDigits+0x150>)
 8001bec:	6818      	ldr	r0, [r3, #0]
 8001bee:	4b25      	ldr	r3, [pc, #148]	@ (8001c84 <sevSeg_updateDigits+0x154>)
 8001bf0:	8819      	ldrh	r1, [r3, #0]
 8001bf2:	2417      	movs	r4, #23
 8001bf4:	193b      	adds	r3, r7, r4
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	4a22      	ldr	r2, [pc, #136]	@ (8001c88 <sevSeg_updateDigits+0x158>)
 8001bfe:	5cd3      	ldrb	r3, [r2, r3]
 8001c00:	001a      	movs	r2, r3
 8001c02:	f000 fd3e 	bl	8002682 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001c06:	4b1e      	ldr	r3, [pc, #120]	@ (8001c80 <sevSeg_updateDigits+0x150>)
 8001c08:	6858      	ldr	r0, [r3, #4]
 8001c0a:	4b20      	ldr	r3, [pc, #128]	@ (8001c8c <sevSeg_updateDigits+0x15c>)
 8001c0c:	8819      	ldrh	r1, [r3, #0]
 8001c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001c88 <sevSeg_updateDigits+0x158>)
 8001c10:	785b      	ldrb	r3, [r3, #1]
 8001c12:	001a      	movs	r2, r3
 8001c14:	f000 fd35 	bl	8002682 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001c18:	4b19      	ldr	r3, [pc, #100]	@ (8001c80 <sevSeg_updateDigits+0x150>)
 8001c1a:	6858      	ldr	r0, [r3, #4]
 8001c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c8c <sevSeg_updateDigits+0x15c>)
 8001c1e:	8819      	ldrh	r1, [r3, #0]
 8001c20:	4b19      	ldr	r3, [pc, #100]	@ (8001c88 <sevSeg_updateDigits+0x158>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	001a      	movs	r2, r3
 8001c26:	f000 fd2c 	bl	8002682 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001c2a:	193b      	adds	r3, r7, r4
 8001c2c:	193a      	adds	r2, r7, r4
 8001c2e:	7812      	ldrb	r2, [r2, #0]
 8001c30:	0852      	lsrs	r2, r2, #1
 8001c32:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	3301      	adds	r3, #1
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2b07      	cmp	r3, #7
 8001c3e:	ddd4      	ble.n	8001bea <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	3301      	adds	r3, #1
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	ddac      	ble.n	8001ba6 <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c80 <sevSeg_updateDigits+0x150>)
 8001c4e:	6898      	ldr	r0, [r3, #8]
 8001c50:	4b0f      	ldr	r3, [pc, #60]	@ (8001c90 <sevSeg_updateDigits+0x160>)
 8001c52:	8819      	ldrh	r1, [r3, #0]
 8001c54:	4b0c      	ldr	r3, [pc, #48]	@ (8001c88 <sevSeg_updateDigits+0x158>)
 8001c56:	785b      	ldrb	r3, [r3, #1]
 8001c58:	001a      	movs	r2, r3
 8001c5a:	f000 fd12 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001c5e:	4b08      	ldr	r3, [pc, #32]	@ (8001c80 <sevSeg_updateDigits+0x150>)
 8001c60:	6898      	ldr	r0, [r3, #8]
 8001c62:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <sevSeg_updateDigits+0x160>)
 8001c64:	8819      	ldrh	r1, [r3, #0]
 8001c66:	4b08      	ldr	r3, [pc, #32]	@ (8001c88 <sevSeg_updateDigits+0x158>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	001a      	movs	r2, r3
 8001c6c:	f000 fd09 	bl	8002682 <HAL_GPIO_WritePin>

	return;
 8001c70:	46c0      	nop			@ (mov r8, r8)

}
 8001c72:	46bd      	mov	sp, r7
 8001c74:	b007      	add	sp, #28
 8001c76:	bd90      	pop	{r4, r7, pc}
 8001c78:	08005cac 	.word	0x08005cac
 8001c7c:	08005cb8 	.word	0x08005cb8
 8001c80:	2000003c 	.word	0x2000003c
 8001c84:	200001dc 	.word	0x200001dc
 8001c88:	20000050 	.word	0x20000050
 8001c8c:	200001de 	.word	0x200001de
 8001c90:	200001e0 	.word	0x200001e0

08001c94 <sevSeg_setIntensity>:

void sevSeg_setIntensity(uint16_t dutyCycle) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	1dbb      	adds	r3, r7, #6
 8001c9e:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim_PWM, tim_PWM_CHANNEL_shift, dutyCycle);
 8001ca0:	4b20      	ldr	r3, [pc, #128]	@ (8001d24 <sevSeg_setIntensity+0x90>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d105      	bne.n	8001cb4 <sevSeg_setIntensity+0x20>
 8001ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d28 <sevSeg_setIntensity+0x94>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	1dba      	adds	r2, r7, #6
 8001cae:	8812      	ldrh	r2, [r2, #0]
 8001cb0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001cb2:	e02c      	b.n	8001d0e <sevSeg_setIntensity+0x7a>
 8001cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d24 <sevSeg_setIntensity+0x90>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2b04      	cmp	r3, #4
 8001cba:	d105      	bne.n	8001cc8 <sevSeg_setIntensity+0x34>
 8001cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d28 <sevSeg_setIntensity+0x94>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	1dbb      	adds	r3, r7, #6
 8001cc2:	881b      	ldrh	r3, [r3, #0]
 8001cc4:	6393      	str	r3, [r2, #56]	@ 0x38
 8001cc6:	e022      	b.n	8001d0e <sevSeg_setIntensity+0x7a>
 8001cc8:	4b16      	ldr	r3, [pc, #88]	@ (8001d24 <sevSeg_setIntensity+0x90>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2b08      	cmp	r3, #8
 8001cce:	d105      	bne.n	8001cdc <sevSeg_setIntensity+0x48>
 8001cd0:	4b15      	ldr	r3, [pc, #84]	@ (8001d28 <sevSeg_setIntensity+0x94>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	1dbb      	adds	r3, r7, #6
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001cda:	e018      	b.n	8001d0e <sevSeg_setIntensity+0x7a>
 8001cdc:	4b11      	ldr	r3, [pc, #68]	@ (8001d24 <sevSeg_setIntensity+0x90>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2b0c      	cmp	r3, #12
 8001ce2:	d105      	bne.n	8001cf0 <sevSeg_setIntensity+0x5c>
 8001ce4:	4b10      	ldr	r3, [pc, #64]	@ (8001d28 <sevSeg_setIntensity+0x94>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	1dbb      	adds	r3, r7, #6
 8001cea:	881b      	ldrh	r3, [r3, #0]
 8001cec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cee:	e00e      	b.n	8001d0e <sevSeg_setIntensity+0x7a>
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d24 <sevSeg_setIntensity+0x90>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2b10      	cmp	r3, #16
 8001cf6:	d105      	bne.n	8001d04 <sevSeg_setIntensity+0x70>
 8001cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d28 <sevSeg_setIntensity+0x94>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	1dbb      	adds	r3, r7, #6
 8001cfe:	881b      	ldrh	r3, [r3, #0]
 8001d00:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d02:	e004      	b.n	8001d0e <sevSeg_setIntensity+0x7a>
 8001d04:	4b08      	ldr	r3, [pc, #32]	@ (8001d28 <sevSeg_setIntensity+0x94>)
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	1dbb      	adds	r3, r7, #6
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(&htim_PWM, tim_PWM_CHANNEL_shift);
 8001d0e:	4b05      	ldr	r3, [pc, #20]	@ (8001d24 <sevSeg_setIntensity+0x90>)
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	4b05      	ldr	r3, [pc, #20]	@ (8001d28 <sevSeg_setIntensity+0x94>)
 8001d14:	0011      	movs	r1, r2
 8001d16:	0018      	movs	r0, r3
 8001d18:	f003 f9e8 	bl	80050ec <HAL_TIM_PWM_Start>

}
 8001d1c:	46c0      	nop			@ (mov r8, r8)
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	b002      	add	sp, #8
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20000234 	.word	0x20000234
 8001d28:	200001e8 	.word	0x200001e8

08001d2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d32:	4b13      	ldr	r3, [pc, #76]	@ (8001d80 <HAL_MspInit+0x54>)
 8001d34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d36:	4b12      	ldr	r3, [pc, #72]	@ (8001d80 <HAL_MspInit+0x54>)
 8001d38:	2101      	movs	r1, #1
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d3e:	4b10      	ldr	r3, [pc, #64]	@ (8001d80 <HAL_MspInit+0x54>)
 8001d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d42:	2201      	movs	r2, #1
 8001d44:	4013      	ands	r3, r2
 8001d46:	607b      	str	r3, [r7, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d80 <HAL_MspInit+0x54>)
 8001d4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d80 <HAL_MspInit+0x54>)
 8001d50:	2180      	movs	r1, #128	@ 0x80
 8001d52:	0549      	lsls	r1, r1, #21
 8001d54:	430a      	orrs	r2, r1
 8001d56:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d58:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <HAL_MspInit+0x54>)
 8001d5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d5c:	2380      	movs	r3, #128	@ 0x80
 8001d5e:	055b      	lsls	r3, r3, #21
 8001d60:	4013      	ands	r3, r2
 8001d62:	603b      	str	r3, [r7, #0]
 8001d64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001d66:	2200      	movs	r2, #0
 8001d68:	2100      	movs	r1, #0
 8001d6a:	2004      	movs	r0, #4
 8001d6c:	f000 fad6 	bl	800231c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001d70:	2004      	movs	r0, #4
 8001d72:	f000 fae8 	bl	8002346 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d76:	46c0      	nop			@ (mov r8, r8)
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	b002      	add	sp, #8
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	46c0      	nop			@ (mov r8, r8)
 8001d80:	40021000 	.word	0x40021000

08001d84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d84:	b590      	push	{r4, r7, lr}
 8001d86:	b095      	sub	sp, #84	@ 0x54
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d8c:	233c      	movs	r3, #60	@ 0x3c
 8001d8e:	18fb      	adds	r3, r7, r3
 8001d90:	0018      	movs	r0, r3
 8001d92:	2314      	movs	r3, #20
 8001d94:	001a      	movs	r2, r3
 8001d96:	2100      	movs	r1, #0
 8001d98:	f003 ff32 	bl	8005c00 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d9c:	2414      	movs	r4, #20
 8001d9e:	193b      	adds	r3, r7, r4
 8001da0:	0018      	movs	r0, r3
 8001da2:	2328      	movs	r3, #40	@ 0x28
 8001da4:	001a      	movs	r2, r3
 8001da6:	2100      	movs	r1, #0
 8001da8:	f003 ff2a 	bl	8005c00 <memset>
  if(hi2c->Instance==I2C1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a22      	ldr	r2, [pc, #136]	@ (8001e3c <HAL_I2C_MspInit+0xb8>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d13d      	bne.n	8001e32 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001db6:	193b      	adds	r3, r7, r4
 8001db8:	2220      	movs	r2, #32
 8001dba:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001dbc:	193b      	adds	r3, r7, r4
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dc2:	193b      	adds	r3, r7, r4
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	f002 f80f 	bl	8003de8 <HAL_RCCEx_PeriphCLKConfig>
 8001dca:	1e03      	subs	r3, r0, #0
 8001dcc:	d001      	beq.n	8001dd2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001dce:	f7ff fd89 	bl	80018e4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e40 <HAL_I2C_MspInit+0xbc>)
 8001dd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001dd6:	4b1a      	ldr	r3, [pc, #104]	@ (8001e40 <HAL_I2C_MspInit+0xbc>)
 8001dd8:	2102      	movs	r1, #2
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dde:	4b18      	ldr	r3, [pc, #96]	@ (8001e40 <HAL_I2C_MspInit+0xbc>)
 8001de0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001de2:	2202      	movs	r2, #2
 8001de4:	4013      	ands	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
 8001de8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dea:	213c      	movs	r1, #60	@ 0x3c
 8001dec:	187b      	adds	r3, r7, r1
 8001dee:	22c0      	movs	r2, #192	@ 0xc0
 8001df0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001df2:	187b      	adds	r3, r7, r1
 8001df4:	2212      	movs	r2, #18
 8001df6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	187b      	adds	r3, r7, r1
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfe:	187b      	adds	r3, r7, r1
 8001e00:	2200      	movs	r2, #0
 8001e02:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001e04:	187b      	adds	r3, r7, r1
 8001e06:	2206      	movs	r2, #6
 8001e08:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e0a:	187b      	adds	r3, r7, r1
 8001e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e44 <HAL_I2C_MspInit+0xc0>)
 8001e0e:	0019      	movs	r1, r3
 8001e10:	0010      	movs	r0, r2
 8001e12:	f000 fab5 	bl	8002380 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e16:	4b0a      	ldr	r3, [pc, #40]	@ (8001e40 <HAL_I2C_MspInit+0xbc>)
 8001e18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e1a:	4b09      	ldr	r3, [pc, #36]	@ (8001e40 <HAL_I2C_MspInit+0xbc>)
 8001e1c:	2180      	movs	r1, #128	@ 0x80
 8001e1e:	0389      	lsls	r1, r1, #14
 8001e20:	430a      	orrs	r2, r1
 8001e22:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e24:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <HAL_I2C_MspInit+0xbc>)
 8001e26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e28:	2380      	movs	r3, #128	@ 0x80
 8001e2a:	039b      	lsls	r3, r3, #14
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	60fb      	str	r3, [r7, #12]
 8001e30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e32:	46c0      	nop			@ (mov r8, r8)
 8001e34:	46bd      	mov	sp, r7
 8001e36:	b015      	add	sp, #84	@ 0x54
 8001e38:	bd90      	pop	{r4, r7, pc}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	40005400 	.word	0x40005400
 8001e40:	40021000 	.word	0x40021000
 8001e44:	50000400 	.word	0x50000400

08001e48 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001e48:	b590      	push	{r4, r7, lr}
 8001e4a:	b08f      	sub	sp, #60	@ 0x3c
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e50:	2410      	movs	r4, #16
 8001e52:	193b      	adds	r3, r7, r4
 8001e54:	0018      	movs	r0, r3
 8001e56:	2328      	movs	r3, #40	@ 0x28
 8001e58:	001a      	movs	r2, r3
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	f003 fed0 	bl	8005c00 <memset>
  if(hrtc->Instance==RTC)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a19      	ldr	r2, [pc, #100]	@ (8001ecc <HAL_RTC_MspInit+0x84>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d12c      	bne.n	8001ec4 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001e6a:	193b      	adds	r3, r7, r4
 8001e6c:	2280      	movs	r2, #128	@ 0x80
 8001e6e:	0292      	lsls	r2, r2, #10
 8001e70:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001e72:	193b      	adds	r3, r7, r4
 8001e74:	2280      	movs	r2, #128	@ 0x80
 8001e76:	0052      	lsls	r2, r2, #1
 8001e78:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e7a:	193b      	adds	r3, r7, r4
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f001 ffb3 	bl	8003de8 <HAL_RCCEx_PeriphCLKConfig>
 8001e82:	1e03      	subs	r3, r0, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001e86:	f7ff fd2d 	bl	80018e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e8a:	4b11      	ldr	r3, [pc, #68]	@ (8001ed0 <HAL_RTC_MspInit+0x88>)
 8001e8c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <HAL_RTC_MspInit+0x88>)
 8001e90:	2180      	movs	r1, #128	@ 0x80
 8001e92:	0209      	lsls	r1, r1, #8
 8001e94:	430a      	orrs	r2, r1
 8001e96:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001e98:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed0 <HAL_RTC_MspInit+0x88>)
 8001e9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <HAL_RTC_MspInit+0x88>)
 8001e9e:	2180      	movs	r1, #128	@ 0x80
 8001ea0:	00c9      	lsls	r1, r1, #3
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed0 <HAL_RTC_MspInit+0x88>)
 8001ea8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001eaa:	2380      	movs	r3, #128	@ 0x80
 8001eac:	00db      	lsls	r3, r3, #3
 8001eae:	4013      	ands	r3, r2
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	2002      	movs	r0, #2
 8001eba:	f000 fa2f 	bl	800231c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8001ebe:	2002      	movs	r0, #2
 8001ec0:	f000 fa41 	bl	8002346 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001ec4:	46c0      	nop			@ (mov r8, r8)
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	b00f      	add	sp, #60	@ 0x3c
 8001eca:	bd90      	pop	{r4, r7, pc}
 8001ecc:	40002800 	.word	0x40002800
 8001ed0:	40021000 	.word	0x40021000

08001ed4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	2380      	movs	r3, #128	@ 0x80
 8001ee2:	05db      	lsls	r3, r3, #23
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d10b      	bne.n	8001f00 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ee8:	4b07      	ldr	r3, [pc, #28]	@ (8001f08 <HAL_TIM_PWM_MspInit+0x34>)
 8001eea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001eec:	4b06      	ldr	r3, [pc, #24]	@ (8001f08 <HAL_TIM_PWM_MspInit+0x34>)
 8001eee:	2101      	movs	r1, #1
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ef4:	4b04      	ldr	r3, [pc, #16]	@ (8001f08 <HAL_TIM_PWM_MspInit+0x34>)
 8001ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ef8:	2201      	movs	r2, #1
 8001efa:	4013      	ands	r3, r2
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001f00:	46c0      	nop			@ (mov r8, r8)
 8001f02:	46bd      	mov	sp, r7
 8001f04:	b004      	add	sp, #16
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40021000 	.word	0x40021000

08001f0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a0a      	ldr	r2, [pc, #40]	@ (8001f44 <HAL_TIM_Base_MspInit+0x38>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d10d      	bne.n	8001f3a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f48 <HAL_TIM_Base_MspInit+0x3c>)
 8001f20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f22:	4b09      	ldr	r3, [pc, #36]	@ (8001f48 <HAL_TIM_Base_MspInit+0x3c>)
 8001f24:	2180      	movs	r1, #128	@ 0x80
 8001f26:	0209      	lsls	r1, r1, #8
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f2c:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <HAL_TIM_Base_MspInit+0x3c>)
 8001f2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f30:	2380      	movs	r3, #128	@ 0x80
 8001f32:	021b      	lsls	r3, r3, #8
 8001f34:	4013      	ands	r3, r2
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001f3a:	46c0      	nop			@ (mov r8, r8)
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	b004      	add	sp, #16
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	46c0      	nop			@ (mov r8, r8)
 8001f44:	40002000 	.word	0x40002000
 8001f48:	40021000 	.word	0x40021000

08001f4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f4c:	b590      	push	{r4, r7, lr}
 8001f4e:	b089      	sub	sp, #36	@ 0x24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	240c      	movs	r4, #12
 8001f56:	193b      	adds	r3, r7, r4
 8001f58:	0018      	movs	r0, r3
 8001f5a:	2314      	movs	r3, #20
 8001f5c:	001a      	movs	r2, r3
 8001f5e:	2100      	movs	r1, #0
 8001f60:	f003 fe4e 	bl	8005c00 <memset>
  if(htim->Instance==TIM2)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	2380      	movs	r3, #128	@ 0x80
 8001f6a:	05db      	lsls	r3, r3, #23
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d121      	bne.n	8001fb4 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f70:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <HAL_TIM_MspPostInit+0x70>)
 8001f72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <HAL_TIM_MspPostInit+0x70>)
 8001f76:	2104      	movs	r1, #4
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fbc <HAL_TIM_MspPostInit+0x70>)
 8001f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f80:	2204      	movs	r2, #4
 8001f82:	4013      	ands	r3, r2
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 8001f88:	0021      	movs	r1, r4
 8001f8a:	187b      	adds	r3, r7, r1
 8001f8c:	2240      	movs	r2, #64	@ 0x40
 8001f8e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f90:	187b      	adds	r3, r7, r1
 8001f92:	2202      	movs	r2, #2
 8001f94:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	187b      	adds	r3, r7, r1
 8001f98:	2200      	movs	r2, #0
 8001f9a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9c:	187b      	adds	r3, r7, r1
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001fa2:	187b      	adds	r3, r7, r1
 8001fa4:	2202      	movs	r2, #2
 8001fa6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 8001fa8:	187b      	adds	r3, r7, r1
 8001faa:	4a05      	ldr	r2, [pc, #20]	@ (8001fc0 <HAL_TIM_MspPostInit+0x74>)
 8001fac:	0019      	movs	r1, r3
 8001fae:	0010      	movs	r0, r2
 8001fb0:	f000 f9e6 	bl	8002380 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001fb4:	46c0      	nop			@ (mov r8, r8)
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	b009      	add	sp, #36	@ 0x24
 8001fba:	bd90      	pop	{r4, r7, pc}
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	50000800 	.word	0x50000800

08001fc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fc8:	46c0      	nop			@ (mov r8, r8)
 8001fca:	e7fd      	b.n	8001fc8 <NMI_Handler+0x4>

08001fcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fd0:	46c0      	nop			@ (mov r8, r8)
 8001fd2:	e7fd      	b.n	8001fd0 <HardFault_Handler+0x4>

08001fd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001fd8:	46c0      	nop			@ (mov r8, r8)
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe2:	46c0      	nop			@ (mov r8, r8)
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fec:	f000 f8ce 	bl	800218c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff0:	46c0      	nop			@ (mov r8, r8)
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
	...

08001ff8 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001ffc:	4b03      	ldr	r3, [pc, #12]	@ (800200c <RTC_TAMP_IRQHandler+0x14>)
 8001ffe:	0018      	movs	r0, r3
 8002000:	f002 fd70 	bl	8004ae4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8002004:	46c0      	nop			@ (mov r8, r8)
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	46c0      	nop			@ (mov r8, r8)
 800200c:	20000100 	.word	0x20000100

08002010 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002014:	46c0      	nop			@ (mov r8, r8)
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 800201e:	2001      	movs	r0, #1
 8002020:	f000 fb68 	bl	80026f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 8002024:	2002      	movs	r0, #2
 8002026:	f000 fb65 	bl	80026f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800202a:	46c0      	nop			@ (mov r8, r8)
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 8002034:	2004      	movs	r0, #4
 8002036:	f000 fb5d 	bl	80026f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 800203a:	2008      	movs	r0, #8
 800203c:	f000 fb5a 	bl	80026f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002040:	46c0      	nop			@ (mov r8, r8)
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 800204a:	2380      	movs	r3, #128	@ 0x80
 800204c:	021b      	lsls	r3, r3, #8
 800204e:	0018      	movs	r0, r3
 8002050:	f000 fb50 	bl	80026f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002054:	46c0      	nop			@ (mov r8, r8)
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800205e:	46c0      	nop			@ (mov r8, r8)
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002064:	480d      	ldr	r0, [pc, #52]	@ (800209c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002066:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002068:	f7ff fff7 	bl	800205a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800206c:	480c      	ldr	r0, [pc, #48]	@ (80020a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800206e:	490d      	ldr	r1, [pc, #52]	@ (80020a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002070:	4a0d      	ldr	r2, [pc, #52]	@ (80020a8 <LoopForever+0xe>)
  movs r3, #0
 8002072:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002074:	e002      	b.n	800207c <LoopCopyDataInit>

08002076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800207a:	3304      	adds	r3, #4

0800207c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800207c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800207e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002080:	d3f9      	bcc.n	8002076 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002082:	4a0a      	ldr	r2, [pc, #40]	@ (80020ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8002084:	4c0a      	ldr	r4, [pc, #40]	@ (80020b0 <LoopForever+0x16>)
  movs r3, #0
 8002086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002088:	e001      	b.n	800208e <LoopFillZerobss>

0800208a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800208a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800208c:	3204      	adds	r2, #4

0800208e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800208e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002090:	d3fb      	bcc.n	800208a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002092:	f003 fdbd 	bl	8005c10 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002096:	f7fe fcb3 	bl	8000a00 <main>

0800209a <LoopForever>:

LoopForever:
  b LoopForever
 800209a:	e7fe      	b.n	800209a <LoopForever>
  ldr   r0, =_estack
 800209c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80020a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020a4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80020a8:	08005d58 	.word	0x08005d58
  ldr r2, =_sbss
 80020ac:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80020b0:	2000023c 	.word	0x2000023c

080020b4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020b4:	e7fe      	b.n	80020b4 <ADC1_IRQHandler>
	...

080020b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020be:	1dfb      	adds	r3, r7, #7
 80020c0:	2200      	movs	r2, #0
 80020c2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020c4:	4b0b      	ldr	r3, [pc, #44]	@ (80020f4 <HAL_Init+0x3c>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	4b0a      	ldr	r3, [pc, #40]	@ (80020f4 <HAL_Init+0x3c>)
 80020ca:	2180      	movs	r1, #128	@ 0x80
 80020cc:	0049      	lsls	r1, r1, #1
 80020ce:	430a      	orrs	r2, r1
 80020d0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020d2:	2003      	movs	r0, #3
 80020d4:	f000 f810 	bl	80020f8 <HAL_InitTick>
 80020d8:	1e03      	subs	r3, r0, #0
 80020da:	d003      	beq.n	80020e4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80020dc:	1dfb      	adds	r3, r7, #7
 80020de:	2201      	movs	r2, #1
 80020e0:	701a      	strb	r2, [r3, #0]
 80020e2:	e001      	b.n	80020e8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80020e4:	f7ff fe22 	bl	8001d2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020e8:	1dfb      	adds	r3, r7, #7
 80020ea:	781b      	ldrb	r3, [r3, #0]
}
 80020ec:	0018      	movs	r0, r3
 80020ee:	46bd      	mov	sp, r7
 80020f0:	b002      	add	sp, #8
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40022000 	.word	0x40022000

080020f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020f8:	b590      	push	{r4, r7, lr}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002100:	230f      	movs	r3, #15
 8002102:	18fb      	adds	r3, r7, r3
 8002104:	2200      	movs	r2, #0
 8002106:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002108:	4b1d      	ldr	r3, [pc, #116]	@ (8002180 <HAL_InitTick+0x88>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d02b      	beq.n	8002168 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002110:	4b1c      	ldr	r3, [pc, #112]	@ (8002184 <HAL_InitTick+0x8c>)
 8002112:	681c      	ldr	r4, [r3, #0]
 8002114:	4b1a      	ldr	r3, [pc, #104]	@ (8002180 <HAL_InitTick+0x88>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	0019      	movs	r1, r3
 800211a:	23fa      	movs	r3, #250	@ 0xfa
 800211c:	0098      	lsls	r0, r3, #2
 800211e:	f7fd fff1 	bl	8000104 <__udivsi3>
 8002122:	0003      	movs	r3, r0
 8002124:	0019      	movs	r1, r3
 8002126:	0020      	movs	r0, r4
 8002128:	f7fd ffec 	bl	8000104 <__udivsi3>
 800212c:	0003      	movs	r3, r0
 800212e:	0018      	movs	r0, r3
 8002130:	f000 f919 	bl	8002366 <HAL_SYSTICK_Config>
 8002134:	1e03      	subs	r3, r0, #0
 8002136:	d112      	bne.n	800215e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b03      	cmp	r3, #3
 800213c:	d80a      	bhi.n	8002154 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	2301      	movs	r3, #1
 8002142:	425b      	negs	r3, r3
 8002144:	2200      	movs	r2, #0
 8002146:	0018      	movs	r0, r3
 8002148:	f000 f8e8 	bl	800231c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800214c:	4b0e      	ldr	r3, [pc, #56]	@ (8002188 <HAL_InitTick+0x90>)
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	e00d      	b.n	8002170 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002154:	230f      	movs	r3, #15
 8002156:	18fb      	adds	r3, r7, r3
 8002158:	2201      	movs	r2, #1
 800215a:	701a      	strb	r2, [r3, #0]
 800215c:	e008      	b.n	8002170 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800215e:	230f      	movs	r3, #15
 8002160:	18fb      	adds	r3, r7, r3
 8002162:	2201      	movs	r2, #1
 8002164:	701a      	strb	r2, [r3, #0]
 8002166:	e003      	b.n	8002170 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002168:	230f      	movs	r3, #15
 800216a:	18fb      	adds	r3, r7, r3
 800216c:	2201      	movs	r2, #1
 800216e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002170:	230f      	movs	r3, #15
 8002172:	18fb      	adds	r3, r7, r3
 8002174:	781b      	ldrb	r3, [r3, #0]
}
 8002176:	0018      	movs	r0, r3
 8002178:	46bd      	mov	sp, r7
 800217a:	b005      	add	sp, #20
 800217c:	bd90      	pop	{r4, r7, pc}
 800217e:	46c0      	nop			@ (mov r8, r8)
 8002180:	2000005c 	.word	0x2000005c
 8002184:	20000054 	.word	0x20000054
 8002188:	20000058 	.word	0x20000058

0800218c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002190:	4b05      	ldr	r3, [pc, #20]	@ (80021a8 <HAL_IncTick+0x1c>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	001a      	movs	r2, r3
 8002196:	4b05      	ldr	r3, [pc, #20]	@ (80021ac <HAL_IncTick+0x20>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	18d2      	adds	r2, r2, r3
 800219c:	4b03      	ldr	r3, [pc, #12]	@ (80021ac <HAL_IncTick+0x20>)
 800219e:	601a      	str	r2, [r3, #0]
}
 80021a0:	46c0      	nop			@ (mov r8, r8)
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	46c0      	nop			@ (mov r8, r8)
 80021a8:	2000005c 	.word	0x2000005c
 80021ac:	20000238 	.word	0x20000238

080021b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  return uwTick;
 80021b4:	4b02      	ldr	r3, [pc, #8]	@ (80021c0 <HAL_GetTick+0x10>)
 80021b6:	681b      	ldr	r3, [r3, #0]
}
 80021b8:	0018      	movs	r0, r3
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	46c0      	nop			@ (mov r8, r8)
 80021c0:	20000238 	.word	0x20000238

080021c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	0002      	movs	r2, r0
 80021cc:	1dfb      	adds	r3, r7, #7
 80021ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021d0:	1dfb      	adds	r3, r7, #7
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80021d6:	d809      	bhi.n	80021ec <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021d8:	1dfb      	adds	r3, r7, #7
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	001a      	movs	r2, r3
 80021de:	231f      	movs	r3, #31
 80021e0:	401a      	ands	r2, r3
 80021e2:	4b04      	ldr	r3, [pc, #16]	@ (80021f4 <__NVIC_EnableIRQ+0x30>)
 80021e4:	2101      	movs	r1, #1
 80021e6:	4091      	lsls	r1, r2
 80021e8:	000a      	movs	r2, r1
 80021ea:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80021ec:	46c0      	nop			@ (mov r8, r8)
 80021ee:	46bd      	mov	sp, r7
 80021f0:	b002      	add	sp, #8
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	e000e100 	.word	0xe000e100

080021f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021f8:	b590      	push	{r4, r7, lr}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	0002      	movs	r2, r0
 8002200:	6039      	str	r1, [r7, #0]
 8002202:	1dfb      	adds	r3, r7, #7
 8002204:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002206:	1dfb      	adds	r3, r7, #7
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	2b7f      	cmp	r3, #127	@ 0x7f
 800220c:	d828      	bhi.n	8002260 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800220e:	4a2f      	ldr	r2, [pc, #188]	@ (80022cc <__NVIC_SetPriority+0xd4>)
 8002210:	1dfb      	adds	r3, r7, #7
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	b25b      	sxtb	r3, r3
 8002216:	089b      	lsrs	r3, r3, #2
 8002218:	33c0      	adds	r3, #192	@ 0xc0
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	589b      	ldr	r3, [r3, r2]
 800221e:	1dfa      	adds	r2, r7, #7
 8002220:	7812      	ldrb	r2, [r2, #0]
 8002222:	0011      	movs	r1, r2
 8002224:	2203      	movs	r2, #3
 8002226:	400a      	ands	r2, r1
 8002228:	00d2      	lsls	r2, r2, #3
 800222a:	21ff      	movs	r1, #255	@ 0xff
 800222c:	4091      	lsls	r1, r2
 800222e:	000a      	movs	r2, r1
 8002230:	43d2      	mvns	r2, r2
 8002232:	401a      	ands	r2, r3
 8002234:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	019b      	lsls	r3, r3, #6
 800223a:	22ff      	movs	r2, #255	@ 0xff
 800223c:	401a      	ands	r2, r3
 800223e:	1dfb      	adds	r3, r7, #7
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	0018      	movs	r0, r3
 8002244:	2303      	movs	r3, #3
 8002246:	4003      	ands	r3, r0
 8002248:	00db      	lsls	r3, r3, #3
 800224a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800224c:	481f      	ldr	r0, [pc, #124]	@ (80022cc <__NVIC_SetPriority+0xd4>)
 800224e:	1dfb      	adds	r3, r7, #7
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	b25b      	sxtb	r3, r3
 8002254:	089b      	lsrs	r3, r3, #2
 8002256:	430a      	orrs	r2, r1
 8002258:	33c0      	adds	r3, #192	@ 0xc0
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800225e:	e031      	b.n	80022c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002260:	4a1b      	ldr	r2, [pc, #108]	@ (80022d0 <__NVIC_SetPriority+0xd8>)
 8002262:	1dfb      	adds	r3, r7, #7
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	0019      	movs	r1, r3
 8002268:	230f      	movs	r3, #15
 800226a:	400b      	ands	r3, r1
 800226c:	3b08      	subs	r3, #8
 800226e:	089b      	lsrs	r3, r3, #2
 8002270:	3306      	adds	r3, #6
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	18d3      	adds	r3, r2, r3
 8002276:	3304      	adds	r3, #4
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	1dfa      	adds	r2, r7, #7
 800227c:	7812      	ldrb	r2, [r2, #0]
 800227e:	0011      	movs	r1, r2
 8002280:	2203      	movs	r2, #3
 8002282:	400a      	ands	r2, r1
 8002284:	00d2      	lsls	r2, r2, #3
 8002286:	21ff      	movs	r1, #255	@ 0xff
 8002288:	4091      	lsls	r1, r2
 800228a:	000a      	movs	r2, r1
 800228c:	43d2      	mvns	r2, r2
 800228e:	401a      	ands	r2, r3
 8002290:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	019b      	lsls	r3, r3, #6
 8002296:	22ff      	movs	r2, #255	@ 0xff
 8002298:	401a      	ands	r2, r3
 800229a:	1dfb      	adds	r3, r7, #7
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	0018      	movs	r0, r3
 80022a0:	2303      	movs	r3, #3
 80022a2:	4003      	ands	r3, r0
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022a8:	4809      	ldr	r0, [pc, #36]	@ (80022d0 <__NVIC_SetPriority+0xd8>)
 80022aa:	1dfb      	adds	r3, r7, #7
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	001c      	movs	r4, r3
 80022b0:	230f      	movs	r3, #15
 80022b2:	4023      	ands	r3, r4
 80022b4:	3b08      	subs	r3, #8
 80022b6:	089b      	lsrs	r3, r3, #2
 80022b8:	430a      	orrs	r2, r1
 80022ba:	3306      	adds	r3, #6
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	18c3      	adds	r3, r0, r3
 80022c0:	3304      	adds	r3, #4
 80022c2:	601a      	str	r2, [r3, #0]
}
 80022c4:	46c0      	nop			@ (mov r8, r8)
 80022c6:	46bd      	mov	sp, r7
 80022c8:	b003      	add	sp, #12
 80022ca:	bd90      	pop	{r4, r7, pc}
 80022cc:	e000e100 	.word	0xe000e100
 80022d0:	e000ed00 	.word	0xe000ed00

080022d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	1e5a      	subs	r2, r3, #1
 80022e0:	2380      	movs	r3, #128	@ 0x80
 80022e2:	045b      	lsls	r3, r3, #17
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d301      	bcc.n	80022ec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022e8:	2301      	movs	r3, #1
 80022ea:	e010      	b.n	800230e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002318 <SysTick_Config+0x44>)
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	3a01      	subs	r2, #1
 80022f2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022f4:	2301      	movs	r3, #1
 80022f6:	425b      	negs	r3, r3
 80022f8:	2103      	movs	r1, #3
 80022fa:	0018      	movs	r0, r3
 80022fc:	f7ff ff7c 	bl	80021f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002300:	4b05      	ldr	r3, [pc, #20]	@ (8002318 <SysTick_Config+0x44>)
 8002302:	2200      	movs	r2, #0
 8002304:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002306:	4b04      	ldr	r3, [pc, #16]	@ (8002318 <SysTick_Config+0x44>)
 8002308:	2207      	movs	r2, #7
 800230a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800230c:	2300      	movs	r3, #0
}
 800230e:	0018      	movs	r0, r3
 8002310:	46bd      	mov	sp, r7
 8002312:	b002      	add	sp, #8
 8002314:	bd80      	pop	{r7, pc}
 8002316:	46c0      	nop			@ (mov r8, r8)
 8002318:	e000e010 	.word	0xe000e010

0800231c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	60b9      	str	r1, [r7, #8]
 8002324:	607a      	str	r2, [r7, #4]
 8002326:	210f      	movs	r1, #15
 8002328:	187b      	adds	r3, r7, r1
 800232a:	1c02      	adds	r2, r0, #0
 800232c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800232e:	68ba      	ldr	r2, [r7, #8]
 8002330:	187b      	adds	r3, r7, r1
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	b25b      	sxtb	r3, r3
 8002336:	0011      	movs	r1, r2
 8002338:	0018      	movs	r0, r3
 800233a:	f7ff ff5d 	bl	80021f8 <__NVIC_SetPriority>
}
 800233e:	46c0      	nop			@ (mov r8, r8)
 8002340:	46bd      	mov	sp, r7
 8002342:	b004      	add	sp, #16
 8002344:	bd80      	pop	{r7, pc}

08002346 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b082      	sub	sp, #8
 800234a:	af00      	add	r7, sp, #0
 800234c:	0002      	movs	r2, r0
 800234e:	1dfb      	adds	r3, r7, #7
 8002350:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002352:	1dfb      	adds	r3, r7, #7
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	b25b      	sxtb	r3, r3
 8002358:	0018      	movs	r0, r3
 800235a:	f7ff ff33 	bl	80021c4 <__NVIC_EnableIRQ>
}
 800235e:	46c0      	nop			@ (mov r8, r8)
 8002360:	46bd      	mov	sp, r7
 8002362:	b002      	add	sp, #8
 8002364:	bd80      	pop	{r7, pc}

08002366 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b082      	sub	sp, #8
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	0018      	movs	r0, r3
 8002372:	f7ff ffaf 	bl	80022d4 <SysTick_Config>
 8002376:	0003      	movs	r3, r0
}
 8002378:	0018      	movs	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	b002      	add	sp, #8
 800237e:	bd80      	pop	{r7, pc}

08002380 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b086      	sub	sp, #24
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800238a:	2300      	movs	r3, #0
 800238c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800238e:	e147      	b.n	8002620 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2101      	movs	r1, #1
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	4091      	lsls	r1, r2
 800239a:	000a      	movs	r2, r1
 800239c:	4013      	ands	r3, r2
 800239e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d100      	bne.n	80023a8 <HAL_GPIO_Init+0x28>
 80023a6:	e138      	b.n	800261a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	2203      	movs	r2, #3
 80023ae:	4013      	ands	r3, r2
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d005      	beq.n	80023c0 <HAL_GPIO_Init+0x40>
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	2203      	movs	r2, #3
 80023ba:	4013      	ands	r3, r2
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d130      	bne.n	8002422 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	2203      	movs	r2, #3
 80023cc:	409a      	lsls	r2, r3
 80023ce:	0013      	movs	r3, r2
 80023d0:	43da      	mvns	r2, r3
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	4013      	ands	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	68da      	ldr	r2, [r3, #12]
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	409a      	lsls	r2, r3
 80023e2:	0013      	movs	r3, r2
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023f6:	2201      	movs	r2, #1
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	409a      	lsls	r2, r3
 80023fc:	0013      	movs	r3, r2
 80023fe:	43da      	mvns	r2, r3
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	4013      	ands	r3, r2
 8002404:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	091b      	lsrs	r3, r3, #4
 800240c:	2201      	movs	r2, #1
 800240e:	401a      	ands	r2, r3
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	409a      	lsls	r2, r3
 8002414:	0013      	movs	r3, r2
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	4313      	orrs	r3, r2
 800241a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2203      	movs	r2, #3
 8002428:	4013      	ands	r3, r2
 800242a:	2b03      	cmp	r3, #3
 800242c:	d017      	beq.n	800245e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	2203      	movs	r2, #3
 800243a:	409a      	lsls	r2, r3
 800243c:	0013      	movs	r3, r2
 800243e:	43da      	mvns	r2, r3
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	4013      	ands	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	689a      	ldr	r2, [r3, #8]
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	409a      	lsls	r2, r3
 8002450:	0013      	movs	r3, r2
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	4313      	orrs	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2203      	movs	r2, #3
 8002464:	4013      	ands	r3, r2
 8002466:	2b02      	cmp	r3, #2
 8002468:	d123      	bne.n	80024b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	08da      	lsrs	r2, r3, #3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3208      	adds	r2, #8
 8002472:	0092      	lsls	r2, r2, #2
 8002474:	58d3      	ldr	r3, [r2, r3]
 8002476:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	2207      	movs	r2, #7
 800247c:	4013      	ands	r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	220f      	movs	r2, #15
 8002482:	409a      	lsls	r2, r3
 8002484:	0013      	movs	r3, r2
 8002486:	43da      	mvns	r2, r3
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	4013      	ands	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	691a      	ldr	r2, [r3, #16]
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	2107      	movs	r1, #7
 8002496:	400b      	ands	r3, r1
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	409a      	lsls	r2, r3
 800249c:	0013      	movs	r3, r2
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	08da      	lsrs	r2, r3, #3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3208      	adds	r2, #8
 80024ac:	0092      	lsls	r2, r2, #2
 80024ae:	6939      	ldr	r1, [r7, #16]
 80024b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	2203      	movs	r2, #3
 80024be:	409a      	lsls	r2, r3
 80024c0:	0013      	movs	r3, r2
 80024c2:	43da      	mvns	r2, r3
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	4013      	ands	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2203      	movs	r2, #3
 80024d0:	401a      	ands	r2, r3
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	409a      	lsls	r2, r3
 80024d8:	0013      	movs	r3, r2
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	23c0      	movs	r3, #192	@ 0xc0
 80024ec:	029b      	lsls	r3, r3, #10
 80024ee:	4013      	ands	r3, r2
 80024f0:	d100      	bne.n	80024f4 <HAL_GPIO_Init+0x174>
 80024f2:	e092      	b.n	800261a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80024f4:	4a50      	ldr	r2, [pc, #320]	@ (8002638 <HAL_GPIO_Init+0x2b8>)
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	089b      	lsrs	r3, r3, #2
 80024fa:	3318      	adds	r3, #24
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	589b      	ldr	r3, [r3, r2]
 8002500:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	2203      	movs	r2, #3
 8002506:	4013      	ands	r3, r2
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	220f      	movs	r2, #15
 800250c:	409a      	lsls	r2, r3
 800250e:	0013      	movs	r3, r2
 8002510:	43da      	mvns	r2, r3
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	4013      	ands	r3, r2
 8002516:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	23a0      	movs	r3, #160	@ 0xa0
 800251c:	05db      	lsls	r3, r3, #23
 800251e:	429a      	cmp	r2, r3
 8002520:	d013      	beq.n	800254a <HAL_GPIO_Init+0x1ca>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a45      	ldr	r2, [pc, #276]	@ (800263c <HAL_GPIO_Init+0x2bc>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d00d      	beq.n	8002546 <HAL_GPIO_Init+0x1c6>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a44      	ldr	r2, [pc, #272]	@ (8002640 <HAL_GPIO_Init+0x2c0>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d007      	beq.n	8002542 <HAL_GPIO_Init+0x1c2>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a43      	ldr	r2, [pc, #268]	@ (8002644 <HAL_GPIO_Init+0x2c4>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d101      	bne.n	800253e <HAL_GPIO_Init+0x1be>
 800253a:	2303      	movs	r3, #3
 800253c:	e006      	b.n	800254c <HAL_GPIO_Init+0x1cc>
 800253e:	2305      	movs	r3, #5
 8002540:	e004      	b.n	800254c <HAL_GPIO_Init+0x1cc>
 8002542:	2302      	movs	r3, #2
 8002544:	e002      	b.n	800254c <HAL_GPIO_Init+0x1cc>
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <HAL_GPIO_Init+0x1cc>
 800254a:	2300      	movs	r3, #0
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	2103      	movs	r1, #3
 8002550:	400a      	ands	r2, r1
 8002552:	00d2      	lsls	r2, r2, #3
 8002554:	4093      	lsls	r3, r2
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	4313      	orrs	r3, r2
 800255a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800255c:	4936      	ldr	r1, [pc, #216]	@ (8002638 <HAL_GPIO_Init+0x2b8>)
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	089b      	lsrs	r3, r3, #2
 8002562:	3318      	adds	r3, #24
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800256a:	4b33      	ldr	r3, [pc, #204]	@ (8002638 <HAL_GPIO_Init+0x2b8>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	43da      	mvns	r2, r3
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	4013      	ands	r3, r2
 8002578:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	2380      	movs	r3, #128	@ 0x80
 8002580:	035b      	lsls	r3, r3, #13
 8002582:	4013      	ands	r3, r2
 8002584:	d003      	beq.n	800258e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	4313      	orrs	r3, r2
 800258c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800258e:	4b2a      	ldr	r3, [pc, #168]	@ (8002638 <HAL_GPIO_Init+0x2b8>)
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002594:	4b28      	ldr	r3, [pc, #160]	@ (8002638 <HAL_GPIO_Init+0x2b8>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	43da      	mvns	r2, r3
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4013      	ands	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	2380      	movs	r3, #128	@ 0x80
 80025aa:	039b      	lsls	r3, r3, #14
 80025ac:	4013      	ands	r3, r2
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002638 <HAL_GPIO_Init+0x2b8>)
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025be:	4a1e      	ldr	r2, [pc, #120]	@ (8002638 <HAL_GPIO_Init+0x2b8>)
 80025c0:	2384      	movs	r3, #132	@ 0x84
 80025c2:	58d3      	ldr	r3, [r2, r3]
 80025c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	43da      	mvns	r2, r3
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	4013      	ands	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	2380      	movs	r3, #128	@ 0x80
 80025d6:	029b      	lsls	r3, r3, #10
 80025d8:	4013      	ands	r3, r2
 80025da:	d003      	beq.n	80025e4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025e4:	4914      	ldr	r1, [pc, #80]	@ (8002638 <HAL_GPIO_Init+0x2b8>)
 80025e6:	2284      	movs	r2, #132	@ 0x84
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80025ec:	4a12      	ldr	r2, [pc, #72]	@ (8002638 <HAL_GPIO_Init+0x2b8>)
 80025ee:	2380      	movs	r3, #128	@ 0x80
 80025f0:	58d3      	ldr	r3, [r2, r3]
 80025f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	43da      	mvns	r2, r3
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	4013      	ands	r3, r2
 80025fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685a      	ldr	r2, [r3, #4]
 8002602:	2380      	movs	r3, #128	@ 0x80
 8002604:	025b      	lsls	r3, r3, #9
 8002606:	4013      	ands	r3, r2
 8002608:	d003      	beq.n	8002612 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	4313      	orrs	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002612:	4909      	ldr	r1, [pc, #36]	@ (8002638 <HAL_GPIO_Init+0x2b8>)
 8002614:	2280      	movs	r2, #128	@ 0x80
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	3301      	adds	r3, #1
 800261e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	40da      	lsrs	r2, r3
 8002628:	1e13      	subs	r3, r2, #0
 800262a:	d000      	beq.n	800262e <HAL_GPIO_Init+0x2ae>
 800262c:	e6b0      	b.n	8002390 <HAL_GPIO_Init+0x10>
  }
}
 800262e:	46c0      	nop			@ (mov r8, r8)
 8002630:	46c0      	nop			@ (mov r8, r8)
 8002632:	46bd      	mov	sp, r7
 8002634:	b006      	add	sp, #24
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40021800 	.word	0x40021800
 800263c:	50000400 	.word	0x50000400
 8002640:	50000800 	.word	0x50000800
 8002644:	50000c00 	.word	0x50000c00

08002648 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	000a      	movs	r2, r1
 8002652:	1cbb      	adds	r3, r7, #2
 8002654:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	1cba      	adds	r2, r7, #2
 800265c:	8812      	ldrh	r2, [r2, #0]
 800265e:	4013      	ands	r3, r2
 8002660:	d004      	beq.n	800266c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002662:	230f      	movs	r3, #15
 8002664:	18fb      	adds	r3, r7, r3
 8002666:	2201      	movs	r2, #1
 8002668:	701a      	strb	r2, [r3, #0]
 800266a:	e003      	b.n	8002674 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800266c:	230f      	movs	r3, #15
 800266e:	18fb      	adds	r3, r7, r3
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002674:	230f      	movs	r3, #15
 8002676:	18fb      	adds	r3, r7, r3
 8002678:	781b      	ldrb	r3, [r3, #0]
}
 800267a:	0018      	movs	r0, r3
 800267c:	46bd      	mov	sp, r7
 800267e:	b004      	add	sp, #16
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
 800268a:	0008      	movs	r0, r1
 800268c:	0011      	movs	r1, r2
 800268e:	1cbb      	adds	r3, r7, #2
 8002690:	1c02      	adds	r2, r0, #0
 8002692:	801a      	strh	r2, [r3, #0]
 8002694:	1c7b      	adds	r3, r7, #1
 8002696:	1c0a      	adds	r2, r1, #0
 8002698:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800269a:	1c7b      	adds	r3, r7, #1
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d004      	beq.n	80026ac <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026a2:	1cbb      	adds	r3, r7, #2
 80026a4:	881a      	ldrh	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80026aa:	e003      	b.n	80026b4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026ac:	1cbb      	adds	r3, r7, #2
 80026ae:	881a      	ldrh	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80026b4:	46c0      	nop			@ (mov r8, r8)
 80026b6:	46bd      	mov	sp, r7
 80026b8:	b002      	add	sp, #8
 80026ba:	bd80      	pop	{r7, pc}

080026bc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	000a      	movs	r2, r1
 80026c6:	1cbb      	adds	r3, r7, #2
 80026c8:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	695b      	ldr	r3, [r3, #20]
 80026ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026d0:	1cbb      	adds	r3, r7, #2
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	4013      	ands	r3, r2
 80026d8:	041a      	lsls	r2, r3, #16
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	43db      	mvns	r3, r3
 80026de:	1cb9      	adds	r1, r7, #2
 80026e0:	8809      	ldrh	r1, [r1, #0]
 80026e2:	400b      	ands	r3, r1
 80026e4:	431a      	orrs	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	619a      	str	r2, [r3, #24]
}
 80026ea:	46c0      	nop			@ (mov r8, r8)
 80026ec:	46bd      	mov	sp, r7
 80026ee:	b004      	add	sp, #16
 80026f0:	bd80      	pop	{r7, pc}
	...

080026f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	0002      	movs	r2, r0
 80026fc:	1dbb      	adds	r3, r7, #6
 80026fe:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002700:	4b10      	ldr	r3, [pc, #64]	@ (8002744 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	1dba      	adds	r2, r7, #6
 8002706:	8812      	ldrh	r2, [r2, #0]
 8002708:	4013      	ands	r3, r2
 800270a:	d008      	beq.n	800271e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800270c:	4b0d      	ldr	r3, [pc, #52]	@ (8002744 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800270e:	1dba      	adds	r2, r7, #6
 8002710:	8812      	ldrh	r2, [r2, #0]
 8002712:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002714:	1dbb      	adds	r3, r7, #6
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	0018      	movs	r0, r3
 800271a:	f000 f815 	bl	8002748 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800271e:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	1dba      	adds	r2, r7, #6
 8002724:	8812      	ldrh	r2, [r2, #0]
 8002726:	4013      	ands	r3, r2
 8002728:	d008      	beq.n	800273c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800272a:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800272c:	1dba      	adds	r2, r7, #6
 800272e:	8812      	ldrh	r2, [r2, #0]
 8002730:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002732:	1dbb      	adds	r3, r7, #6
 8002734:	881b      	ldrh	r3, [r3, #0]
 8002736:	0018      	movs	r0, r3
 8002738:	f7fe fe14 	bl	8001364 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800273c:	46c0      	nop			@ (mov r8, r8)
 800273e:	46bd      	mov	sp, r7
 8002740:	b002      	add	sp, #8
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40021800 	.word	0x40021800

08002748 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	0002      	movs	r2, r0
 8002750:	1dbb      	adds	r3, r7, #6
 8002752:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002754:	46c0      	nop			@ (mov r8, r8)
 8002756:	46bd      	mov	sp, r7
 8002758:	b002      	add	sp, #8
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e08f      	b.n	800288e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2241      	movs	r2, #65	@ 0x41
 8002772:	5c9b      	ldrb	r3, [r3, r2]
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d107      	bne.n	800278a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2240      	movs	r2, #64	@ 0x40
 800277e:	2100      	movs	r1, #0
 8002780:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	0018      	movs	r0, r3
 8002786:	f7ff fafd 	bl	8001d84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2241      	movs	r2, #65	@ 0x41
 800278e:	2124      	movs	r1, #36	@ 0x24
 8002790:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2101      	movs	r1, #1
 800279e:	438a      	bics	r2, r1
 80027a0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685a      	ldr	r2, [r3, #4]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	493b      	ldr	r1, [pc, #236]	@ (8002898 <HAL_I2C_Init+0x13c>)
 80027ac:	400a      	ands	r2, r1
 80027ae:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689a      	ldr	r2, [r3, #8]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4938      	ldr	r1, [pc, #224]	@ (800289c <HAL_I2C_Init+0x140>)
 80027bc:	400a      	ands	r2, r1
 80027be:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d108      	bne.n	80027da <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2180      	movs	r1, #128	@ 0x80
 80027d2:	0209      	lsls	r1, r1, #8
 80027d4:	430a      	orrs	r2, r1
 80027d6:	609a      	str	r2, [r3, #8]
 80027d8:	e007      	b.n	80027ea <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689a      	ldr	r2, [r3, #8]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2184      	movs	r1, #132	@ 0x84
 80027e4:	0209      	lsls	r1, r1, #8
 80027e6:	430a      	orrs	r2, r1
 80027e8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d109      	bne.n	8002806 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2180      	movs	r1, #128	@ 0x80
 80027fe:	0109      	lsls	r1, r1, #4
 8002800:	430a      	orrs	r2, r1
 8002802:	605a      	str	r2, [r3, #4]
 8002804:	e007      	b.n	8002816 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4923      	ldr	r1, [pc, #140]	@ (80028a0 <HAL_I2C_Init+0x144>)
 8002812:	400a      	ands	r2, r1
 8002814:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	685a      	ldr	r2, [r3, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4920      	ldr	r1, [pc, #128]	@ (80028a4 <HAL_I2C_Init+0x148>)
 8002822:	430a      	orrs	r2, r1
 8002824:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	68da      	ldr	r2, [r3, #12]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	491a      	ldr	r1, [pc, #104]	@ (800289c <HAL_I2C_Init+0x140>)
 8002832:	400a      	ands	r2, r1
 8002834:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	691a      	ldr	r2, [r3, #16]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	431a      	orrs	r2, r3
 8002840:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	69d9      	ldr	r1, [r3, #28]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a1a      	ldr	r2, [r3, #32]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2101      	movs	r1, #1
 800286c:	430a      	orrs	r2, r1
 800286e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2241      	movs	r2, #65	@ 0x41
 800287a:	2120      	movs	r1, #32
 800287c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2242      	movs	r2, #66	@ 0x42
 8002888:	2100      	movs	r1, #0
 800288a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	0018      	movs	r0, r3
 8002890:	46bd      	mov	sp, r7
 8002892:	b002      	add	sp, #8
 8002894:	bd80      	pop	{r7, pc}
 8002896:	46c0      	nop			@ (mov r8, r8)
 8002898:	f0ffffff 	.word	0xf0ffffff
 800289c:	ffff7fff 	.word	0xffff7fff
 80028a0:	fffff7ff 	.word	0xfffff7ff
 80028a4:	02008000 	.word	0x02008000

080028a8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80028a8:	b590      	push	{r4, r7, lr}
 80028aa:	b089      	sub	sp, #36	@ 0x24
 80028ac:	af02      	add	r7, sp, #8
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	0008      	movs	r0, r1
 80028b2:	607a      	str	r2, [r7, #4]
 80028b4:	0019      	movs	r1, r3
 80028b6:	230a      	movs	r3, #10
 80028b8:	18fb      	adds	r3, r7, r3
 80028ba:	1c02      	adds	r2, r0, #0
 80028bc:	801a      	strh	r2, [r3, #0]
 80028be:	2308      	movs	r3, #8
 80028c0:	18fb      	adds	r3, r7, r3
 80028c2:	1c0a      	adds	r2, r1, #0
 80028c4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2241      	movs	r2, #65	@ 0x41
 80028ca:	5c9b      	ldrb	r3, [r3, r2]
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b20      	cmp	r3, #32
 80028d0:	d000      	beq.n	80028d4 <HAL_I2C_Master_Transmit+0x2c>
 80028d2:	e10a      	b.n	8002aea <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2240      	movs	r2, #64	@ 0x40
 80028d8:	5c9b      	ldrb	r3, [r3, r2]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d101      	bne.n	80028e2 <HAL_I2C_Master_Transmit+0x3a>
 80028de:	2302      	movs	r3, #2
 80028e0:	e104      	b.n	8002aec <HAL_I2C_Master_Transmit+0x244>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2240      	movs	r2, #64	@ 0x40
 80028e6:	2101      	movs	r1, #1
 80028e8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028ea:	f7ff fc61 	bl	80021b0 <HAL_GetTick>
 80028ee:	0003      	movs	r3, r0
 80028f0:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028f2:	2380      	movs	r3, #128	@ 0x80
 80028f4:	0219      	lsls	r1, r3, #8
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	2319      	movs	r3, #25
 80028fe:	2201      	movs	r2, #1
 8002900:	f000 fa26 	bl	8002d50 <I2C_WaitOnFlagUntilTimeout>
 8002904:	1e03      	subs	r3, r0, #0
 8002906:	d001      	beq.n	800290c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e0ef      	b.n	8002aec <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2241      	movs	r2, #65	@ 0x41
 8002910:	2121      	movs	r1, #33	@ 0x21
 8002912:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2242      	movs	r2, #66	@ 0x42
 8002918:	2110      	movs	r1, #16
 800291a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2200      	movs	r2, #0
 8002920:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2208      	movs	r2, #8
 800292c:	18ba      	adds	r2, r7, r2
 800292e:	8812      	ldrh	r2, [r2, #0]
 8002930:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293c:	b29b      	uxth	r3, r3
 800293e:	2bff      	cmp	r3, #255	@ 0xff
 8002940:	d906      	bls.n	8002950 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	22ff      	movs	r2, #255	@ 0xff
 8002946:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002948:	2380      	movs	r3, #128	@ 0x80
 800294a:	045b      	lsls	r3, r3, #17
 800294c:	617b      	str	r3, [r7, #20]
 800294e:	e007      	b.n	8002960 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002954:	b29a      	uxth	r2, r3
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800295a:	2380      	movs	r3, #128	@ 0x80
 800295c:	049b      	lsls	r3, r3, #18
 800295e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002964:	2b00      	cmp	r3, #0
 8002966:	d027      	beq.n	80029b8 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296c:	781a      	ldrb	r2, [r3, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002982:	b29b      	uxth	r3, r3
 8002984:	3b01      	subs	r3, #1
 8002986:	b29a      	uxth	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002990:	3b01      	subs	r3, #1
 8002992:	b29a      	uxth	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800299c:	b2db      	uxtb	r3, r3
 800299e:	3301      	adds	r3, #1
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	697c      	ldr	r4, [r7, #20]
 80029a4:	230a      	movs	r3, #10
 80029a6:	18fb      	adds	r3, r7, r3
 80029a8:	8819      	ldrh	r1, [r3, #0]
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	4b51      	ldr	r3, [pc, #324]	@ (8002af4 <HAL_I2C_Master_Transmit+0x24c>)
 80029ae:	9300      	str	r3, [sp, #0]
 80029b0:	0023      	movs	r3, r4
 80029b2:	f000 fc45 	bl	8003240 <I2C_TransferConfig>
 80029b6:	e06f      	b.n	8002a98 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	697c      	ldr	r4, [r7, #20]
 80029c0:	230a      	movs	r3, #10
 80029c2:	18fb      	adds	r3, r7, r3
 80029c4:	8819      	ldrh	r1, [r3, #0]
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	4b4a      	ldr	r3, [pc, #296]	@ (8002af4 <HAL_I2C_Master_Transmit+0x24c>)
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	0023      	movs	r3, r4
 80029ce:	f000 fc37 	bl	8003240 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80029d2:	e061      	b.n	8002a98 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	0018      	movs	r0, r3
 80029dc:	f000 fa10 	bl	8002e00 <I2C_WaitOnTXISFlagUntilTimeout>
 80029e0:	1e03      	subs	r3, r0, #0
 80029e2:	d001      	beq.n	80029e8 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e081      	b.n	8002aec <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ec:	781a      	ldrb	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f8:	1c5a      	adds	r2, r3, #1
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	3b01      	subs	r3, #1
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d03a      	beq.n	8002a98 <HAL_I2C_Master_Transmit+0x1f0>
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d136      	bne.n	8002a98 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	0013      	movs	r3, r2
 8002a34:	2200      	movs	r2, #0
 8002a36:	2180      	movs	r1, #128	@ 0x80
 8002a38:	f000 f98a 	bl	8002d50 <I2C_WaitOnFlagUntilTimeout>
 8002a3c:	1e03      	subs	r3, r0, #0
 8002a3e:	d001      	beq.n	8002a44 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e053      	b.n	8002aec <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	2bff      	cmp	r3, #255	@ 0xff
 8002a4c:	d911      	bls.n	8002a72 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	22ff      	movs	r2, #255	@ 0xff
 8002a52:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a58:	b2da      	uxtb	r2, r3
 8002a5a:	2380      	movs	r3, #128	@ 0x80
 8002a5c:	045c      	lsls	r4, r3, #17
 8002a5e:	230a      	movs	r3, #10
 8002a60:	18fb      	adds	r3, r7, r3
 8002a62:	8819      	ldrh	r1, [r3, #0]
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	2300      	movs	r3, #0
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	0023      	movs	r3, r4
 8002a6c:	f000 fbe8 	bl	8003240 <I2C_TransferConfig>
 8002a70:	e012      	b.n	8002a98 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	2380      	movs	r3, #128	@ 0x80
 8002a84:	049c      	lsls	r4, r3, #18
 8002a86:	230a      	movs	r3, #10
 8002a88:	18fb      	adds	r3, r7, r3
 8002a8a:	8819      	ldrh	r1, [r3, #0]
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	2300      	movs	r3, #0
 8002a90:	9300      	str	r3, [sp, #0]
 8002a92:	0023      	movs	r3, r4
 8002a94:	f000 fbd4 	bl	8003240 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d198      	bne.n	80029d4 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aa2:	693a      	ldr	r2, [r7, #16]
 8002aa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	f000 f9ef 	bl	8002e8c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002aae:	1e03      	subs	r3, r0, #0
 8002ab0:	d001      	beq.n	8002ab6 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e01a      	b.n	8002aec <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2220      	movs	r2, #32
 8002abc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	490b      	ldr	r1, [pc, #44]	@ (8002af8 <HAL_I2C_Master_Transmit+0x250>)
 8002aca:	400a      	ands	r2, r1
 8002acc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2241      	movs	r2, #65	@ 0x41
 8002ad2:	2120      	movs	r1, #32
 8002ad4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2242      	movs	r2, #66	@ 0x42
 8002ada:	2100      	movs	r1, #0
 8002adc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2240      	movs	r2, #64	@ 0x40
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	e000      	b.n	8002aec <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002aea:	2302      	movs	r3, #2
  }
}
 8002aec:	0018      	movs	r0, r3
 8002aee:	46bd      	mov	sp, r7
 8002af0:	b007      	add	sp, #28
 8002af2:	bd90      	pop	{r4, r7, pc}
 8002af4:	80002000 	.word	0x80002000
 8002af8:	fe00e800 	.word	0xfe00e800

08002afc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002afc:	b590      	push	{r4, r7, lr}
 8002afe:	b089      	sub	sp, #36	@ 0x24
 8002b00:	af02      	add	r7, sp, #8
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	0008      	movs	r0, r1
 8002b06:	607a      	str	r2, [r7, #4]
 8002b08:	0019      	movs	r1, r3
 8002b0a:	230a      	movs	r3, #10
 8002b0c:	18fb      	adds	r3, r7, r3
 8002b0e:	1c02      	adds	r2, r0, #0
 8002b10:	801a      	strh	r2, [r3, #0]
 8002b12:	2308      	movs	r3, #8
 8002b14:	18fb      	adds	r3, r7, r3
 8002b16:	1c0a      	adds	r2, r1, #0
 8002b18:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2241      	movs	r2, #65	@ 0x41
 8002b1e:	5c9b      	ldrb	r3, [r3, r2]
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b20      	cmp	r3, #32
 8002b24:	d000      	beq.n	8002b28 <HAL_I2C_Master_Receive+0x2c>
 8002b26:	e0e8      	b.n	8002cfa <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2240      	movs	r2, #64	@ 0x40
 8002b2c:	5c9b      	ldrb	r3, [r3, r2]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d101      	bne.n	8002b36 <HAL_I2C_Master_Receive+0x3a>
 8002b32:	2302      	movs	r3, #2
 8002b34:	e0e2      	b.n	8002cfc <HAL_I2C_Master_Receive+0x200>
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2240      	movs	r2, #64	@ 0x40
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b3e:	f7ff fb37 	bl	80021b0 <HAL_GetTick>
 8002b42:	0003      	movs	r3, r0
 8002b44:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b46:	2380      	movs	r3, #128	@ 0x80
 8002b48:	0219      	lsls	r1, r3, #8
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	2319      	movs	r3, #25
 8002b52:	2201      	movs	r2, #1
 8002b54:	f000 f8fc 	bl	8002d50 <I2C_WaitOnFlagUntilTimeout>
 8002b58:	1e03      	subs	r3, r0, #0
 8002b5a:	d001      	beq.n	8002b60 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e0cd      	b.n	8002cfc <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2241      	movs	r2, #65	@ 0x41
 8002b64:	2122      	movs	r1, #34	@ 0x22
 8002b66:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2242      	movs	r2, #66	@ 0x42
 8002b6c:	2110      	movs	r1, #16
 8002b6e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2208      	movs	r2, #8
 8002b80:	18ba      	adds	r2, r7, r2
 8002b82:	8812      	ldrh	r2, [r2, #0]
 8002b84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	2bff      	cmp	r3, #255	@ 0xff
 8002b94:	d911      	bls.n	8002bba <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	22ff      	movs	r2, #255	@ 0xff
 8002b9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	2380      	movs	r3, #128	@ 0x80
 8002ba4:	045c      	lsls	r4, r3, #17
 8002ba6:	230a      	movs	r3, #10
 8002ba8:	18fb      	adds	r3, r7, r3
 8002baa:	8819      	ldrh	r1, [r3, #0]
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	4b55      	ldr	r3, [pc, #340]	@ (8002d04 <HAL_I2C_Master_Receive+0x208>)
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	0023      	movs	r3, r4
 8002bb4:	f000 fb44 	bl	8003240 <I2C_TransferConfig>
 8002bb8:	e076      	b.n	8002ca8 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	2380      	movs	r3, #128	@ 0x80
 8002bcc:	049c      	lsls	r4, r3, #18
 8002bce:	230a      	movs	r3, #10
 8002bd0:	18fb      	adds	r3, r7, r3
 8002bd2:	8819      	ldrh	r1, [r3, #0]
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	4b4b      	ldr	r3, [pc, #300]	@ (8002d04 <HAL_I2C_Master_Receive+0x208>)
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	0023      	movs	r3, r4
 8002bdc:	f000 fb30 	bl	8003240 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002be0:	e062      	b.n	8002ca8 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	0018      	movs	r0, r3
 8002bea:	f000 f993 	bl	8002f14 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bee:	1e03      	subs	r3, r0, #0
 8002bf0:	d001      	beq.n	8002bf6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e082      	b.n	8002cfc <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c00:	b2d2      	uxtb	r2, r2
 8002c02:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c08:	1c5a      	adds	r2, r3, #1
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c12:	3b01      	subs	r3, #1
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d03a      	beq.n	8002ca8 <HAL_I2C_Master_Receive+0x1ac>
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d136      	bne.n	8002ca8 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	0013      	movs	r3, r2
 8002c44:	2200      	movs	r2, #0
 8002c46:	2180      	movs	r1, #128	@ 0x80
 8002c48:	f000 f882 	bl	8002d50 <I2C_WaitOnFlagUntilTimeout>
 8002c4c:	1e03      	subs	r3, r0, #0
 8002c4e:	d001      	beq.n	8002c54 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e053      	b.n	8002cfc <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	2bff      	cmp	r3, #255	@ 0xff
 8002c5c:	d911      	bls.n	8002c82 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	22ff      	movs	r2, #255	@ 0xff
 8002c62:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	2380      	movs	r3, #128	@ 0x80
 8002c6c:	045c      	lsls	r4, r3, #17
 8002c6e:	230a      	movs	r3, #10
 8002c70:	18fb      	adds	r3, r7, r3
 8002c72:	8819      	ldrh	r1, [r3, #0]
 8002c74:	68f8      	ldr	r0, [r7, #12]
 8002c76:	2300      	movs	r3, #0
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	0023      	movs	r3, r4
 8002c7c:	f000 fae0 	bl	8003240 <I2C_TransferConfig>
 8002c80:	e012      	b.n	8002ca8 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c86:	b29a      	uxth	r2, r3
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c90:	b2da      	uxtb	r2, r3
 8002c92:	2380      	movs	r3, #128	@ 0x80
 8002c94:	049c      	lsls	r4, r3, #18
 8002c96:	230a      	movs	r3, #10
 8002c98:	18fb      	adds	r3, r7, r3
 8002c9a:	8819      	ldrh	r1, [r3, #0]
 8002c9c:	68f8      	ldr	r0, [r7, #12]
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	0023      	movs	r3, r4
 8002ca4:	f000 facc 	bl	8003240 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d197      	bne.n	8002be2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f000 f8e7 	bl	8002e8c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cbe:	1e03      	subs	r3, r0, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e01a      	b.n	8002cfc <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2220      	movs	r2, #32
 8002ccc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	685a      	ldr	r2, [r3, #4]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	490b      	ldr	r1, [pc, #44]	@ (8002d08 <HAL_I2C_Master_Receive+0x20c>)
 8002cda:	400a      	ands	r2, r1
 8002cdc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2241      	movs	r2, #65	@ 0x41
 8002ce2:	2120      	movs	r1, #32
 8002ce4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2242      	movs	r2, #66	@ 0x42
 8002cea:	2100      	movs	r1, #0
 8002cec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2240      	movs	r2, #64	@ 0x40
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	e000      	b.n	8002cfc <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8002cfa:	2302      	movs	r3, #2
  }
}
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	b007      	add	sp, #28
 8002d02:	bd90      	pop	{r4, r7, pc}
 8002d04:	80002400 	.word	0x80002400
 8002d08:	fe00e800 	.word	0xfe00e800

08002d0c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d103      	bne.n	8002d2a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2200      	movs	r2, #0
 8002d28:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	2201      	movs	r2, #1
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d007      	beq.n	8002d48 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699a      	ldr	r2, [r3, #24]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2101      	movs	r1, #1
 8002d44:	430a      	orrs	r2, r1
 8002d46:	619a      	str	r2, [r3, #24]
  }
}
 8002d48:	46c0      	nop			@ (mov r8, r8)
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	b002      	add	sp, #8
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	603b      	str	r3, [r7, #0]
 8002d5c:	1dfb      	adds	r3, r7, #7
 8002d5e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d60:	e03a      	b.n	8002dd8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	6839      	ldr	r1, [r7, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	0018      	movs	r0, r3
 8002d6a:	f000 f971 	bl	8003050 <I2C_IsErrorOccurred>
 8002d6e:	1e03      	subs	r3, r0, #0
 8002d70:	d001      	beq.n	8002d76 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e040      	b.n	8002df8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	d02d      	beq.n	8002dd8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d7c:	f7ff fa18 	bl	80021b0 <HAL_GetTick>
 8002d80:	0002      	movs	r2, r0
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d302      	bcc.n	8002d92 <I2C_WaitOnFlagUntilTimeout+0x42>
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d122      	bne.n	8002dd8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	68ba      	ldr	r2, [r7, #8]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	425a      	negs	r2, r3
 8002da2:	4153      	adcs	r3, r2
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	001a      	movs	r2, r3
 8002da8:	1dfb      	adds	r3, r7, #7
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d113      	bne.n	8002dd8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db4:	2220      	movs	r2, #32
 8002db6:	431a      	orrs	r2, r3
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2241      	movs	r2, #65	@ 0x41
 8002dc0:	2120      	movs	r1, #32
 8002dc2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2242      	movs	r2, #66	@ 0x42
 8002dc8:	2100      	movs	r1, #0
 8002dca:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2240      	movs	r2, #64	@ 0x40
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e00f      	b.n	8002df8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	68ba      	ldr	r2, [r7, #8]
 8002de0:	4013      	ands	r3, r2
 8002de2:	68ba      	ldr	r2, [r7, #8]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	425a      	negs	r2, r3
 8002de8:	4153      	adcs	r3, r2
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	001a      	movs	r2, r3
 8002dee:	1dfb      	adds	r3, r7, #7
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d0b5      	beq.n	8002d62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	0018      	movs	r0, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	b004      	add	sp, #16
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e0c:	e032      	b.n	8002e74 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	68b9      	ldr	r1, [r7, #8]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	0018      	movs	r0, r3
 8002e16:	f000 f91b 	bl	8003050 <I2C_IsErrorOccurred>
 8002e1a:	1e03      	subs	r3, r0, #0
 8002e1c:	d001      	beq.n	8002e22 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e030      	b.n	8002e84 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	3301      	adds	r3, #1
 8002e26:	d025      	beq.n	8002e74 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e28:	f7ff f9c2 	bl	80021b0 <HAL_GetTick>
 8002e2c:	0002      	movs	r2, r0
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d302      	bcc.n	8002e3e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d11a      	bne.n	8002e74 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	2202      	movs	r2, #2
 8002e46:	4013      	ands	r3, r2
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d013      	beq.n	8002e74 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e50:	2220      	movs	r2, #32
 8002e52:	431a      	orrs	r2, r3
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2241      	movs	r2, #65	@ 0x41
 8002e5c:	2120      	movs	r1, #32
 8002e5e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2242      	movs	r2, #66	@ 0x42
 8002e64:	2100      	movs	r1, #0
 8002e66:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2240      	movs	r2, #64	@ 0x40
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e007      	b.n	8002e84 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d1c5      	bne.n	8002e0e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	0018      	movs	r0, r3
 8002e86:	46bd      	mov	sp, r7
 8002e88:	b004      	add	sp, #16
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e98:	e02f      	b.n	8002efa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	68b9      	ldr	r1, [r7, #8]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f000 f8d5 	bl	8003050 <I2C_IsErrorOccurred>
 8002ea6:	1e03      	subs	r3, r0, #0
 8002ea8:	d001      	beq.n	8002eae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e02d      	b.n	8002f0a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eae:	f7ff f97f 	bl	80021b0 <HAL_GetTick>
 8002eb2:	0002      	movs	r2, r0
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	68ba      	ldr	r2, [r7, #8]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d302      	bcc.n	8002ec4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d11a      	bne.n	8002efa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	2220      	movs	r2, #32
 8002ecc:	4013      	ands	r3, r2
 8002ece:	2b20      	cmp	r3, #32
 8002ed0:	d013      	beq.n	8002efa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2241      	movs	r2, #65	@ 0x41
 8002ee2:	2120      	movs	r1, #32
 8002ee4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2242      	movs	r2, #66	@ 0x42
 8002eea:	2100      	movs	r1, #0
 8002eec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2240      	movs	r2, #64	@ 0x40
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e007      	b.n	8002f0a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	2220      	movs	r2, #32
 8002f02:	4013      	ands	r3, r2
 8002f04:	2b20      	cmp	r3, #32
 8002f06:	d1c8      	bne.n	8002e9a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	b004      	add	sp, #16
 8002f10:	bd80      	pop	{r7, pc}
	...

08002f14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f20:	2317      	movs	r3, #23
 8002f22:	18fb      	adds	r3, r7, r3
 8002f24:	2200      	movs	r2, #0
 8002f26:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002f28:	e07b      	b.n	8003022 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	68b9      	ldr	r1, [r7, #8]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	0018      	movs	r0, r3
 8002f32:	f000 f88d 	bl	8003050 <I2C_IsErrorOccurred>
 8002f36:	1e03      	subs	r3, r0, #0
 8002f38:	d003      	beq.n	8002f42 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8002f3a:	2317      	movs	r3, #23
 8002f3c:	18fb      	adds	r3, r7, r3
 8002f3e:	2201      	movs	r2, #1
 8002f40:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	2220      	movs	r2, #32
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	2b20      	cmp	r3, #32
 8002f4e:	d140      	bne.n	8002fd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8002f50:	2117      	movs	r1, #23
 8002f52:	187b      	adds	r3, r7, r1
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d13b      	bne.n	8002fd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	2204      	movs	r2, #4
 8002f62:	4013      	ands	r3, r2
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d106      	bne.n	8002f76 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d002      	beq.n	8002f76 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002f70:	187b      	adds	r3, r7, r1
 8002f72:	2200      	movs	r2, #0
 8002f74:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	2210      	movs	r2, #16
 8002f7e:	4013      	ands	r3, r2
 8002f80:	2b10      	cmp	r3, #16
 8002f82:	d123      	bne.n	8002fcc <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2210      	movs	r2, #16
 8002f8a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2204      	movs	r2, #4
 8002f90:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2220      	movs	r2, #32
 8002f98:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	685a      	ldr	r2, [r3, #4]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4929      	ldr	r1, [pc, #164]	@ (800304c <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8002fa6:	400a      	ands	r2, r1
 8002fa8:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2241      	movs	r2, #65	@ 0x41
 8002fae:	2120      	movs	r1, #32
 8002fb0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2242      	movs	r2, #66	@ 0x42
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2240      	movs	r2, #64	@ 0x40
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002fc2:	2317      	movs	r3, #23
 8002fc4:	18fb      	adds	r3, r7, r3
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	701a      	strb	r2, [r3, #0]
 8002fca:	e002      	b.n	8002fd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002fd2:	f7ff f8ed 	bl	80021b0 <HAL_GetTick>
 8002fd6:	0002      	movs	r2, r0
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d302      	bcc.n	8002fe8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d11c      	bne.n	8003022 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8002fe8:	2017      	movs	r0, #23
 8002fea:	183b      	adds	r3, r7, r0
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d117      	bne.n	8003022 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	2204      	movs	r2, #4
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	2b04      	cmp	r3, #4
 8002ffe:	d010      	beq.n	8003022 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003004:	2220      	movs	r2, #32
 8003006:	431a      	orrs	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2241      	movs	r2, #65	@ 0x41
 8003010:	2120      	movs	r1, #32
 8003012:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2240      	movs	r2, #64	@ 0x40
 8003018:	2100      	movs	r1, #0
 800301a:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800301c:	183b      	adds	r3, r7, r0
 800301e:	2201      	movs	r2, #1
 8003020:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	699b      	ldr	r3, [r3, #24]
 8003028:	2204      	movs	r2, #4
 800302a:	4013      	ands	r3, r2
 800302c:	2b04      	cmp	r3, #4
 800302e:	d005      	beq.n	800303c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003030:	2317      	movs	r3, #23
 8003032:	18fb      	adds	r3, r7, r3
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d100      	bne.n	800303c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800303a:	e776      	b.n	8002f2a <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 800303c:	2317      	movs	r3, #23
 800303e:	18fb      	adds	r3, r7, r3
 8003040:	781b      	ldrb	r3, [r3, #0]
}
 8003042:	0018      	movs	r0, r3
 8003044:	46bd      	mov	sp, r7
 8003046:	b006      	add	sp, #24
 8003048:	bd80      	pop	{r7, pc}
 800304a:	46c0      	nop			@ (mov r8, r8)
 800304c:	fe00e800 	.word	0xfe00e800

08003050 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b08a      	sub	sp, #40	@ 0x28
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	60b9      	str	r1, [r7, #8]
 800305a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800305c:	2327      	movs	r3, #39	@ 0x27
 800305e:	18fb      	adds	r3, r7, r3
 8003060:	2200      	movs	r2, #0
 8003062:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800306c:	2300      	movs	r3, #0
 800306e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	2210      	movs	r2, #16
 8003078:	4013      	ands	r3, r2
 800307a:	d100      	bne.n	800307e <I2C_IsErrorOccurred+0x2e>
 800307c:	e079      	b.n	8003172 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2210      	movs	r2, #16
 8003084:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003086:	e057      	b.n	8003138 <I2C_IsErrorOccurred+0xe8>
 8003088:	2227      	movs	r2, #39	@ 0x27
 800308a:	18bb      	adds	r3, r7, r2
 800308c:	18ba      	adds	r2, r7, r2
 800308e:	7812      	ldrb	r2, [r2, #0]
 8003090:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	3301      	adds	r3, #1
 8003096:	d04f      	beq.n	8003138 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003098:	f7ff f88a 	bl	80021b0 <HAL_GetTick>
 800309c:	0002      	movs	r2, r0
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	68ba      	ldr	r2, [r7, #8]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d302      	bcc.n	80030ae <I2C_IsErrorOccurred+0x5e>
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d144      	bne.n	8003138 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	2380      	movs	r3, #128	@ 0x80
 80030b6:	01db      	lsls	r3, r3, #7
 80030b8:	4013      	ands	r3, r2
 80030ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80030bc:	2013      	movs	r0, #19
 80030be:	183b      	adds	r3, r7, r0
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	2142      	movs	r1, #66	@ 0x42
 80030c4:	5c52      	ldrb	r2, [r2, r1]
 80030c6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	699a      	ldr	r2, [r3, #24]
 80030ce:	2380      	movs	r3, #128	@ 0x80
 80030d0:	021b      	lsls	r3, r3, #8
 80030d2:	401a      	ands	r2, r3
 80030d4:	2380      	movs	r3, #128	@ 0x80
 80030d6:	021b      	lsls	r3, r3, #8
 80030d8:	429a      	cmp	r2, r3
 80030da:	d126      	bne.n	800312a <I2C_IsErrorOccurred+0xda>
 80030dc:	697a      	ldr	r2, [r7, #20]
 80030de:	2380      	movs	r3, #128	@ 0x80
 80030e0:	01db      	lsls	r3, r3, #7
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d021      	beq.n	800312a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80030e6:	183b      	adds	r3, r7, r0
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	2b20      	cmp	r3, #32
 80030ec:	d01d      	beq.n	800312a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2180      	movs	r1, #128	@ 0x80
 80030fa:	01c9      	lsls	r1, r1, #7
 80030fc:	430a      	orrs	r2, r1
 80030fe:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003100:	f7ff f856 	bl	80021b0 <HAL_GetTick>
 8003104:	0003      	movs	r3, r0
 8003106:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003108:	e00f      	b.n	800312a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800310a:	f7ff f851 	bl	80021b0 <HAL_GetTick>
 800310e:	0002      	movs	r2, r0
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b19      	cmp	r3, #25
 8003116:	d908      	bls.n	800312a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003118:	6a3b      	ldr	r3, [r7, #32]
 800311a:	2220      	movs	r2, #32
 800311c:	4313      	orrs	r3, r2
 800311e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003120:	2327      	movs	r3, #39	@ 0x27
 8003122:	18fb      	adds	r3, r7, r3
 8003124:	2201      	movs	r2, #1
 8003126:	701a      	strb	r2, [r3, #0]

              break;
 8003128:	e006      	b.n	8003138 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	2220      	movs	r2, #32
 8003132:	4013      	ands	r3, r2
 8003134:	2b20      	cmp	r3, #32
 8003136:	d1e8      	bne.n	800310a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	2220      	movs	r2, #32
 8003140:	4013      	ands	r3, r2
 8003142:	2b20      	cmp	r3, #32
 8003144:	d004      	beq.n	8003150 <I2C_IsErrorOccurred+0x100>
 8003146:	2327      	movs	r3, #39	@ 0x27
 8003148:	18fb      	adds	r3, r7, r3
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d09b      	beq.n	8003088 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003150:	2327      	movs	r3, #39	@ 0x27
 8003152:	18fb      	adds	r3, r7, r3
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d103      	bne.n	8003162 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2220      	movs	r2, #32
 8003160:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003162:	6a3b      	ldr	r3, [r7, #32]
 8003164:	2204      	movs	r2, #4
 8003166:	4313      	orrs	r3, r2
 8003168:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800316a:	2327      	movs	r3, #39	@ 0x27
 800316c:	18fb      	adds	r3, r7, r3
 800316e:	2201      	movs	r2, #1
 8003170:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	2380      	movs	r3, #128	@ 0x80
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	4013      	ands	r3, r2
 8003182:	d00c      	beq.n	800319e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003184:	6a3b      	ldr	r3, [r7, #32]
 8003186:	2201      	movs	r2, #1
 8003188:	4313      	orrs	r3, r2
 800318a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2280      	movs	r2, #128	@ 0x80
 8003192:	0052      	lsls	r2, r2, #1
 8003194:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003196:	2327      	movs	r3, #39	@ 0x27
 8003198:	18fb      	adds	r3, r7, r3
 800319a:	2201      	movs	r2, #1
 800319c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	2380      	movs	r3, #128	@ 0x80
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	4013      	ands	r3, r2
 80031a6:	d00c      	beq.n	80031c2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80031a8:	6a3b      	ldr	r3, [r7, #32]
 80031aa:	2208      	movs	r2, #8
 80031ac:	4313      	orrs	r3, r2
 80031ae:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2280      	movs	r2, #128	@ 0x80
 80031b6:	00d2      	lsls	r2, r2, #3
 80031b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031ba:	2327      	movs	r3, #39	@ 0x27
 80031bc:	18fb      	adds	r3, r7, r3
 80031be:	2201      	movs	r2, #1
 80031c0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	2380      	movs	r3, #128	@ 0x80
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4013      	ands	r3, r2
 80031ca:	d00c      	beq.n	80031e6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80031cc:	6a3b      	ldr	r3, [r7, #32]
 80031ce:	2202      	movs	r2, #2
 80031d0:	4313      	orrs	r3, r2
 80031d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2280      	movs	r2, #128	@ 0x80
 80031da:	0092      	lsls	r2, r2, #2
 80031dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031de:	2327      	movs	r3, #39	@ 0x27
 80031e0:	18fb      	adds	r3, r7, r3
 80031e2:	2201      	movs	r2, #1
 80031e4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80031e6:	2327      	movs	r3, #39	@ 0x27
 80031e8:	18fb      	adds	r3, r7, r3
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d01d      	beq.n	800322c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	0018      	movs	r0, r3
 80031f4:	f7ff fd8a 	bl	8002d0c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	490e      	ldr	r1, [pc, #56]	@ (800323c <I2C_IsErrorOccurred+0x1ec>)
 8003204:	400a      	ands	r2, r1
 8003206:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800320c:	6a3b      	ldr	r3, [r7, #32]
 800320e:	431a      	orrs	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2241      	movs	r2, #65	@ 0x41
 8003218:	2120      	movs	r1, #32
 800321a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2242      	movs	r2, #66	@ 0x42
 8003220:	2100      	movs	r1, #0
 8003222:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2240      	movs	r2, #64	@ 0x40
 8003228:	2100      	movs	r1, #0
 800322a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800322c:	2327      	movs	r3, #39	@ 0x27
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	781b      	ldrb	r3, [r3, #0]
}
 8003232:	0018      	movs	r0, r3
 8003234:	46bd      	mov	sp, r7
 8003236:	b00a      	add	sp, #40	@ 0x28
 8003238:	bd80      	pop	{r7, pc}
 800323a:	46c0      	nop			@ (mov r8, r8)
 800323c:	fe00e800 	.word	0xfe00e800

08003240 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003240:	b590      	push	{r4, r7, lr}
 8003242:	b087      	sub	sp, #28
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	0008      	movs	r0, r1
 800324a:	0011      	movs	r1, r2
 800324c:	607b      	str	r3, [r7, #4]
 800324e:	240a      	movs	r4, #10
 8003250:	193b      	adds	r3, r7, r4
 8003252:	1c02      	adds	r2, r0, #0
 8003254:	801a      	strh	r2, [r3, #0]
 8003256:	2009      	movs	r0, #9
 8003258:	183b      	adds	r3, r7, r0
 800325a:	1c0a      	adds	r2, r1, #0
 800325c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800325e:	193b      	adds	r3, r7, r4
 8003260:	881b      	ldrh	r3, [r3, #0]
 8003262:	059b      	lsls	r3, r3, #22
 8003264:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003266:	183b      	adds	r3, r7, r0
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	0419      	lsls	r1, r3, #16
 800326c:	23ff      	movs	r3, #255	@ 0xff
 800326e:	041b      	lsls	r3, r3, #16
 8003270:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003272:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800327a:	4313      	orrs	r3, r2
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	085b      	lsrs	r3, r3, #1
 8003280:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800328a:	0d51      	lsrs	r1, r2, #21
 800328c:	2280      	movs	r2, #128	@ 0x80
 800328e:	00d2      	lsls	r2, r2, #3
 8003290:	400a      	ands	r2, r1
 8003292:	4907      	ldr	r1, [pc, #28]	@ (80032b0 <I2C_TransferConfig+0x70>)
 8003294:	430a      	orrs	r2, r1
 8003296:	43d2      	mvns	r2, r2
 8003298:	401a      	ands	r2, r3
 800329a:	0011      	movs	r1, r2
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	430a      	orrs	r2, r1
 80032a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80032a6:	46c0      	nop			@ (mov r8, r8)
 80032a8:	46bd      	mov	sp, r7
 80032aa:	b007      	add	sp, #28
 80032ac:	bd90      	pop	{r4, r7, pc}
 80032ae:	46c0      	nop			@ (mov r8, r8)
 80032b0:	03ff63ff 	.word	0x03ff63ff

080032b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2241      	movs	r2, #65	@ 0x41
 80032c2:	5c9b      	ldrb	r3, [r3, r2]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b20      	cmp	r3, #32
 80032c8:	d138      	bne.n	800333c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2240      	movs	r2, #64	@ 0x40
 80032ce:	5c9b      	ldrb	r3, [r3, r2]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d101      	bne.n	80032d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032d4:	2302      	movs	r3, #2
 80032d6:	e032      	b.n	800333e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2240      	movs	r2, #64	@ 0x40
 80032dc:	2101      	movs	r1, #1
 80032de:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2241      	movs	r2, #65	@ 0x41
 80032e4:	2124      	movs	r1, #36	@ 0x24
 80032e6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2101      	movs	r1, #1
 80032f4:	438a      	bics	r2, r1
 80032f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4911      	ldr	r1, [pc, #68]	@ (8003348 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003304:	400a      	ands	r2, r1
 8003306:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	6819      	ldr	r1, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	430a      	orrs	r2, r1
 8003316:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2101      	movs	r1, #1
 8003324:	430a      	orrs	r2, r1
 8003326:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2241      	movs	r2, #65	@ 0x41
 800332c:	2120      	movs	r1, #32
 800332e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2240      	movs	r2, #64	@ 0x40
 8003334:	2100      	movs	r1, #0
 8003336:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003338:	2300      	movs	r3, #0
 800333a:	e000      	b.n	800333e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800333c:	2302      	movs	r3, #2
  }
}
 800333e:	0018      	movs	r0, r3
 8003340:	46bd      	mov	sp, r7
 8003342:	b002      	add	sp, #8
 8003344:	bd80      	pop	{r7, pc}
 8003346:	46c0      	nop			@ (mov r8, r8)
 8003348:	ffffefff 	.word	0xffffefff

0800334c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2241      	movs	r2, #65	@ 0x41
 800335a:	5c9b      	ldrb	r3, [r3, r2]
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b20      	cmp	r3, #32
 8003360:	d139      	bne.n	80033d6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2240      	movs	r2, #64	@ 0x40
 8003366:	5c9b      	ldrb	r3, [r3, r2]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d101      	bne.n	8003370 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800336c:	2302      	movs	r3, #2
 800336e:	e033      	b.n	80033d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2240      	movs	r2, #64	@ 0x40
 8003374:	2101      	movs	r1, #1
 8003376:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2241      	movs	r2, #65	@ 0x41
 800337c:	2124      	movs	r1, #36	@ 0x24
 800337e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2101      	movs	r1, #1
 800338c:	438a      	bics	r2, r1
 800338e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4a11      	ldr	r2, [pc, #68]	@ (80033e0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800339c:	4013      	ands	r3, r2
 800339e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	021b      	lsls	r3, r3, #8
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68fa      	ldr	r2, [r7, #12]
 80033b0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2101      	movs	r1, #1
 80033be:	430a      	orrs	r2, r1
 80033c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2241      	movs	r2, #65	@ 0x41
 80033c6:	2120      	movs	r1, #32
 80033c8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2240      	movs	r2, #64	@ 0x40
 80033ce:	2100      	movs	r1, #0
 80033d0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80033d2:	2300      	movs	r3, #0
 80033d4:	e000      	b.n	80033d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033d6:	2302      	movs	r3, #2
  }
}
 80033d8:	0018      	movs	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	b004      	add	sp, #16
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	fffff0ff 	.word	0xfffff0ff

080033e4 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033e8:	4b04      	ldr	r3, [pc, #16]	@ (80033fc <HAL_PWR_EnableBkUpAccess+0x18>)
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	4b03      	ldr	r3, [pc, #12]	@ (80033fc <HAL_PWR_EnableBkUpAccess+0x18>)
 80033ee:	2180      	movs	r1, #128	@ 0x80
 80033f0:	0049      	lsls	r1, r1, #1
 80033f2:	430a      	orrs	r2, r1
 80033f4:	601a      	str	r2, [r3, #0]
}
 80033f6:	46c0      	nop			@ (mov r8, r8)
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	40007000 	.word	0x40007000

08003400 <HAL_PWR_DisableBkUpAccess>:
/**
  * @brief  Disable access to the backup domain
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8003404:	4b04      	ldr	r3, [pc, #16]	@ (8003418 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	4b03      	ldr	r3, [pc, #12]	@ (8003418 <HAL_PWR_DisableBkUpAccess+0x18>)
 800340a:	4904      	ldr	r1, [pc, #16]	@ (800341c <HAL_PWR_DisableBkUpAccess+0x1c>)
 800340c:	400a      	ands	r2, r1
 800340e:	601a      	str	r2, [r3, #0]
}
 8003410:	46c0      	nop			@ (mov r8, r8)
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	46c0      	nop			@ (mov r8, r8)
 8003418:	40007000 	.word	0x40007000
 800341c:	fffffeff 	.word	0xfffffeff

08003420 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003428:	4b19      	ldr	r3, [pc, #100]	@ (8003490 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a19      	ldr	r2, [pc, #100]	@ (8003494 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800342e:	4013      	ands	r3, r2
 8003430:	0019      	movs	r1, r3
 8003432:	4b17      	ldr	r3, [pc, #92]	@ (8003490 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	430a      	orrs	r2, r1
 8003438:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	2380      	movs	r3, #128	@ 0x80
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	429a      	cmp	r2, r3
 8003442:	d11f      	bne.n	8003484 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003444:	4b14      	ldr	r3, [pc, #80]	@ (8003498 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	0013      	movs	r3, r2
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	189b      	adds	r3, r3, r2
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	4912      	ldr	r1, [pc, #72]	@ (800349c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003452:	0018      	movs	r0, r3
 8003454:	f7fc fe56 	bl	8000104 <__udivsi3>
 8003458:	0003      	movs	r3, r0
 800345a:	3301      	adds	r3, #1
 800345c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800345e:	e008      	b.n	8003472 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	3b01      	subs	r3, #1
 800346a:	60fb      	str	r3, [r7, #12]
 800346c:	e001      	b.n	8003472 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e009      	b.n	8003486 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003472:	4b07      	ldr	r3, [pc, #28]	@ (8003490 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003474:	695a      	ldr	r2, [r3, #20]
 8003476:	2380      	movs	r3, #128	@ 0x80
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	401a      	ands	r2, r3
 800347c:	2380      	movs	r3, #128	@ 0x80
 800347e:	00db      	lsls	r3, r3, #3
 8003480:	429a      	cmp	r2, r3
 8003482:	d0ed      	beq.n	8003460 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	0018      	movs	r0, r3
 8003488:	46bd      	mov	sp, r7
 800348a:	b004      	add	sp, #16
 800348c:	bd80      	pop	{r7, pc}
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	40007000 	.word	0x40007000
 8003494:	fffff9ff 	.word	0xfffff9ff
 8003498:	20000054 	.word	0x20000054
 800349c:	000f4240 	.word	0x000f4240

080034a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b088      	sub	sp, #32
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e2fe      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2201      	movs	r2, #1
 80034b8:	4013      	ands	r3, r2
 80034ba:	d100      	bne.n	80034be <HAL_RCC_OscConfig+0x1e>
 80034bc:	e07c      	b.n	80035b8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034be:	4bc3      	ldr	r3, [pc, #780]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	2238      	movs	r2, #56	@ 0x38
 80034c4:	4013      	ands	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034c8:	4bc0      	ldr	r3, [pc, #768]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	2203      	movs	r2, #3
 80034ce:	4013      	ands	r3, r2
 80034d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	2b10      	cmp	r3, #16
 80034d6:	d102      	bne.n	80034de <HAL_RCC_OscConfig+0x3e>
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	2b03      	cmp	r3, #3
 80034dc:	d002      	beq.n	80034e4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d10b      	bne.n	80034fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e4:	4bb9      	ldr	r3, [pc, #740]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	2380      	movs	r3, #128	@ 0x80
 80034ea:	029b      	lsls	r3, r3, #10
 80034ec:	4013      	ands	r3, r2
 80034ee:	d062      	beq.n	80035b6 <HAL_RCC_OscConfig+0x116>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d15e      	bne.n	80035b6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e2d9      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685a      	ldr	r2, [r3, #4]
 8003500:	2380      	movs	r3, #128	@ 0x80
 8003502:	025b      	lsls	r3, r3, #9
 8003504:	429a      	cmp	r2, r3
 8003506:	d107      	bne.n	8003518 <HAL_RCC_OscConfig+0x78>
 8003508:	4bb0      	ldr	r3, [pc, #704]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	4baf      	ldr	r3, [pc, #700]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 800350e:	2180      	movs	r1, #128	@ 0x80
 8003510:	0249      	lsls	r1, r1, #9
 8003512:	430a      	orrs	r2, r1
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	e020      	b.n	800355a <HAL_RCC_OscConfig+0xba>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	23a0      	movs	r3, #160	@ 0xa0
 800351e:	02db      	lsls	r3, r3, #11
 8003520:	429a      	cmp	r2, r3
 8003522:	d10e      	bne.n	8003542 <HAL_RCC_OscConfig+0xa2>
 8003524:	4ba9      	ldr	r3, [pc, #676]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	4ba8      	ldr	r3, [pc, #672]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 800352a:	2180      	movs	r1, #128	@ 0x80
 800352c:	02c9      	lsls	r1, r1, #11
 800352e:	430a      	orrs	r2, r1
 8003530:	601a      	str	r2, [r3, #0]
 8003532:	4ba6      	ldr	r3, [pc, #664]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	4ba5      	ldr	r3, [pc, #660]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003538:	2180      	movs	r1, #128	@ 0x80
 800353a:	0249      	lsls	r1, r1, #9
 800353c:	430a      	orrs	r2, r1
 800353e:	601a      	str	r2, [r3, #0]
 8003540:	e00b      	b.n	800355a <HAL_RCC_OscConfig+0xba>
 8003542:	4ba2      	ldr	r3, [pc, #648]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	4ba1      	ldr	r3, [pc, #644]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003548:	49a1      	ldr	r1, [pc, #644]	@ (80037d0 <HAL_RCC_OscConfig+0x330>)
 800354a:	400a      	ands	r2, r1
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	4b9f      	ldr	r3, [pc, #636]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	4b9e      	ldr	r3, [pc, #632]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003554:	499f      	ldr	r1, [pc, #636]	@ (80037d4 <HAL_RCC_OscConfig+0x334>)
 8003556:	400a      	ands	r2, r1
 8003558:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d014      	beq.n	800358c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003562:	f7fe fe25 	bl	80021b0 <HAL_GetTick>
 8003566:	0003      	movs	r3, r0
 8003568:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800356a:	e008      	b.n	800357e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800356c:	f7fe fe20 	bl	80021b0 <HAL_GetTick>
 8003570:	0002      	movs	r2, r0
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	2b64      	cmp	r3, #100	@ 0x64
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e298      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800357e:	4b93      	ldr	r3, [pc, #588]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	2380      	movs	r3, #128	@ 0x80
 8003584:	029b      	lsls	r3, r3, #10
 8003586:	4013      	ands	r3, r2
 8003588:	d0f0      	beq.n	800356c <HAL_RCC_OscConfig+0xcc>
 800358a:	e015      	b.n	80035b8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358c:	f7fe fe10 	bl	80021b0 <HAL_GetTick>
 8003590:	0003      	movs	r3, r0
 8003592:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003594:	e008      	b.n	80035a8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003596:	f7fe fe0b 	bl	80021b0 <HAL_GetTick>
 800359a:	0002      	movs	r2, r0
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b64      	cmp	r3, #100	@ 0x64
 80035a2:	d901      	bls.n	80035a8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e283      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035a8:	4b88      	ldr	r3, [pc, #544]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	2380      	movs	r3, #128	@ 0x80
 80035ae:	029b      	lsls	r3, r3, #10
 80035b0:	4013      	ands	r3, r2
 80035b2:	d1f0      	bne.n	8003596 <HAL_RCC_OscConfig+0xf6>
 80035b4:	e000      	b.n	80035b8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035b6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2202      	movs	r2, #2
 80035be:	4013      	ands	r3, r2
 80035c0:	d100      	bne.n	80035c4 <HAL_RCC_OscConfig+0x124>
 80035c2:	e099      	b.n	80036f8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035c4:	4b81      	ldr	r3, [pc, #516]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	2238      	movs	r2, #56	@ 0x38
 80035ca:	4013      	ands	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035ce:	4b7f      	ldr	r3, [pc, #508]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	2203      	movs	r2, #3
 80035d4:	4013      	ands	r3, r2
 80035d6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2b10      	cmp	r3, #16
 80035dc:	d102      	bne.n	80035e4 <HAL_RCC_OscConfig+0x144>
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d002      	beq.n	80035ea <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d135      	bne.n	8003656 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035ea:	4b78      	ldr	r3, [pc, #480]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	2380      	movs	r3, #128	@ 0x80
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	4013      	ands	r3, r2
 80035f4:	d005      	beq.n	8003602 <HAL_RCC_OscConfig+0x162>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e256      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003602:	4b72      	ldr	r3, [pc, #456]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	4a74      	ldr	r2, [pc, #464]	@ (80037d8 <HAL_RCC_OscConfig+0x338>)
 8003608:	4013      	ands	r3, r2
 800360a:	0019      	movs	r1, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	695b      	ldr	r3, [r3, #20]
 8003610:	021a      	lsls	r2, r3, #8
 8003612:	4b6e      	ldr	r3, [pc, #440]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003614:	430a      	orrs	r2, r1
 8003616:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d112      	bne.n	8003644 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800361e:	4b6b      	ldr	r3, [pc, #428]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a6e      	ldr	r2, [pc, #440]	@ (80037dc <HAL_RCC_OscConfig+0x33c>)
 8003624:	4013      	ands	r3, r2
 8003626:	0019      	movs	r1, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	691a      	ldr	r2, [r3, #16]
 800362c:	4b67      	ldr	r3, [pc, #412]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 800362e:	430a      	orrs	r2, r1
 8003630:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003632:	4b66      	ldr	r3, [pc, #408]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	0adb      	lsrs	r3, r3, #11
 8003638:	2207      	movs	r2, #7
 800363a:	4013      	ands	r3, r2
 800363c:	4a68      	ldr	r2, [pc, #416]	@ (80037e0 <HAL_RCC_OscConfig+0x340>)
 800363e:	40da      	lsrs	r2, r3
 8003640:	4b68      	ldr	r3, [pc, #416]	@ (80037e4 <HAL_RCC_OscConfig+0x344>)
 8003642:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003644:	4b68      	ldr	r3, [pc, #416]	@ (80037e8 <HAL_RCC_OscConfig+0x348>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	0018      	movs	r0, r3
 800364a:	f7fe fd55 	bl	80020f8 <HAL_InitTick>
 800364e:	1e03      	subs	r3, r0, #0
 8003650:	d051      	beq.n	80036f6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e22c      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d030      	beq.n	80036c0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800365e:	4b5b      	ldr	r3, [pc, #364]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a5e      	ldr	r2, [pc, #376]	@ (80037dc <HAL_RCC_OscConfig+0x33c>)
 8003664:	4013      	ands	r3, r2
 8003666:	0019      	movs	r1, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	691a      	ldr	r2, [r3, #16]
 800366c:	4b57      	ldr	r3, [pc, #348]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 800366e:	430a      	orrs	r2, r1
 8003670:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003672:	4b56      	ldr	r3, [pc, #344]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	4b55      	ldr	r3, [pc, #340]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003678:	2180      	movs	r1, #128	@ 0x80
 800367a:	0049      	lsls	r1, r1, #1
 800367c:	430a      	orrs	r2, r1
 800367e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003680:	f7fe fd96 	bl	80021b0 <HAL_GetTick>
 8003684:	0003      	movs	r3, r0
 8003686:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003688:	e008      	b.n	800369c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800368a:	f7fe fd91 	bl	80021b0 <HAL_GetTick>
 800368e:	0002      	movs	r2, r0
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b02      	cmp	r3, #2
 8003696:	d901      	bls.n	800369c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e209      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800369c:	4b4b      	ldr	r3, [pc, #300]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	2380      	movs	r3, #128	@ 0x80
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	4013      	ands	r3, r2
 80036a6:	d0f0      	beq.n	800368a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036a8:	4b48      	ldr	r3, [pc, #288]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	4a4a      	ldr	r2, [pc, #296]	@ (80037d8 <HAL_RCC_OscConfig+0x338>)
 80036ae:	4013      	ands	r3, r2
 80036b0:	0019      	movs	r1, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	021a      	lsls	r2, r3, #8
 80036b8:	4b44      	ldr	r3, [pc, #272]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80036ba:	430a      	orrs	r2, r1
 80036bc:	605a      	str	r2, [r3, #4]
 80036be:	e01b      	b.n	80036f8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80036c0:	4b42      	ldr	r3, [pc, #264]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	4b41      	ldr	r3, [pc, #260]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80036c6:	4949      	ldr	r1, [pc, #292]	@ (80037ec <HAL_RCC_OscConfig+0x34c>)
 80036c8:	400a      	ands	r2, r1
 80036ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036cc:	f7fe fd70 	bl	80021b0 <HAL_GetTick>
 80036d0:	0003      	movs	r3, r0
 80036d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036d4:	e008      	b.n	80036e8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036d6:	f7fe fd6b 	bl	80021b0 <HAL_GetTick>
 80036da:	0002      	movs	r2, r0
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d901      	bls.n	80036e8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e1e3      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036e8:	4b38      	ldr	r3, [pc, #224]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	2380      	movs	r3, #128	@ 0x80
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	4013      	ands	r3, r2
 80036f2:	d1f0      	bne.n	80036d6 <HAL_RCC_OscConfig+0x236>
 80036f4:	e000      	b.n	80036f8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036f6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2208      	movs	r2, #8
 80036fe:	4013      	ands	r3, r2
 8003700:	d047      	beq.n	8003792 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003702:	4b32      	ldr	r3, [pc, #200]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	2238      	movs	r2, #56	@ 0x38
 8003708:	4013      	ands	r3, r2
 800370a:	2b18      	cmp	r3, #24
 800370c:	d10a      	bne.n	8003724 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800370e:	4b2f      	ldr	r3, [pc, #188]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003712:	2202      	movs	r2, #2
 8003714:	4013      	ands	r3, r2
 8003716:	d03c      	beq.n	8003792 <HAL_RCC_OscConfig+0x2f2>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	699b      	ldr	r3, [r3, #24]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d138      	bne.n	8003792 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e1c5      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d019      	beq.n	8003760 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800372c:	4b27      	ldr	r3, [pc, #156]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 800372e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003730:	4b26      	ldr	r3, [pc, #152]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003732:	2101      	movs	r1, #1
 8003734:	430a      	orrs	r2, r1
 8003736:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003738:	f7fe fd3a 	bl	80021b0 <HAL_GetTick>
 800373c:	0003      	movs	r3, r0
 800373e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003740:	e008      	b.n	8003754 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003742:	f7fe fd35 	bl	80021b0 <HAL_GetTick>
 8003746:	0002      	movs	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	2b02      	cmp	r3, #2
 800374e:	d901      	bls.n	8003754 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e1ad      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003754:	4b1d      	ldr	r3, [pc, #116]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003756:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003758:	2202      	movs	r2, #2
 800375a:	4013      	ands	r3, r2
 800375c:	d0f1      	beq.n	8003742 <HAL_RCC_OscConfig+0x2a2>
 800375e:	e018      	b.n	8003792 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003760:	4b1a      	ldr	r3, [pc, #104]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003762:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003764:	4b19      	ldr	r3, [pc, #100]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 8003766:	2101      	movs	r1, #1
 8003768:	438a      	bics	r2, r1
 800376a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376c:	f7fe fd20 	bl	80021b0 <HAL_GetTick>
 8003770:	0003      	movs	r3, r0
 8003772:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003774:	e008      	b.n	8003788 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003776:	f7fe fd1b 	bl	80021b0 <HAL_GetTick>
 800377a:	0002      	movs	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b02      	cmp	r3, #2
 8003782:	d901      	bls.n	8003788 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e193      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003788:	4b10      	ldr	r3, [pc, #64]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 800378a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800378c:	2202      	movs	r2, #2
 800378e:	4013      	ands	r3, r2
 8003790:	d1f1      	bne.n	8003776 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2204      	movs	r2, #4
 8003798:	4013      	ands	r3, r2
 800379a:	d100      	bne.n	800379e <HAL_RCC_OscConfig+0x2fe>
 800379c:	e0c6      	b.n	800392c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800379e:	231f      	movs	r3, #31
 80037a0:	18fb      	adds	r3, r7, r3
 80037a2:	2200      	movs	r2, #0
 80037a4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80037a6:	4b09      	ldr	r3, [pc, #36]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2238      	movs	r2, #56	@ 0x38
 80037ac:	4013      	ands	r3, r2
 80037ae:	2b20      	cmp	r3, #32
 80037b0:	d11e      	bne.n	80037f0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80037b2:	4b06      	ldr	r3, [pc, #24]	@ (80037cc <HAL_RCC_OscConfig+0x32c>)
 80037b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b6:	2202      	movs	r2, #2
 80037b8:	4013      	ands	r3, r2
 80037ba:	d100      	bne.n	80037be <HAL_RCC_OscConfig+0x31e>
 80037bc:	e0b6      	b.n	800392c <HAL_RCC_OscConfig+0x48c>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d000      	beq.n	80037c8 <HAL_RCC_OscConfig+0x328>
 80037c6:	e0b1      	b.n	800392c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e171      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
 80037cc:	40021000 	.word	0x40021000
 80037d0:	fffeffff 	.word	0xfffeffff
 80037d4:	fffbffff 	.word	0xfffbffff
 80037d8:	ffff80ff 	.word	0xffff80ff
 80037dc:	ffffc7ff 	.word	0xffffc7ff
 80037e0:	00f42400 	.word	0x00f42400
 80037e4:	20000054 	.word	0x20000054
 80037e8:	20000058 	.word	0x20000058
 80037ec:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037f0:	4bb1      	ldr	r3, [pc, #708]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80037f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037f4:	2380      	movs	r3, #128	@ 0x80
 80037f6:	055b      	lsls	r3, r3, #21
 80037f8:	4013      	ands	r3, r2
 80037fa:	d101      	bne.n	8003800 <HAL_RCC_OscConfig+0x360>
 80037fc:	2301      	movs	r3, #1
 80037fe:	e000      	b.n	8003802 <HAL_RCC_OscConfig+0x362>
 8003800:	2300      	movs	r3, #0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d011      	beq.n	800382a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003806:	4bac      	ldr	r3, [pc, #688]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003808:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800380a:	4bab      	ldr	r3, [pc, #684]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 800380c:	2180      	movs	r1, #128	@ 0x80
 800380e:	0549      	lsls	r1, r1, #21
 8003810:	430a      	orrs	r2, r1
 8003812:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003814:	4ba8      	ldr	r3, [pc, #672]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003816:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003818:	2380      	movs	r3, #128	@ 0x80
 800381a:	055b      	lsls	r3, r3, #21
 800381c:	4013      	ands	r3, r2
 800381e:	60fb      	str	r3, [r7, #12]
 8003820:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003822:	231f      	movs	r3, #31
 8003824:	18fb      	adds	r3, r7, r3
 8003826:	2201      	movs	r2, #1
 8003828:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800382a:	4ba4      	ldr	r3, [pc, #656]	@ (8003abc <HAL_RCC_OscConfig+0x61c>)
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	2380      	movs	r3, #128	@ 0x80
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	4013      	ands	r3, r2
 8003834:	d11a      	bne.n	800386c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003836:	4ba1      	ldr	r3, [pc, #644]	@ (8003abc <HAL_RCC_OscConfig+0x61c>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	4ba0      	ldr	r3, [pc, #640]	@ (8003abc <HAL_RCC_OscConfig+0x61c>)
 800383c:	2180      	movs	r1, #128	@ 0x80
 800383e:	0049      	lsls	r1, r1, #1
 8003840:	430a      	orrs	r2, r1
 8003842:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003844:	f7fe fcb4 	bl	80021b0 <HAL_GetTick>
 8003848:	0003      	movs	r3, r0
 800384a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800384c:	e008      	b.n	8003860 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800384e:	f7fe fcaf 	bl	80021b0 <HAL_GetTick>
 8003852:	0002      	movs	r2, r0
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e127      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003860:	4b96      	ldr	r3, [pc, #600]	@ (8003abc <HAL_RCC_OscConfig+0x61c>)
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	2380      	movs	r3, #128	@ 0x80
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	4013      	ands	r3, r2
 800386a:	d0f0      	beq.n	800384e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d106      	bne.n	8003882 <HAL_RCC_OscConfig+0x3e2>
 8003874:	4b90      	ldr	r3, [pc, #576]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003876:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003878:	4b8f      	ldr	r3, [pc, #572]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 800387a:	2101      	movs	r1, #1
 800387c:	430a      	orrs	r2, r1
 800387e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003880:	e01c      	b.n	80038bc <HAL_RCC_OscConfig+0x41c>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	2b05      	cmp	r3, #5
 8003888:	d10c      	bne.n	80038a4 <HAL_RCC_OscConfig+0x404>
 800388a:	4b8b      	ldr	r3, [pc, #556]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 800388c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800388e:	4b8a      	ldr	r3, [pc, #552]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003890:	2104      	movs	r1, #4
 8003892:	430a      	orrs	r2, r1
 8003894:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003896:	4b88      	ldr	r3, [pc, #544]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003898:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800389a:	4b87      	ldr	r3, [pc, #540]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 800389c:	2101      	movs	r1, #1
 800389e:	430a      	orrs	r2, r1
 80038a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038a2:	e00b      	b.n	80038bc <HAL_RCC_OscConfig+0x41c>
 80038a4:	4b84      	ldr	r3, [pc, #528]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80038a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80038a8:	4b83      	ldr	r3, [pc, #524]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80038aa:	2101      	movs	r1, #1
 80038ac:	438a      	bics	r2, r1
 80038ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038b0:	4b81      	ldr	r3, [pc, #516]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80038b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80038b4:	4b80      	ldr	r3, [pc, #512]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80038b6:	2104      	movs	r1, #4
 80038b8:	438a      	bics	r2, r1
 80038ba:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d014      	beq.n	80038ee <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c4:	f7fe fc74 	bl	80021b0 <HAL_GetTick>
 80038c8:	0003      	movs	r3, r0
 80038ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038cc:	e009      	b.n	80038e2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ce:	f7fe fc6f 	bl	80021b0 <HAL_GetTick>
 80038d2:	0002      	movs	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	4a79      	ldr	r2, [pc, #484]	@ (8003ac0 <HAL_RCC_OscConfig+0x620>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e0e6      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038e2:	4b75      	ldr	r3, [pc, #468]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80038e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038e6:	2202      	movs	r2, #2
 80038e8:	4013      	ands	r3, r2
 80038ea:	d0f0      	beq.n	80038ce <HAL_RCC_OscConfig+0x42e>
 80038ec:	e013      	b.n	8003916 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ee:	f7fe fc5f 	bl	80021b0 <HAL_GetTick>
 80038f2:	0003      	movs	r3, r0
 80038f4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038f6:	e009      	b.n	800390c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038f8:	f7fe fc5a 	bl	80021b0 <HAL_GetTick>
 80038fc:	0002      	movs	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	4a6f      	ldr	r2, [pc, #444]	@ (8003ac0 <HAL_RCC_OscConfig+0x620>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d901      	bls.n	800390c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e0d1      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800390c:	4b6a      	ldr	r3, [pc, #424]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 800390e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003910:	2202      	movs	r2, #2
 8003912:	4013      	ands	r3, r2
 8003914:	d1f0      	bne.n	80038f8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003916:	231f      	movs	r3, #31
 8003918:	18fb      	adds	r3, r7, r3
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	2b01      	cmp	r3, #1
 800391e:	d105      	bne.n	800392c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003920:	4b65      	ldr	r3, [pc, #404]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003922:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003924:	4b64      	ldr	r3, [pc, #400]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003926:	4967      	ldr	r1, [pc, #412]	@ (8003ac4 <HAL_RCC_OscConfig+0x624>)
 8003928:	400a      	ands	r2, r1
 800392a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d100      	bne.n	8003936 <HAL_RCC_OscConfig+0x496>
 8003934:	e0bb      	b.n	8003aae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003936:	4b60      	ldr	r3, [pc, #384]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	2238      	movs	r2, #56	@ 0x38
 800393c:	4013      	ands	r3, r2
 800393e:	2b10      	cmp	r3, #16
 8003940:	d100      	bne.n	8003944 <HAL_RCC_OscConfig+0x4a4>
 8003942:	e07b      	b.n	8003a3c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	69db      	ldr	r3, [r3, #28]
 8003948:	2b02      	cmp	r3, #2
 800394a:	d156      	bne.n	80039fa <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800394c:	4b5a      	ldr	r3, [pc, #360]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	4b59      	ldr	r3, [pc, #356]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003952:	495d      	ldr	r1, [pc, #372]	@ (8003ac8 <HAL_RCC_OscConfig+0x628>)
 8003954:	400a      	ands	r2, r1
 8003956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003958:	f7fe fc2a 	bl	80021b0 <HAL_GetTick>
 800395c:	0003      	movs	r3, r0
 800395e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003960:	e008      	b.n	8003974 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003962:	f7fe fc25 	bl	80021b0 <HAL_GetTick>
 8003966:	0002      	movs	r2, r0
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	2b02      	cmp	r3, #2
 800396e:	d901      	bls.n	8003974 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003970:	2303      	movs	r3, #3
 8003972:	e09d      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003974:	4b50      	ldr	r3, [pc, #320]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	2380      	movs	r3, #128	@ 0x80
 800397a:	049b      	lsls	r3, r3, #18
 800397c:	4013      	ands	r3, r2
 800397e:	d1f0      	bne.n	8003962 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003980:	4b4d      	ldr	r3, [pc, #308]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	4a51      	ldr	r2, [pc, #324]	@ (8003acc <HAL_RCC_OscConfig+0x62c>)
 8003986:	4013      	ands	r3, r2
 8003988:	0019      	movs	r1, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a1a      	ldr	r2, [r3, #32]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003998:	021b      	lsls	r3, r3, #8
 800399a:	431a      	orrs	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a0:	431a      	orrs	r2, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a6:	431a      	orrs	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039ac:	431a      	orrs	r2, r3
 80039ae:	4b42      	ldr	r3, [pc, #264]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80039b0:	430a      	orrs	r2, r1
 80039b2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039b4:	4b40      	ldr	r3, [pc, #256]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	4b3f      	ldr	r3, [pc, #252]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80039ba:	2180      	movs	r1, #128	@ 0x80
 80039bc:	0449      	lsls	r1, r1, #17
 80039be:	430a      	orrs	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80039c2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	4b3c      	ldr	r3, [pc, #240]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80039c8:	2180      	movs	r1, #128	@ 0x80
 80039ca:	0549      	lsls	r1, r1, #21
 80039cc:	430a      	orrs	r2, r1
 80039ce:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d0:	f7fe fbee 	bl	80021b0 <HAL_GetTick>
 80039d4:	0003      	movs	r3, r0
 80039d6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039d8:	e008      	b.n	80039ec <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039da:	f7fe fbe9 	bl	80021b0 <HAL_GetTick>
 80039de:	0002      	movs	r2, r0
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d901      	bls.n	80039ec <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	e061      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ec:	4b32      	ldr	r3, [pc, #200]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	2380      	movs	r3, #128	@ 0x80
 80039f2:	049b      	lsls	r3, r3, #18
 80039f4:	4013      	ands	r3, r2
 80039f6:	d0f0      	beq.n	80039da <HAL_RCC_OscConfig+0x53a>
 80039f8:	e059      	b.n	8003aae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039fa:	4b2f      	ldr	r3, [pc, #188]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	4b2e      	ldr	r3, [pc, #184]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003a00:	4931      	ldr	r1, [pc, #196]	@ (8003ac8 <HAL_RCC_OscConfig+0x628>)
 8003a02:	400a      	ands	r2, r1
 8003a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a06:	f7fe fbd3 	bl	80021b0 <HAL_GetTick>
 8003a0a:	0003      	movs	r3, r0
 8003a0c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a0e:	e008      	b.n	8003a22 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a10:	f7fe fbce 	bl	80021b0 <HAL_GetTick>
 8003a14:	0002      	movs	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e046      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a22:	4b25      	ldr	r3, [pc, #148]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	2380      	movs	r3, #128	@ 0x80
 8003a28:	049b      	lsls	r3, r3, #18
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	d1f0      	bne.n	8003a10 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003a2e:	4b22      	ldr	r3, [pc, #136]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003a30:	68da      	ldr	r2, [r3, #12]
 8003a32:	4b21      	ldr	r3, [pc, #132]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003a34:	4926      	ldr	r1, [pc, #152]	@ (8003ad0 <HAL_RCC_OscConfig+0x630>)
 8003a36:	400a      	ands	r2, r1
 8003a38:	60da      	str	r2, [r3, #12]
 8003a3a:	e038      	b.n	8003aae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	69db      	ldr	r3, [r3, #28]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d101      	bne.n	8003a48 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e033      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003a48:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab8 <HAL_RCC_OscConfig+0x618>)
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	2203      	movs	r2, #3
 8003a52:	401a      	ands	r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d126      	bne.n	8003aaa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	2270      	movs	r2, #112	@ 0x70
 8003a60:	401a      	ands	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d11f      	bne.n	8003aaa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a6a:	697a      	ldr	r2, [r7, #20]
 8003a6c:	23fe      	movs	r3, #254	@ 0xfe
 8003a6e:	01db      	lsls	r3, r3, #7
 8003a70:	401a      	ands	r2, r3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a76:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d116      	bne.n	8003aaa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	23f8      	movs	r3, #248	@ 0xf8
 8003a80:	039b      	lsls	r3, r3, #14
 8003a82:	401a      	ands	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d10e      	bne.n	8003aaa <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	23e0      	movs	r3, #224	@ 0xe0
 8003a90:	051b      	lsls	r3, r3, #20
 8003a92:	401a      	ands	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d106      	bne.n	8003aaa <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	0f5b      	lsrs	r3, r3, #29
 8003aa0:	075a      	lsls	r2, r3, #29
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d001      	beq.n	8003aae <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e000      	b.n	8003ab0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b008      	add	sp, #32
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	40007000 	.word	0x40007000
 8003ac0:	00001388 	.word	0x00001388
 8003ac4:	efffffff 	.word	0xefffffff
 8003ac8:	feffffff 	.word	0xfeffffff
 8003acc:	11c1808c 	.word	0x11c1808c
 8003ad0:	eefefffc 	.word	0xeefefffc

08003ad4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d101      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e0e9      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ae8:	4b76      	ldr	r3, [pc, #472]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2207      	movs	r2, #7
 8003aee:	4013      	ands	r3, r2
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d91e      	bls.n	8003b34 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003af6:	4b73      	ldr	r3, [pc, #460]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2207      	movs	r2, #7
 8003afc:	4393      	bics	r3, r2
 8003afe:	0019      	movs	r1, r3
 8003b00:	4b70      	ldr	r3, [pc, #448]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b08:	f7fe fb52 	bl	80021b0 <HAL_GetTick>
 8003b0c:	0003      	movs	r3, r0
 8003b0e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003b10:	e009      	b.n	8003b26 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b12:	f7fe fb4d 	bl	80021b0 <HAL_GetTick>
 8003b16:	0002      	movs	r2, r0
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	4a6a      	ldr	r2, [pc, #424]	@ (8003cc8 <HAL_RCC_ClockConfig+0x1f4>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e0ca      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003b26:	4b67      	ldr	r3, [pc, #412]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2207      	movs	r2, #7
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d1ee      	bne.n	8003b12 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2202      	movs	r2, #2
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	d015      	beq.n	8003b6a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2204      	movs	r2, #4
 8003b44:	4013      	ands	r3, r2
 8003b46:	d006      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003b48:	4b60      	ldr	r3, [pc, #384]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003b4a:	689a      	ldr	r2, [r3, #8]
 8003b4c:	4b5f      	ldr	r3, [pc, #380]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003b4e:	21e0      	movs	r1, #224	@ 0xe0
 8003b50:	01c9      	lsls	r1, r1, #7
 8003b52:	430a      	orrs	r2, r1
 8003b54:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b56:	4b5d      	ldr	r3, [pc, #372]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	4a5d      	ldr	r2, [pc, #372]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1fc>)
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	0019      	movs	r1, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	689a      	ldr	r2, [r3, #8]
 8003b64:	4b59      	ldr	r3, [pc, #356]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003b66:	430a      	orrs	r2, r1
 8003b68:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	4013      	ands	r3, r2
 8003b72:	d057      	beq.n	8003c24 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d107      	bne.n	8003b8c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b7c:	4b53      	ldr	r3, [pc, #332]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	2380      	movs	r3, #128	@ 0x80
 8003b82:	029b      	lsls	r3, r3, #10
 8003b84:	4013      	ands	r3, r2
 8003b86:	d12b      	bne.n	8003be0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e097      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d107      	bne.n	8003ba4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b94:	4b4d      	ldr	r3, [pc, #308]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	2380      	movs	r3, #128	@ 0x80
 8003b9a:	049b      	lsls	r3, r3, #18
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	d11f      	bne.n	8003be0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e08b      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d107      	bne.n	8003bbc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bac:	4b47      	ldr	r3, [pc, #284]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	2380      	movs	r3, #128	@ 0x80
 8003bb2:	00db      	lsls	r3, r3, #3
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	d113      	bne.n	8003be0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e07f      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b03      	cmp	r3, #3
 8003bc2:	d106      	bne.n	8003bd2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bc4:	4b41      	ldr	r3, [pc, #260]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc8:	2202      	movs	r2, #2
 8003bca:	4013      	ands	r3, r2
 8003bcc:	d108      	bne.n	8003be0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e074      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	4013      	ands	r3, r2
 8003bda:	d101      	bne.n	8003be0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e06d      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003be0:	4b3a      	ldr	r3, [pc, #232]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	2207      	movs	r2, #7
 8003be6:	4393      	bics	r3, r2
 8003be8:	0019      	movs	r1, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685a      	ldr	r2, [r3, #4]
 8003bee:	4b37      	ldr	r3, [pc, #220]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bf4:	f7fe fadc 	bl	80021b0 <HAL_GetTick>
 8003bf8:	0003      	movs	r3, r0
 8003bfa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bfc:	e009      	b.n	8003c12 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bfe:	f7fe fad7 	bl	80021b0 <HAL_GetTick>
 8003c02:	0002      	movs	r2, r0
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	4a2f      	ldr	r2, [pc, #188]	@ (8003cc8 <HAL_RCC_ClockConfig+0x1f4>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e054      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c12:	4b2e      	ldr	r3, [pc, #184]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	2238      	movs	r2, #56	@ 0x38
 8003c18:	401a      	ands	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d1ec      	bne.n	8003bfe <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c24:	4b27      	ldr	r3, [pc, #156]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2207      	movs	r2, #7
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d21e      	bcs.n	8003c70 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c32:	4b24      	ldr	r3, [pc, #144]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2207      	movs	r2, #7
 8003c38:	4393      	bics	r3, r2
 8003c3a:	0019      	movs	r1, r3
 8003c3c:	4b21      	ldr	r3, [pc, #132]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c3e:	683a      	ldr	r2, [r7, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c44:	f7fe fab4 	bl	80021b0 <HAL_GetTick>
 8003c48:	0003      	movs	r3, r0
 8003c4a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c4c:	e009      	b.n	8003c62 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c4e:	f7fe faaf 	bl	80021b0 <HAL_GetTick>
 8003c52:	0002      	movs	r2, r0
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	4a1b      	ldr	r2, [pc, #108]	@ (8003cc8 <HAL_RCC_ClockConfig+0x1f4>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e02c      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c62:	4b18      	ldr	r3, [pc, #96]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2207      	movs	r2, #7
 8003c68:	4013      	ands	r3, r2
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d1ee      	bne.n	8003c4e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2204      	movs	r2, #4
 8003c76:	4013      	ands	r3, r2
 8003c78:	d009      	beq.n	8003c8e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003c7a:	4b14      	ldr	r3, [pc, #80]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	4a15      	ldr	r2, [pc, #84]	@ (8003cd4 <HAL_RCC_ClockConfig+0x200>)
 8003c80:	4013      	ands	r3, r2
 8003c82:	0019      	movs	r1, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68da      	ldr	r2, [r3, #12]
 8003c88:	4b10      	ldr	r3, [pc, #64]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003c8e:	f000 f829 	bl	8003ce4 <HAL_RCC_GetSysClockFreq>
 8003c92:	0001      	movs	r1, r0
 8003c94:	4b0d      	ldr	r3, [pc, #52]	@ (8003ccc <HAL_RCC_ClockConfig+0x1f8>)
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	0a1b      	lsrs	r3, r3, #8
 8003c9a:	220f      	movs	r2, #15
 8003c9c:	401a      	ands	r2, r3
 8003c9e:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd8 <HAL_RCC_ClockConfig+0x204>)
 8003ca0:	0092      	lsls	r2, r2, #2
 8003ca2:	58d3      	ldr	r3, [r2, r3]
 8003ca4:	221f      	movs	r2, #31
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	000a      	movs	r2, r1
 8003caa:	40da      	lsrs	r2, r3
 8003cac:	4b0b      	ldr	r3, [pc, #44]	@ (8003cdc <HAL_RCC_ClockConfig+0x208>)
 8003cae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ce0 <HAL_RCC_ClockConfig+0x20c>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f7fe fa1f 	bl	80020f8 <HAL_InitTick>
 8003cba:	0003      	movs	r3, r0
}
 8003cbc:	0018      	movs	r0, r3
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	b004      	add	sp, #16
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	40022000 	.word	0x40022000
 8003cc8:	00001388 	.word	0x00001388
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	fffff0ff 	.word	0xfffff0ff
 8003cd4:	ffff8fff 	.word	0xffff8fff
 8003cd8:	08005cbc 	.word	0x08005cbc
 8003cdc:	20000054 	.word	0x20000054
 8003ce0:	20000058 	.word	0x20000058

08003ce4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cea:	4b3c      	ldr	r3, [pc, #240]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	2238      	movs	r2, #56	@ 0x38
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d10f      	bne.n	8003d14 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003cf4:	4b39      	ldr	r3, [pc, #228]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	0adb      	lsrs	r3, r3, #11
 8003cfa:	2207      	movs	r2, #7
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2201      	movs	r2, #1
 8003d00:	409a      	lsls	r2, r3
 8003d02:	0013      	movs	r3, r2
 8003d04:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003d06:	6839      	ldr	r1, [r7, #0]
 8003d08:	4835      	ldr	r0, [pc, #212]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003d0a:	f7fc f9fb 	bl	8000104 <__udivsi3>
 8003d0e:	0003      	movs	r3, r0
 8003d10:	613b      	str	r3, [r7, #16]
 8003d12:	e05d      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d14:	4b31      	ldr	r3, [pc, #196]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	2238      	movs	r2, #56	@ 0x38
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	2b08      	cmp	r3, #8
 8003d1e:	d102      	bne.n	8003d26 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d20:	4b30      	ldr	r3, [pc, #192]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0x100>)
 8003d22:	613b      	str	r3, [r7, #16]
 8003d24:	e054      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d26:	4b2d      	ldr	r3, [pc, #180]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	2238      	movs	r2, #56	@ 0x38
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	2b10      	cmp	r3, #16
 8003d30:	d138      	bne.n	8003da4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003d32:	4b2a      	ldr	r3, [pc, #168]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	2203      	movs	r2, #3
 8003d38:	4013      	ands	r3, r2
 8003d3a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d3c:	4b27      	ldr	r3, [pc, #156]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	091b      	lsrs	r3, r3, #4
 8003d42:	2207      	movs	r2, #7
 8003d44:	4013      	ands	r3, r2
 8003d46:	3301      	adds	r3, #1
 8003d48:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2b03      	cmp	r3, #3
 8003d4e:	d10d      	bne.n	8003d6c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d50:	68b9      	ldr	r1, [r7, #8]
 8003d52:	4824      	ldr	r0, [pc, #144]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0x100>)
 8003d54:	f7fc f9d6 	bl	8000104 <__udivsi3>
 8003d58:	0003      	movs	r3, r0
 8003d5a:	0019      	movs	r1, r3
 8003d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	0a1b      	lsrs	r3, r3, #8
 8003d62:	227f      	movs	r2, #127	@ 0x7f
 8003d64:	4013      	ands	r3, r2
 8003d66:	434b      	muls	r3, r1
 8003d68:	617b      	str	r3, [r7, #20]
        break;
 8003d6a:	e00d      	b.n	8003d88 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003d6c:	68b9      	ldr	r1, [r7, #8]
 8003d6e:	481c      	ldr	r0, [pc, #112]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003d70:	f7fc f9c8 	bl	8000104 <__udivsi3>
 8003d74:	0003      	movs	r3, r0
 8003d76:	0019      	movs	r1, r3
 8003d78:	4b18      	ldr	r3, [pc, #96]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	0a1b      	lsrs	r3, r3, #8
 8003d7e:	227f      	movs	r2, #127	@ 0x7f
 8003d80:	4013      	ands	r3, r2
 8003d82:	434b      	muls	r3, r1
 8003d84:	617b      	str	r3, [r7, #20]
        break;
 8003d86:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003d88:	4b14      	ldr	r3, [pc, #80]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	0f5b      	lsrs	r3, r3, #29
 8003d8e:	2207      	movs	r2, #7
 8003d90:	4013      	ands	r3, r2
 8003d92:	3301      	adds	r3, #1
 8003d94:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003d96:	6879      	ldr	r1, [r7, #4]
 8003d98:	6978      	ldr	r0, [r7, #20]
 8003d9a:	f7fc f9b3 	bl	8000104 <__udivsi3>
 8003d9e:	0003      	movs	r3, r0
 8003da0:	613b      	str	r3, [r7, #16]
 8003da2:	e015      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003da4:	4b0d      	ldr	r3, [pc, #52]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	2238      	movs	r2, #56	@ 0x38
 8003daa:	4013      	ands	r3, r2
 8003dac:	2b20      	cmp	r3, #32
 8003dae:	d103      	bne.n	8003db8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003db0:	2380      	movs	r3, #128	@ 0x80
 8003db2:	021b      	lsls	r3, r3, #8
 8003db4:	613b      	str	r3, [r7, #16]
 8003db6:	e00b      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003db8:	4b08      	ldr	r3, [pc, #32]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	2238      	movs	r2, #56	@ 0x38
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	2b18      	cmp	r3, #24
 8003dc2:	d103      	bne.n	8003dcc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003dc4:	23fa      	movs	r3, #250	@ 0xfa
 8003dc6:	01db      	lsls	r3, r3, #7
 8003dc8:	613b      	str	r3, [r7, #16]
 8003dca:	e001      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003dd0:	693b      	ldr	r3, [r7, #16]
}
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	b006      	add	sp, #24
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	40021000 	.word	0x40021000
 8003de0:	00f42400 	.word	0x00f42400
 8003de4:	007a1200 	.word	0x007a1200

08003de8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003df0:	2313      	movs	r3, #19
 8003df2:	18fb      	adds	r3, r7, r3
 8003df4:	2200      	movs	r2, #0
 8003df6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003df8:	2312      	movs	r3, #18
 8003dfa:	18fb      	adds	r3, r7, r3
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	2380      	movs	r3, #128	@ 0x80
 8003e06:	029b      	lsls	r3, r3, #10
 8003e08:	4013      	ands	r3, r2
 8003e0a:	d100      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003e0c:	e0a3      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e0e:	2011      	movs	r0, #17
 8003e10:	183b      	adds	r3, r7, r0
 8003e12:	2200      	movs	r2, #0
 8003e14:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e16:	4ba5      	ldr	r3, [pc, #660]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e1a:	2380      	movs	r3, #128	@ 0x80
 8003e1c:	055b      	lsls	r3, r3, #21
 8003e1e:	4013      	ands	r3, r2
 8003e20:	d110      	bne.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e22:	4ba2      	ldr	r3, [pc, #648]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e26:	4ba1      	ldr	r3, [pc, #644]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e28:	2180      	movs	r1, #128	@ 0x80
 8003e2a:	0549      	lsls	r1, r1, #21
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003e30:	4b9e      	ldr	r3, [pc, #632]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e34:	2380      	movs	r3, #128	@ 0x80
 8003e36:	055b      	lsls	r3, r3, #21
 8003e38:	4013      	ands	r3, r2
 8003e3a:	60bb      	str	r3, [r7, #8]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e3e:	183b      	adds	r3, r7, r0
 8003e40:	2201      	movs	r2, #1
 8003e42:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e44:	4b9a      	ldr	r3, [pc, #616]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	4b99      	ldr	r3, [pc, #612]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003e4a:	2180      	movs	r1, #128	@ 0x80
 8003e4c:	0049      	lsls	r1, r1, #1
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e52:	f7fe f9ad 	bl	80021b0 <HAL_GetTick>
 8003e56:	0003      	movs	r3, r0
 8003e58:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e5a:	e00b      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e5c:	f7fe f9a8 	bl	80021b0 <HAL_GetTick>
 8003e60:	0002      	movs	r2, r0
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d904      	bls.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003e6a:	2313      	movs	r3, #19
 8003e6c:	18fb      	adds	r3, r7, r3
 8003e6e:	2203      	movs	r2, #3
 8003e70:	701a      	strb	r2, [r3, #0]
        break;
 8003e72:	e005      	b.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e74:	4b8e      	ldr	r3, [pc, #568]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	2380      	movs	r3, #128	@ 0x80
 8003e7a:	005b      	lsls	r3, r3, #1
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d0ed      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003e80:	2313      	movs	r3, #19
 8003e82:	18fb      	adds	r3, r7, r3
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d154      	bne.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e8a:	4b88      	ldr	r3, [pc, #544]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e8c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e8e:	23c0      	movs	r3, #192	@ 0xc0
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4013      	ands	r3, r2
 8003e94:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d019      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d014      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ea6:	4b81      	ldr	r3, [pc, #516]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ea8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eaa:	4a82      	ldr	r2, [pc, #520]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003eac:	4013      	ands	r3, r2
 8003eae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003eb0:	4b7e      	ldr	r3, [pc, #504]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003eb2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003eb4:	4b7d      	ldr	r3, [pc, #500]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003eb6:	2180      	movs	r1, #128	@ 0x80
 8003eb8:	0249      	lsls	r1, r1, #9
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ebe:	4b7b      	ldr	r3, [pc, #492]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ec0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ec2:	4b7a      	ldr	r3, [pc, #488]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ec4:	497c      	ldr	r1, [pc, #496]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8003ec6:	400a      	ands	r2, r1
 8003ec8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003eca:	4b78      	ldr	r3, [pc, #480]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d016      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed8:	f7fe f96a 	bl	80021b0 <HAL_GetTick>
 8003edc:	0003      	movs	r3, r0
 8003ede:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ee0:	e00c      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ee2:	f7fe f965 	bl	80021b0 <HAL_GetTick>
 8003ee6:	0002      	movs	r2, r0
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	4a73      	ldr	r2, [pc, #460]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d904      	bls.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003ef2:	2313      	movs	r3, #19
 8003ef4:	18fb      	adds	r3, r7, r3
 8003ef6:	2203      	movs	r2, #3
 8003ef8:	701a      	strb	r2, [r3, #0]
            break;
 8003efa:	e004      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003efc:	4b6b      	ldr	r3, [pc, #428]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f00:	2202      	movs	r2, #2
 8003f02:	4013      	ands	r3, r2
 8003f04:	d0ed      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003f06:	2313      	movs	r3, #19
 8003f08:	18fb      	adds	r3, r7, r3
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10a      	bne.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f10:	4b66      	ldr	r3, [pc, #408]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f14:	4a67      	ldr	r2, [pc, #412]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003f16:	4013      	ands	r3, r2
 8003f18:	0019      	movs	r1, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f1e:	4b63      	ldr	r3, [pc, #396]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f20:	430a      	orrs	r2, r1
 8003f22:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f24:	e00c      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f26:	2312      	movs	r3, #18
 8003f28:	18fb      	adds	r3, r7, r3
 8003f2a:	2213      	movs	r2, #19
 8003f2c:	18ba      	adds	r2, r7, r2
 8003f2e:	7812      	ldrb	r2, [r2, #0]
 8003f30:	701a      	strb	r2, [r3, #0]
 8003f32:	e005      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f34:	2312      	movs	r3, #18
 8003f36:	18fb      	adds	r3, r7, r3
 8003f38:	2213      	movs	r2, #19
 8003f3a:	18ba      	adds	r2, r7, r2
 8003f3c:	7812      	ldrb	r2, [r2, #0]
 8003f3e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f40:	2311      	movs	r3, #17
 8003f42:	18fb      	adds	r3, r7, r3
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d105      	bne.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f4a:	4b58      	ldr	r3, [pc, #352]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f4e:	4b57      	ldr	r3, [pc, #348]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f50:	495b      	ldr	r1, [pc, #364]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8003f52:	400a      	ands	r2, r1
 8003f54:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	d009      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f60:	4b52      	ldr	r3, [pc, #328]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f64:	2203      	movs	r2, #3
 8003f66:	4393      	bics	r3, r2
 8003f68:	0019      	movs	r1, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	4b4f      	ldr	r3, [pc, #316]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f70:	430a      	orrs	r2, r1
 8003f72:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2210      	movs	r2, #16
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	d009      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f7e:	4b4b      	ldr	r3, [pc, #300]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f82:	4a50      	ldr	r2, [pc, #320]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003f84:	4013      	ands	r3, r2
 8003f86:	0019      	movs	r1, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	4b47      	ldr	r3, [pc, #284]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f8e:	430a      	orrs	r2, r1
 8003f90:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	2380      	movs	r3, #128	@ 0x80
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	d009      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f9e:	4b43      	ldr	r3, [pc, #268]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fa2:	4a49      	ldr	r2, [pc, #292]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	0019      	movs	r1, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	695a      	ldr	r2, [r3, #20]
 8003fac:	4b3f      	ldr	r3, [pc, #252]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	2380      	movs	r3, #128	@ 0x80
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	4013      	ands	r3, r2
 8003fbc:	d009      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc2:	4a42      	ldr	r2, [pc, #264]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	0019      	movs	r1, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	699a      	ldr	r2, [r3, #24]
 8003fcc:	4b37      	ldr	r3, [pc, #220]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2220      	movs	r2, #32
 8003fd8:	4013      	ands	r3, r2
 8003fda:	d009      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fdc:	4b33      	ldr	r3, [pc, #204]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe0:	4a3b      	ldr	r2, [pc, #236]	@ (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	0019      	movs	r1, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68da      	ldr	r2, [r3, #12]
 8003fea:	4b30      	ldr	r3, [pc, #192]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fec:	430a      	orrs	r2, r1
 8003fee:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	2380      	movs	r3, #128	@ 0x80
 8003ff6:	01db      	lsls	r3, r3, #7
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	d015      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ffc:	4b2b      	ldr	r3, [pc, #172]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	0899      	lsrs	r1, r3, #2
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	69da      	ldr	r2, [r3, #28]
 8004008:	4b28      	ldr	r3, [pc, #160]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800400a:	430a      	orrs	r2, r1
 800400c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	69da      	ldr	r2, [r3, #28]
 8004012:	2380      	movs	r3, #128	@ 0x80
 8004014:	05db      	lsls	r3, r3, #23
 8004016:	429a      	cmp	r2, r3
 8004018:	d106      	bne.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800401a:	4b24      	ldr	r3, [pc, #144]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800401c:	68da      	ldr	r2, [r3, #12]
 800401e:	4b23      	ldr	r3, [pc, #140]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004020:	2180      	movs	r1, #128	@ 0x80
 8004022:	0249      	lsls	r1, r1, #9
 8004024:	430a      	orrs	r2, r1
 8004026:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	2380      	movs	r3, #128	@ 0x80
 800402e:	039b      	lsls	r3, r3, #14
 8004030:	4013      	ands	r3, r2
 8004032:	d016      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004034:	4b1d      	ldr	r3, [pc, #116]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004038:	4a26      	ldr	r2, [pc, #152]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800403a:	4013      	ands	r3, r2
 800403c:	0019      	movs	r1, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a1a      	ldr	r2, [r3, #32]
 8004042:	4b1a      	ldr	r3, [pc, #104]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004044:	430a      	orrs	r2, r1
 8004046:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a1a      	ldr	r2, [r3, #32]
 800404c:	2380      	movs	r3, #128	@ 0x80
 800404e:	03db      	lsls	r3, r3, #15
 8004050:	429a      	cmp	r2, r3
 8004052:	d106      	bne.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004054:	4b15      	ldr	r3, [pc, #84]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004056:	68da      	ldr	r2, [r3, #12]
 8004058:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800405a:	2180      	movs	r1, #128	@ 0x80
 800405c:	0449      	lsls	r1, r1, #17
 800405e:	430a      	orrs	r2, r1
 8004060:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	2380      	movs	r3, #128	@ 0x80
 8004068:	011b      	lsls	r3, r3, #4
 800406a:	4013      	ands	r3, r2
 800406c:	d016      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800406e:	4b0f      	ldr	r3, [pc, #60]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004072:	4a19      	ldr	r2, [pc, #100]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004074:	4013      	ands	r3, r2
 8004076:	0019      	movs	r1, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	691a      	ldr	r2, [r3, #16]
 800407c:	4b0b      	ldr	r3, [pc, #44]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800407e:	430a      	orrs	r2, r1
 8004080:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	691a      	ldr	r2, [r3, #16]
 8004086:	2380      	movs	r3, #128	@ 0x80
 8004088:	01db      	lsls	r3, r3, #7
 800408a:	429a      	cmp	r2, r3
 800408c:	d106      	bne.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800408e:	4b07      	ldr	r3, [pc, #28]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004090:	68da      	ldr	r2, [r3, #12]
 8004092:	4b06      	ldr	r3, [pc, #24]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004094:	2180      	movs	r1, #128	@ 0x80
 8004096:	0249      	lsls	r1, r1, #9
 8004098:	430a      	orrs	r2, r1
 800409a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800409c:	2312      	movs	r3, #18
 800409e:	18fb      	adds	r3, r7, r3
 80040a0:	781b      	ldrb	r3, [r3, #0]
}
 80040a2:	0018      	movs	r0, r3
 80040a4:	46bd      	mov	sp, r7
 80040a6:	b006      	add	sp, #24
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	46c0      	nop			@ (mov r8, r8)
 80040ac:	40021000 	.word	0x40021000
 80040b0:	40007000 	.word	0x40007000
 80040b4:	fffffcff 	.word	0xfffffcff
 80040b8:	fffeffff 	.word	0xfffeffff
 80040bc:	00001388 	.word	0x00001388
 80040c0:	efffffff 	.word	0xefffffff
 80040c4:	fffff3ff 	.word	0xfffff3ff
 80040c8:	fff3ffff 	.word	0xfff3ffff
 80040cc:	ffcfffff 	.word	0xffcfffff
 80040d0:	ffffcfff 	.word	0xffffcfff
 80040d4:	ffbfffff 	.word	0xffbfffff
 80040d8:	ffff3fff 	.word	0xffff3fff

080040dc <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
 80040dc:	b590      	push	{r4, r7, lr}
 80040de:	b08b      	sub	sp, #44	@ 0x2c
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  FlagStatus       pwrclkchanged = RESET;
 80040e4:	2427      	movs	r4, #39	@ 0x27
 80040e6:	193b      	adds	r3, r7, r4
 80040e8:	2200      	movs	r2, #0
 80040ea:	701a      	strb	r2, [r3, #0]
  FlagStatus       backupchanged = RESET;
 80040ec:	2326      	movs	r3, #38	@ 0x26
 80040ee:	18fb      	adds	r3, r7, r3
 80040f0:	2200      	movs	r2, #0
 80040f2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* LSCO Pin Clock Enable */
  LSCO_CLK_ENABLE();
 80040f4:	4b31      	ldr	r3, [pc, #196]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 80040f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040f8:	4b30      	ldr	r3, [pc, #192]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 80040fa:	2101      	movs	r1, #1
 80040fc:	430a      	orrs	r2, r1
 80040fe:	635a      	str	r2, [r3, #52]	@ 0x34
 8004100:	4b2e      	ldr	r3, [pc, #184]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 8004102:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004104:	2201      	movs	r2, #1
 8004106:	4013      	ands	r3, r2
 8004108:	60fb      	str	r3, [r7, #12]
 800410a:	68fb      	ldr	r3, [r7, #12]

  /* Configure the LSCO pin in analog mode */
  GPIO_InitStruct.Pin = LSCO_PIN;
 800410c:	2110      	movs	r1, #16
 800410e:	187b      	adds	r3, r7, r1
 8004110:	2204      	movs	r2, #4
 8004112:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004114:	187b      	adds	r3, r7, r1
 8004116:	2203      	movs	r2, #3
 8004118:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800411a:	187b      	adds	r3, r7, r1
 800411c:	2203      	movs	r2, #3
 800411e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004120:	187b      	adds	r3, r7, r1
 8004122:	2200      	movs	r2, #0
 8004124:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 8004126:	187a      	adds	r2, r7, r1
 8004128:	23a0      	movs	r3, #160	@ 0xa0
 800412a:	05db      	lsls	r3, r3, #23
 800412c:	0011      	movs	r1, r2
 800412e:	0018      	movs	r0, r3
 8004130:	f7fe f926 	bl	8002380 <HAL_GPIO_Init>

  /* Update LSCOSEL clock source in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004134:	4b21      	ldr	r3, [pc, #132]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 8004136:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004138:	2380      	movs	r3, #128	@ 0x80
 800413a:	055b      	lsls	r3, r3, #21
 800413c:	4013      	ands	r3, r2
 800413e:	d110      	bne.n	8004162 <HAL_RCCEx_EnableLSCO+0x86>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004140:	4b1e      	ldr	r3, [pc, #120]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 8004142:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004144:	4b1d      	ldr	r3, [pc, #116]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 8004146:	2180      	movs	r1, #128	@ 0x80
 8004148:	0549      	lsls	r1, r1, #21
 800414a:	430a      	orrs	r2, r1
 800414c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800414e:	4b1b      	ldr	r3, [pc, #108]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 8004150:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004152:	2380      	movs	r3, #128	@ 0x80
 8004154:	055b      	lsls	r3, r3, #21
 8004156:	4013      	ands	r3, r2
 8004158:	60bb      	str	r3, [r7, #8]
 800415a:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
 800415c:	193b      	adds	r3, r7, r4
 800415e:	2201      	movs	r2, #1
 8004160:	701a      	strb	r2, [r3, #0]
  }
  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004162:	4b17      	ldr	r3, [pc, #92]	@ (80041c0 <HAL_RCCEx_EnableLSCO+0xe4>)
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	2380      	movs	r3, #128	@ 0x80
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	4013      	ands	r3, r2
 800416c:	d105      	bne.n	800417a <HAL_RCCEx_EnableLSCO+0x9e>
  {
    HAL_PWR_EnableBkUpAccess();
 800416e:	f7ff f939 	bl	80033e4 <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
 8004172:	2326      	movs	r3, #38	@ 0x26
 8004174:	18fb      	adds	r3, r7, r3
 8004176:	2201      	movs	r2, #1
 8004178:	701a      	strb	r2, [r3, #0]
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 800417a:	4b10      	ldr	r3, [pc, #64]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 800417c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800417e:	4a11      	ldr	r2, [pc, #68]	@ (80041c4 <HAL_RCCEx_EnableLSCO+0xe8>)
 8004180:	401a      	ands	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	431a      	orrs	r2, r3
 8004186:	4b0d      	ldr	r3, [pc, #52]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 8004188:	2180      	movs	r1, #128	@ 0x80
 800418a:	0449      	lsls	r1, r1, #17
 800418c:	430a      	orrs	r2, r1
 800418e:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (backupchanged == SET)
 8004190:	2326      	movs	r3, #38	@ 0x26
 8004192:	18fb      	adds	r3, r7, r3
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d101      	bne.n	800419e <HAL_RCCEx_EnableLSCO+0xc2>
  {
    HAL_PWR_DisableBkUpAccess();
 800419a:	f7ff f931 	bl	8003400 <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
 800419e:	2327      	movs	r3, #39	@ 0x27
 80041a0:	18fb      	adds	r3, r7, r3
 80041a2:	781b      	ldrb	r3, [r3, #0]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d105      	bne.n	80041b4 <HAL_RCCEx_EnableLSCO+0xd8>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
 80041a8:	4b04      	ldr	r3, [pc, #16]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 80041aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041ac:	4b03      	ldr	r3, [pc, #12]	@ (80041bc <HAL_RCCEx_EnableLSCO+0xe0>)
 80041ae:	4906      	ldr	r1, [pc, #24]	@ (80041c8 <HAL_RCCEx_EnableLSCO+0xec>)
 80041b0:	400a      	ands	r2, r1
 80041b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
}
 80041b4:	46c0      	nop			@ (mov r8, r8)
 80041b6:	46bd      	mov	sp, r7
 80041b8:	b00b      	add	sp, #44	@ 0x2c
 80041ba:	bd90      	pop	{r4, r7, pc}
 80041bc:	40021000 	.word	0x40021000
 80041c0:	40007000 	.word	0x40007000
 80041c4:	fcffffff 	.word	0xfcffffff
 80041c8:	efffffff 	.word	0xefffffff

080041cc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80041cc:	b5b0      	push	{r4, r5, r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80041d4:	230f      	movs	r3, #15
 80041d6:	18fb      	adds	r3, r7, r3
 80041d8:	2201      	movs	r2, #1
 80041da:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d100      	bne.n	80041e4 <HAL_RTC_Init+0x18>
 80041e2:	e08c      	b.n	80042fe <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2229      	movs	r2, #41	@ 0x29
 80041e8:	5c9b      	ldrb	r3, [r3, r2]
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d10b      	bne.n	8004208 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2228      	movs	r2, #40	@ 0x28
 80041f4:	2100      	movs	r1, #0
 80041f6:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2288      	movs	r2, #136	@ 0x88
 80041fc:	0212      	lsls	r2, r2, #8
 80041fe:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	0018      	movs	r0, r3
 8004204:	f7fd fe20 	bl	8001e48 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2229      	movs	r2, #41	@ 0x29
 800420c:	2102      	movs	r1, #2
 800420e:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	2210      	movs	r2, #16
 8004218:	4013      	ands	r3, r2
 800421a:	2b10      	cmp	r3, #16
 800421c:	d062      	beq.n	80042e4 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	22ca      	movs	r2, #202	@ 0xca
 8004224:	625a      	str	r2, [r3, #36]	@ 0x24
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2253      	movs	r2, #83	@ 0x53
 800422c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800422e:	250f      	movs	r5, #15
 8004230:	197c      	adds	r4, r7, r5
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	0018      	movs	r0, r3
 8004236:	f000 fcb9 	bl	8004bac <RTC_EnterInitMode>
 800423a:	0003      	movs	r3, r0
 800423c:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800423e:	0028      	movs	r0, r5
 8004240:	183b      	adds	r3, r7, r0
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d12c      	bne.n	80042a2 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	699a      	ldr	r2, [r3, #24]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	492e      	ldr	r1, [pc, #184]	@ (800430c <HAL_RTC_Init+0x140>)
 8004254:	400a      	ands	r2, r1
 8004256:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6999      	ldr	r1, [r3, #24]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689a      	ldr	r2, [r3, #8]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	431a      	orrs	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	69db      	ldr	r3, [r3, #28]
 800426c:	431a      	orrs	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	430a      	orrs	r2, r1
 8004274:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	6912      	ldr	r2, [r2, #16]
 800427e:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6919      	ldr	r1, [r3, #16]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	041a      	lsls	r2, r3, #16
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	430a      	orrs	r2, r1
 8004292:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004294:	183c      	adds	r4, r7, r0
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	0018      	movs	r0, r3
 800429a:	f000 fcc9 	bl	8004c30 <RTC_ExitInitMode>
 800429e:	0003      	movs	r3, r0
 80042a0:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 80042a2:	230f      	movs	r3, #15
 80042a4:	18fb      	adds	r3, r7, r3
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d116      	bne.n	80042da <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	699a      	ldr	r2, [r3, #24]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	00d2      	lsls	r2, r2, #3
 80042b8:	08d2      	lsrs	r2, r2, #3
 80042ba:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6999      	ldr	r1, [r3, #24]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	431a      	orrs	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	431a      	orrs	r2, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	430a      	orrs	r2, r1
 80042d8:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	22ff      	movs	r2, #255	@ 0xff
 80042e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80042e2:	e003      	b.n	80042ec <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80042e4:	230f      	movs	r3, #15
 80042e6:	18fb      	adds	r3, r7, r3
 80042e8:	2200      	movs	r2, #0
 80042ea:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80042ec:	230f      	movs	r3, #15
 80042ee:	18fb      	adds	r3, r7, r3
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d103      	bne.n	80042fe <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2229      	movs	r2, #41	@ 0x29
 80042fa:	2101      	movs	r1, #1
 80042fc:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80042fe:	230f      	movs	r3, #15
 8004300:	18fb      	adds	r3, r7, r3
 8004302:	781b      	ldrb	r3, [r3, #0]
}
 8004304:	0018      	movs	r0, r3
 8004306:	46bd      	mov	sp, r7
 8004308:	b004      	add	sp, #16
 800430a:	bdb0      	pop	{r4, r5, r7, pc}
 800430c:	fb8fffbf 	.word	0xfb8fffbf

08004310 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004310:	b5b0      	push	{r4, r5, r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2228      	movs	r2, #40	@ 0x28
 8004320:	5c9b      	ldrb	r3, [r3, r2]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d101      	bne.n	800432a <HAL_RTC_SetTime+0x1a>
 8004326:	2302      	movs	r3, #2
 8004328:	e092      	b.n	8004450 <HAL_RTC_SetTime+0x140>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2228      	movs	r2, #40	@ 0x28
 800432e:	2101      	movs	r1, #1
 8004330:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2229      	movs	r2, #41	@ 0x29
 8004336:	2102      	movs	r1, #2
 8004338:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	22ca      	movs	r2, #202	@ 0xca
 8004340:	625a      	str	r2, [r3, #36]	@ 0x24
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2253      	movs	r2, #83	@ 0x53
 8004348:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800434a:	2513      	movs	r5, #19
 800434c:	197c      	adds	r4, r7, r5
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	0018      	movs	r0, r3
 8004352:	f000 fc2b 	bl	8004bac <RTC_EnterInitMode>
 8004356:	0003      	movs	r3, r0
 8004358:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800435a:	197b      	adds	r3, r7, r5
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d162      	bne.n	8004428 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d125      	bne.n	80043b4 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	2240      	movs	r2, #64	@ 0x40
 8004370:	4013      	ands	r3, r2
 8004372:	d102      	bne.n	800437a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	2200      	movs	r2, #0
 8004378:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	781b      	ldrb	r3, [r3, #0]
 800437e:	0018      	movs	r0, r3
 8004380:	f000 fc9a 	bl	8004cb8 <RTC_ByteToBcd2>
 8004384:	0003      	movs	r3, r0
 8004386:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	785b      	ldrb	r3, [r3, #1]
 800438c:	0018      	movs	r0, r3
 800438e:	f000 fc93 	bl	8004cb8 <RTC_ByteToBcd2>
 8004392:	0003      	movs	r3, r0
 8004394:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004396:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	789b      	ldrb	r3, [r3, #2]
 800439c:	0018      	movs	r0, r3
 800439e:	f000 fc8b 	bl	8004cb8 <RTC_ByteToBcd2>
 80043a2:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043a4:	0022      	movs	r2, r4
 80043a6:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	78db      	ldrb	r3, [r3, #3]
 80043ac:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043ae:	4313      	orrs	r3, r2
 80043b0:	617b      	str	r3, [r7, #20]
 80043b2:	e017      	b.n	80043e4 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	2240      	movs	r2, #64	@ 0x40
 80043bc:	4013      	ands	r3, r2
 80043be:	d102      	bne.n	80043c6 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	2200      	movs	r2, #0
 80043c4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	785b      	ldrb	r3, [r3, #1]
 80043d0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043d2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043d8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	78db      	ldrb	r3, [r3, #3]
 80043de:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043e0:	4313      	orrs	r3, r2
 80043e2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	697a      	ldr	r2, [r7, #20]
 80043ea:	491b      	ldr	r1, [pc, #108]	@ (8004458 <HAL_RTC_SetTime+0x148>)
 80043ec:	400a      	ands	r2, r1
 80043ee:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	699a      	ldr	r2, [r3, #24]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4918      	ldr	r1, [pc, #96]	@ (800445c <HAL_RTC_SetTime+0x14c>)
 80043fc:	400a      	ands	r2, r1
 80043fe:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	6999      	ldr	r1, [r3, #24]
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	68da      	ldr	r2, [r3, #12]
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	431a      	orrs	r2, r3
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	430a      	orrs	r2, r1
 8004416:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004418:	2313      	movs	r3, #19
 800441a:	18fc      	adds	r4, r7, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	0018      	movs	r0, r3
 8004420:	f000 fc06 	bl	8004c30 <RTC_ExitInitMode>
 8004424:	0003      	movs	r3, r0
 8004426:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	22ff      	movs	r2, #255	@ 0xff
 800442e:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 8004430:	2313      	movs	r3, #19
 8004432:	18fb      	adds	r3, r7, r3
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d103      	bne.n	8004442 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2229      	movs	r2, #41	@ 0x29
 800443e:	2101      	movs	r1, #1
 8004440:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2228      	movs	r2, #40	@ 0x28
 8004446:	2100      	movs	r1, #0
 8004448:	5499      	strb	r1, [r3, r2]

  return status;
 800444a:	2313      	movs	r3, #19
 800444c:	18fb      	adds	r3, r7, r3
 800444e:	781b      	ldrb	r3, [r3, #0]
}
 8004450:	0018      	movs	r0, r3
 8004452:	46bd      	mov	sp, r7
 8004454:	b006      	add	sp, #24
 8004456:	bdb0      	pop	{r4, r5, r7, pc}
 8004458:	007f7f7f 	.word	0x007f7f7f
 800445c:	fffbffff 	.word	0xfffbffff

08004460 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	689a      	ldr	r2, [r3, #8]
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	045b      	lsls	r3, r3, #17
 800447e:	0c5a      	lsrs	r2, r3, #17
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a22      	ldr	r2, [pc, #136]	@ (8004514 <HAL_RTC_GetTime+0xb4>)
 800448c:	4013      	ands	r3, r2
 800448e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	0c1b      	lsrs	r3, r3, #16
 8004494:	b2db      	uxtb	r3, r3
 8004496:	223f      	movs	r2, #63	@ 0x3f
 8004498:	4013      	ands	r3, r2
 800449a:	b2da      	uxtb	r2, r3
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	0a1b      	lsrs	r3, r3, #8
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	227f      	movs	r2, #127	@ 0x7f
 80044a8:	4013      	ands	r3, r2
 80044aa:	b2da      	uxtb	r2, r3
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	227f      	movs	r2, #127	@ 0x7f
 80044b6:	4013      	ands	r3, r2
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	0d9b      	lsrs	r3, r3, #22
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	2201      	movs	r2, #1
 80044c6:	4013      	ands	r3, r2
 80044c8:	b2da      	uxtb	r2, r3
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d11a      	bne.n	800450a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	0018      	movs	r0, r3
 80044da:	f000 fc15 	bl	8004d08 <RTC_Bcd2ToByte>
 80044de:	0003      	movs	r3, r0
 80044e0:	001a      	movs	r2, r3
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	785b      	ldrb	r3, [r3, #1]
 80044ea:	0018      	movs	r0, r3
 80044ec:	f000 fc0c 	bl	8004d08 <RTC_Bcd2ToByte>
 80044f0:	0003      	movs	r3, r0
 80044f2:	001a      	movs	r2, r3
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	789b      	ldrb	r3, [r3, #2]
 80044fc:	0018      	movs	r0, r3
 80044fe:	f000 fc03 	bl	8004d08 <RTC_Bcd2ToByte>
 8004502:	0003      	movs	r3, r0
 8004504:	001a      	movs	r2, r3
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	0018      	movs	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	b006      	add	sp, #24
 8004512:	bd80      	pop	{r7, pc}
 8004514:	007f7f7f 	.word	0x007f7f7f

08004518 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004518:	b5b0      	push	{r4, r5, r7, lr}
 800451a:	b086      	sub	sp, #24
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2228      	movs	r2, #40	@ 0x28
 8004528:	5c9b      	ldrb	r3, [r3, r2]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d101      	bne.n	8004532 <HAL_RTC_SetDate+0x1a>
 800452e:	2302      	movs	r3, #2
 8004530:	e07e      	b.n	8004630 <HAL_RTC_SetDate+0x118>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2228      	movs	r2, #40	@ 0x28
 8004536:	2101      	movs	r1, #1
 8004538:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2229      	movs	r2, #41	@ 0x29
 800453e:	2102      	movs	r1, #2
 8004540:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10e      	bne.n	8004566 <HAL_RTC_SetDate+0x4e>
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	785b      	ldrb	r3, [r3, #1]
 800454c:	001a      	movs	r2, r3
 800454e:	2310      	movs	r3, #16
 8004550:	4013      	ands	r3, r2
 8004552:	d008      	beq.n	8004566 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	785b      	ldrb	r3, [r3, #1]
 8004558:	2210      	movs	r2, #16
 800455a:	4393      	bics	r3, r2
 800455c:	b2db      	uxtb	r3, r3
 800455e:	330a      	adds	r3, #10
 8004560:	b2da      	uxtb	r2, r3
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d11c      	bne.n	80045a6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	78db      	ldrb	r3, [r3, #3]
 8004570:	0018      	movs	r0, r3
 8004572:	f000 fba1 	bl	8004cb8 <RTC_ByteToBcd2>
 8004576:	0003      	movs	r3, r0
 8004578:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	785b      	ldrb	r3, [r3, #1]
 800457e:	0018      	movs	r0, r3
 8004580:	f000 fb9a 	bl	8004cb8 <RTC_ByteToBcd2>
 8004584:	0003      	movs	r3, r0
 8004586:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004588:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	789b      	ldrb	r3, [r3, #2]
 800458e:	0018      	movs	r0, r3
 8004590:	f000 fb92 	bl	8004cb8 <RTC_ByteToBcd2>
 8004594:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004596:	0022      	movs	r2, r4
 8004598:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80045a0:	4313      	orrs	r3, r2
 80045a2:	617b      	str	r3, [r7, #20]
 80045a4:	e00e      	b.n	80045c4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	78db      	ldrb	r3, [r3, #3]
 80045aa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	785b      	ldrb	r3, [r3, #1]
 80045b0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80045b2:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80045b8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80045c0:	4313      	orrs	r3, r2
 80045c2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	22ca      	movs	r2, #202	@ 0xca
 80045ca:	625a      	str	r2, [r3, #36]	@ 0x24
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2253      	movs	r2, #83	@ 0x53
 80045d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80045d4:	2513      	movs	r5, #19
 80045d6:	197c      	adds	r4, r7, r5
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	0018      	movs	r0, r3
 80045dc:	f000 fae6 	bl	8004bac <RTC_EnterInitMode>
 80045e0:	0003      	movs	r3, r0
 80045e2:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80045e4:	0028      	movs	r0, r5
 80045e6:	183b      	adds	r3, r7, r0
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10c      	bne.n	8004608 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	4910      	ldr	r1, [pc, #64]	@ (8004638 <HAL_RTC_SetDate+0x120>)
 80045f6:	400a      	ands	r2, r1
 80045f8:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80045fa:	183c      	adds	r4, r7, r0
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	0018      	movs	r0, r3
 8004600:	f000 fb16 	bl	8004c30 <RTC_ExitInitMode>
 8004604:	0003      	movs	r3, r0
 8004606:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	22ff      	movs	r2, #255	@ 0xff
 800460e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004610:	2313      	movs	r3, #19
 8004612:	18fb      	adds	r3, r7, r3
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d103      	bne.n	8004622 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2229      	movs	r2, #41	@ 0x29
 800461e:	2101      	movs	r1, #1
 8004620:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2228      	movs	r2, #40	@ 0x28
 8004626:	2100      	movs	r1, #0
 8004628:	5499      	strb	r1, [r3, r2]

  return status;
 800462a:	2313      	movs	r3, #19
 800462c:	18fb      	adds	r3, r7, r3
 800462e:	781b      	ldrb	r3, [r3, #0]
}
 8004630:	0018      	movs	r0, r3
 8004632:	46bd      	mov	sp, r7
 8004634:	b006      	add	sp, #24
 8004636:	bdb0      	pop	{r4, r5, r7, pc}
 8004638:	00ffff3f 	.word	0x00ffff3f

0800463c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	4a21      	ldr	r2, [pc, #132]	@ (80046d4 <HAL_RTC_GetDate+0x98>)
 8004650:	4013      	ands	r3, r2
 8004652:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	0c1b      	lsrs	r3, r3, #16
 8004658:	b2da      	uxtb	r2, r3
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	0a1b      	lsrs	r3, r3, #8
 8004662:	b2db      	uxtb	r3, r3
 8004664:	221f      	movs	r2, #31
 8004666:	4013      	ands	r3, r2
 8004668:	b2da      	uxtb	r2, r3
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	b2db      	uxtb	r3, r3
 8004672:	223f      	movs	r2, #63	@ 0x3f
 8004674:	4013      	ands	r3, r2
 8004676:	b2da      	uxtb	r2, r3
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	0b5b      	lsrs	r3, r3, #13
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2207      	movs	r2, #7
 8004684:	4013      	ands	r3, r2
 8004686:	b2da      	uxtb	r2, r3
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d11a      	bne.n	80046c8 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	78db      	ldrb	r3, [r3, #3]
 8004696:	0018      	movs	r0, r3
 8004698:	f000 fb36 	bl	8004d08 <RTC_Bcd2ToByte>
 800469c:	0003      	movs	r3, r0
 800469e:	001a      	movs	r2, r3
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	785b      	ldrb	r3, [r3, #1]
 80046a8:	0018      	movs	r0, r3
 80046aa:	f000 fb2d 	bl	8004d08 <RTC_Bcd2ToByte>
 80046ae:	0003      	movs	r3, r0
 80046b0:	001a      	movs	r2, r3
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	789b      	ldrb	r3, [r3, #2]
 80046ba:	0018      	movs	r0, r3
 80046bc:	f000 fb24 	bl	8004d08 <RTC_Bcd2ToByte>
 80046c0:	0003      	movs	r3, r0
 80046c2:	001a      	movs	r2, r3
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	0018      	movs	r0, r3
 80046cc:	46bd      	mov	sp, r7
 80046ce:	b006      	add	sp, #24
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	46c0      	nop			@ (mov r8, r8)
 80046d4:	00ffff3f 	.word	0x00ffff3f

080046d8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80046d8:	b590      	push	{r4, r7, lr}
 80046da:	b089      	sub	sp, #36	@ 0x24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2228      	movs	r2, #40	@ 0x28
 80046e8:	5c9b      	ldrb	r3, [r3, r2]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d101      	bne.n	80046f2 <HAL_RTC_SetAlarm_IT+0x1a>
 80046ee:	2302      	movs	r3, #2
 80046f0:	e127      	b.n	8004942 <HAL_RTC_SetAlarm_IT+0x26a>
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2228      	movs	r2, #40	@ 0x28
 80046f6:	2101      	movs	r1, #1
 80046f8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2229      	movs	r2, #41	@ 0x29
 80046fe:	2102      	movs	r1, #2
 8004700:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d136      	bne.n	8004776 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	2240      	movs	r2, #64	@ 0x40
 8004710:	4013      	ands	r3, r2
 8004712:	d102      	bne.n	800471a <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	2200      	movs	r2, #0
 8004718:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	0018      	movs	r0, r3
 8004720:	f000 faca 	bl	8004cb8 <RTC_ByteToBcd2>
 8004724:	0003      	movs	r3, r0
 8004726:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	785b      	ldrb	r3, [r3, #1]
 800472c:	0018      	movs	r0, r3
 800472e:	f000 fac3 	bl	8004cb8 <RTC_ByteToBcd2>
 8004732:	0003      	movs	r3, r0
 8004734:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004736:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	789b      	ldrb	r3, [r3, #2]
 800473c:	0018      	movs	r0, r3
 800473e:	f000 fabb 	bl	8004cb8 <RTC_ByteToBcd2>
 8004742:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004744:	0022      	movs	r2, r4
 8004746:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	78db      	ldrb	r3, [r3, #3]
 800474c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800474e:	431a      	orrs	r2, r3
 8004750:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	2220      	movs	r2, #32
 8004756:	5c9b      	ldrb	r3, [r3, r2]
 8004758:	0018      	movs	r0, r3
 800475a:	f000 faad 	bl	8004cb8 <RTC_ByteToBcd2>
 800475e:	0003      	movs	r3, r0
 8004760:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004762:	0022      	movs	r2, r4
 8004764:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800476a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004770:	4313      	orrs	r3, r2
 8004772:	61fb      	str	r3, [r7, #28]
 8004774:	e022      	b.n	80047bc <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	2240      	movs	r2, #64	@ 0x40
 800477e:	4013      	ands	r3, r2
 8004780:	d102      	bne.n	8004788 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2200      	movs	r2, #0
 8004786:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	785b      	ldrb	r3, [r3, #1]
 8004792:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004794:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800479a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	78db      	ldrb	r3, [r3, #3]
 80047a0:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80047a2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	2120      	movs	r1, #32
 80047a8:	5c5b      	ldrb	r3, [r3, r1]
 80047aa:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80047ac:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80047b2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80047b8:	4313      	orrs	r3, r2
 80047ba:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	685a      	ldr	r2, [r3, #4]
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	22ca      	movs	r2, #202	@ 0xca
 80047ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2253      	movs	r2, #83	@ 0x53
 80047d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047dc:	2380      	movs	r3, #128	@ 0x80
 80047de:	005b      	lsls	r3, r3, #1
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d14c      	bne.n	800487e <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	699a      	ldr	r2, [r3, #24]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4957      	ldr	r1, [pc, #348]	@ (800494c <HAL_RTC_SetAlarm_IT+0x274>)
 80047f0:	400a      	ands	r2, r1
 80047f2:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2101      	movs	r1, #1
 8004800:	430a      	orrs	r2, r1
 8004802:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004804:	f7fd fcd4 	bl	80021b0 <HAL_GetTick>
 8004808:	0003      	movs	r3, r0
 800480a:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800480c:	e016      	b.n	800483c <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800480e:	f7fd fccf 	bl	80021b0 <HAL_GetTick>
 8004812:	0002      	movs	r2, r0
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	1ad2      	subs	r2, r2, r3
 8004818:	23fa      	movs	r3, #250	@ 0xfa
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	429a      	cmp	r2, r3
 800481e:	d90d      	bls.n	800483c <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	22ff      	movs	r2, #255	@ 0xff
 8004826:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2229      	movs	r2, #41	@ 0x29
 800482c:	2103      	movs	r1, #3
 800482e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2228      	movs	r2, #40	@ 0x28
 8004834:	2100      	movs	r1, #0
 8004836:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e082      	b.n	8004942 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	2201      	movs	r2, #1
 8004844:	4013      	ands	r3, r2
 8004846:	d0e2      	beq.n	800480e <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	69fa      	ldr	r2, [r7, #28]
 800484e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	699a      	ldr	r2, [r3, #24]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2180      	movs	r1, #128	@ 0x80
 8004864:	0049      	lsls	r1, r1, #1
 8004866:	430a      	orrs	r2, r1
 8004868:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	699a      	ldr	r2, [r3, #24]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2180      	movs	r1, #128	@ 0x80
 8004876:	0149      	lsls	r1, r1, #5
 8004878:	430a      	orrs	r2, r1
 800487a:	619a      	str	r2, [r3, #24]
 800487c:	e04b      	b.n	8004916 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	699a      	ldr	r2, [r3, #24]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4931      	ldr	r1, [pc, #196]	@ (8004950 <HAL_RTC_SetAlarm_IT+0x278>)
 800488a:	400a      	ands	r2, r1
 800488c:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2102      	movs	r1, #2
 800489a:	430a      	orrs	r2, r1
 800489c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800489e:	f7fd fc87 	bl	80021b0 <HAL_GetTick>
 80048a2:	0003      	movs	r3, r0
 80048a4:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80048a6:	e016      	b.n	80048d6 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80048a8:	f7fd fc82 	bl	80021b0 <HAL_GetTick>
 80048ac:	0002      	movs	r2, r0
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	1ad2      	subs	r2, r2, r3
 80048b2:	23fa      	movs	r3, #250	@ 0xfa
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d90d      	bls.n	80048d6 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	22ff      	movs	r2, #255	@ 0xff
 80048c0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2229      	movs	r2, #41	@ 0x29
 80048c6:	2103      	movs	r1, #3
 80048c8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2228      	movs	r2, #40	@ 0x28
 80048ce:	2100      	movs	r1, #0
 80048d0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e035      	b.n	8004942 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	2202      	movs	r2, #2
 80048de:	4013      	ands	r3, r2
 80048e0:	d0e2      	beq.n	80048a8 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	69fa      	ldr	r2, [r7, #28]
 80048e8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	699a      	ldr	r2, [r3, #24]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2180      	movs	r1, #128	@ 0x80
 80048fe:	0089      	lsls	r1, r1, #2
 8004900:	430a      	orrs	r2, r1
 8004902:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	699a      	ldr	r2, [r3, #24]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2180      	movs	r1, #128	@ 0x80
 8004910:	0189      	lsls	r1, r1, #6
 8004912:	430a      	orrs	r2, r1
 8004914:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004916:	4a0f      	ldr	r2, [pc, #60]	@ (8004954 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004918:	2380      	movs	r3, #128	@ 0x80
 800491a:	58d3      	ldr	r3, [r2, r3]
 800491c:	490d      	ldr	r1, [pc, #52]	@ (8004954 <HAL_RTC_SetAlarm_IT+0x27c>)
 800491e:	2280      	movs	r2, #128	@ 0x80
 8004920:	0312      	lsls	r2, r2, #12
 8004922:	4313      	orrs	r3, r2
 8004924:	2280      	movs	r2, #128	@ 0x80
 8004926:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	22ff      	movs	r2, #255	@ 0xff
 800492e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2229      	movs	r2, #41	@ 0x29
 8004934:	2101      	movs	r1, #1
 8004936:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2228      	movs	r2, #40	@ 0x28
 800493c:	2100      	movs	r1, #0
 800493e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	0018      	movs	r0, r3
 8004944:	46bd      	mov	sp, r7
 8004946:	b009      	add	sp, #36	@ 0x24
 8004948:	bd90      	pop	{r4, r7, pc}
 800494a:	46c0      	nop			@ (mov r8, r8)
 800494c:	fffffeff 	.word	0xfffffeff
 8004950:	fffffdff 	.word	0xfffffdff
 8004954:	40021800 	.word	0x40021800

08004958 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b086      	sub	sp, #24
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
 8004964:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	2380      	movs	r3, #128	@ 0x80
 800496a:	005b      	lsls	r3, r3, #1
 800496c:	429a      	cmp	r2, r3
 800496e:	d144      	bne.n	80049fa <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	2280      	movs	r2, #128	@ 0x80
 8004974:	0052      	lsls	r2, r2, #1
 8004976:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497e:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004986:	045b      	lsls	r3, r3, #17
 8004988:	0c5b      	lsrs	r3, r3, #17
 800498a:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	0c1b      	lsrs	r3, r3, #16
 8004990:	b2db      	uxtb	r3, r3
 8004992:	223f      	movs	r2, #63	@ 0x3f
 8004994:	4013      	ands	r3, r2
 8004996:	b2da      	uxtb	r2, r3
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	0a1b      	lsrs	r3, r3, #8
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	227f      	movs	r2, #127	@ 0x7f
 80049a4:	4013      	ands	r3, r2
 80049a6:	b2da      	uxtb	r2, r3
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	227f      	movs	r2, #127	@ 0x7f
 80049b2:	4013      	ands	r3, r2
 80049b4:	b2da      	uxtb	r2, r3
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	0d9b      	lsrs	r3, r3, #22
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	2201      	movs	r2, #1
 80049c2:	4013      	ands	r3, r2
 80049c4:	b2da      	uxtb	r2, r3
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	0e1b      	lsrs	r3, r3, #24
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	223f      	movs	r2, #63	@ 0x3f
 80049d8:	4013      	ands	r3, r2
 80049da:	b2d9      	uxtb	r1, r3
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	2220      	movs	r2, #32
 80049e0:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 80049e2:	697a      	ldr	r2, [r7, #20]
 80049e4:	2380      	movs	r3, #128	@ 0x80
 80049e6:	05db      	lsls	r3, r3, #23
 80049e8:	401a      	ands	r2, r3
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	4a3b      	ldr	r2, [pc, #236]	@ (8004ae0 <HAL_RTC_GetAlarm+0x188>)
 80049f2:	401a      	ands	r2, r3
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	615a      	str	r2, [r3, #20]
 80049f8:	e043      	b.n	8004a82 <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	2280      	movs	r2, #128	@ 0x80
 80049fe:	0092      	lsls	r2, r2, #2
 8004a00:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a08:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a10:	045b      	lsls	r3, r3, #17
 8004a12:	0c5b      	lsrs	r3, r3, #17
 8004a14:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	0c1b      	lsrs	r3, r3, #16
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	223f      	movs	r2, #63	@ 0x3f
 8004a1e:	4013      	ands	r3, r2
 8004a20:	b2da      	uxtb	r2, r3
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	0a1b      	lsrs	r3, r3, #8
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	227f      	movs	r2, #127	@ 0x7f
 8004a2e:	4013      	ands	r3, r2
 8004a30:	b2da      	uxtb	r2, r3
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	227f      	movs	r2, #127	@ 0x7f
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	b2da      	uxtb	r2, r3
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	0d9b      	lsrs	r3, r3, #22
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	b2da      	uxtb	r2, r3
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	0e1b      	lsrs	r3, r3, #24
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	223f      	movs	r2, #63	@ 0x3f
 8004a62:	4013      	ands	r3, r2
 8004a64:	b2d9      	uxtb	r1, r3
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	2220      	movs	r2, #32
 8004a6a:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	2380      	movs	r3, #128	@ 0x80
 8004a70:	05db      	lsls	r3, r3, #23
 8004a72:	401a      	ands	r2, r3
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	4a19      	ldr	r2, [pc, #100]	@ (8004ae0 <HAL_RTC_GetAlarm+0x188>)
 8004a7c:	401a      	ands	r2, r3
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d125      	bne.n	8004ad4 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	0018      	movs	r0, r3
 8004a8e:	f000 f93b 	bl	8004d08 <RTC_Bcd2ToByte>
 8004a92:	0003      	movs	r3, r0
 8004a94:	001a      	movs	r2, r3
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	785b      	ldrb	r3, [r3, #1]
 8004a9e:	0018      	movs	r0, r3
 8004aa0:	f000 f932 	bl	8004d08 <RTC_Bcd2ToByte>
 8004aa4:	0003      	movs	r3, r0
 8004aa6:	001a      	movs	r2, r3
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	789b      	ldrb	r3, [r3, #2]
 8004ab0:	0018      	movs	r0, r3
 8004ab2:	f000 f929 	bl	8004d08 <RTC_Bcd2ToByte>
 8004ab6:	0003      	movs	r3, r0
 8004ab8:	001a      	movs	r2, r3
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	5c9b      	ldrb	r3, [r3, r2]
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f000 f91f 	bl	8004d08 <RTC_Bcd2ToByte>
 8004aca:	0003      	movs	r3, r0
 8004acc:	0019      	movs	r1, r3
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	2220      	movs	r2, #32
 8004ad2:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	b006      	add	sp, #24
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	46c0      	nop			@ (mov r8, r8)
 8004ae0:	80808080 	.word	0x80808080

08004ae4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	699a      	ldr	r2, [r3, #24]
 8004af2:	2380      	movs	r3, #128	@ 0x80
 8004af4:	015b      	lsls	r3, r3, #5
 8004af6:	4013      	ands	r3, r2
 8004af8:	d011      	beq.n	8004b1e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b00:	2201      	movs	r2, #1
 8004b02:	4013      	ands	r3, r2
 8004b04:	d00b      	beq.n	8004b1e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2101      	movs	r1, #1
 8004b12:	430a      	orrs	r2, r1
 8004b14:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	0018      	movs	r0, r3
 8004b1a:	f7fc fb51 	bl	80011c0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	699a      	ldr	r2, [r3, #24]
 8004b24:	2380      	movs	r3, #128	@ 0x80
 8004b26:	019b      	lsls	r3, r3, #6
 8004b28:	4013      	ands	r3, r2
 8004b2a:	d011      	beq.n	8004b50 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b32:	2202      	movs	r2, #2
 8004b34:	4013      	ands	r3, r2
 8004b36:	d00b      	beq.n	8004b50 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2102      	movs	r1, #2
 8004b44:	430a      	orrs	r2, r1
 8004b46:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	0018      	movs	r0, r3
 8004b4c:	f000 f9a4 	bl	8004e98 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2229      	movs	r2, #41	@ 0x29
 8004b54:	2101      	movs	r1, #1
 8004b56:	5499      	strb	r1, [r3, r2]
}
 8004b58:	46c0      	nop			@ (mov r8, r8)
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	b002      	add	sp, #8
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a0e      	ldr	r2, [pc, #56]	@ (8004ba8 <HAL_RTC_WaitForSynchro+0x48>)
 8004b6e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004b70:	f7fd fb1e 	bl	80021b0 <HAL_GetTick>
 8004b74:	0003      	movs	r3, r0
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004b78:	e00a      	b.n	8004b90 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004b7a:	f7fd fb19 	bl	80021b0 <HAL_GetTick>
 8004b7e:	0002      	movs	r2, r0
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	1ad2      	subs	r2, r2, r3
 8004b84:	23fa      	movs	r3, #250	@ 0xfa
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d901      	bls.n	8004b90 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e006      	b.n	8004b9e <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	2220      	movs	r2, #32
 8004b98:	4013      	ands	r3, r2
 8004b9a:	d0ee      	beq.n	8004b7a <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	0018      	movs	r0, r3
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	b004      	add	sp, #16
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	46c0      	nop			@ (mov r8, r8)
 8004ba8:	0001005f 	.word	0x0001005f

08004bac <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8004bb4:	230f      	movs	r3, #15
 8004bb6:	18fb      	adds	r3, r7, r3
 8004bb8:	2200      	movs	r2, #0
 8004bba:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	2240      	movs	r2, #64	@ 0x40
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	d12c      	bne.n	8004c22 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2180      	movs	r1, #128	@ 0x80
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004bd8:	f7fd faea 	bl	80021b0 <HAL_GetTick>
 8004bdc:	0003      	movs	r3, r0
 8004bde:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004be0:	e014      	b.n	8004c0c <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004be2:	f7fd fae5 	bl	80021b0 <HAL_GetTick>
 8004be6:	0002      	movs	r2, r0
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	1ad2      	subs	r2, r2, r3
 8004bec:	200f      	movs	r0, #15
 8004bee:	183b      	adds	r3, r7, r0
 8004bf0:	1839      	adds	r1, r7, r0
 8004bf2:	7809      	ldrb	r1, [r1, #0]
 8004bf4:	7019      	strb	r1, [r3, #0]
 8004bf6:	23fa      	movs	r3, #250	@ 0xfa
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d906      	bls.n	8004c0c <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8004bfe:	183b      	adds	r3, r7, r0
 8004c00:	2203      	movs	r2, #3
 8004c02:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2229      	movs	r2, #41	@ 0x29
 8004c08:	2103      	movs	r1, #3
 8004c0a:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	2240      	movs	r2, #64	@ 0x40
 8004c14:	4013      	ands	r3, r2
 8004c16:	d104      	bne.n	8004c22 <RTC_EnterInitMode+0x76>
 8004c18:	230f      	movs	r3, #15
 8004c1a:	18fb      	adds	r3, r7, r3
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	2b03      	cmp	r3, #3
 8004c20:	d1df      	bne.n	8004be2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004c22:	230f      	movs	r3, #15
 8004c24:	18fb      	adds	r3, r7, r3
 8004c26:	781b      	ldrb	r3, [r3, #0]
}
 8004c28:	0018      	movs	r0, r3
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	b004      	add	sp, #16
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004c30:	b590      	push	{r4, r7, lr}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c38:	240f      	movs	r4, #15
 8004c3a:	193b      	adds	r3, r7, r4
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004c40:	4b1c      	ldr	r3, [pc, #112]	@ (8004cb4 <RTC_ExitInitMode+0x84>)
 8004c42:	68da      	ldr	r2, [r3, #12]
 8004c44:	4b1b      	ldr	r3, [pc, #108]	@ (8004cb4 <RTC_ExitInitMode+0x84>)
 8004c46:	2180      	movs	r1, #128	@ 0x80
 8004c48:	438a      	bics	r2, r1
 8004c4a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004c4c:	4b19      	ldr	r3, [pc, #100]	@ (8004cb4 <RTC_ExitInitMode+0x84>)
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	2220      	movs	r2, #32
 8004c52:	4013      	ands	r3, r2
 8004c54:	d10d      	bne.n	8004c72 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	0018      	movs	r0, r3
 8004c5a:	f7ff ff81 	bl	8004b60 <HAL_RTC_WaitForSynchro>
 8004c5e:	1e03      	subs	r3, r0, #0
 8004c60:	d021      	beq.n	8004ca6 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2229      	movs	r2, #41	@ 0x29
 8004c66:	2103      	movs	r1, #3
 8004c68:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004c6a:	193b      	adds	r3, r7, r4
 8004c6c:	2203      	movs	r2, #3
 8004c6e:	701a      	strb	r2, [r3, #0]
 8004c70:	e019      	b.n	8004ca6 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004c72:	4b10      	ldr	r3, [pc, #64]	@ (8004cb4 <RTC_ExitInitMode+0x84>)
 8004c74:	699a      	ldr	r2, [r3, #24]
 8004c76:	4b0f      	ldr	r3, [pc, #60]	@ (8004cb4 <RTC_ExitInitMode+0x84>)
 8004c78:	2120      	movs	r1, #32
 8004c7a:	438a      	bics	r2, r1
 8004c7c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	0018      	movs	r0, r3
 8004c82:	f7ff ff6d 	bl	8004b60 <HAL_RTC_WaitForSynchro>
 8004c86:	1e03      	subs	r3, r0, #0
 8004c88:	d007      	beq.n	8004c9a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2229      	movs	r2, #41	@ 0x29
 8004c8e:	2103      	movs	r1, #3
 8004c90:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004c92:	230f      	movs	r3, #15
 8004c94:	18fb      	adds	r3, r7, r3
 8004c96:	2203      	movs	r2, #3
 8004c98:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004c9a:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <RTC_ExitInitMode+0x84>)
 8004c9c:	699a      	ldr	r2, [r3, #24]
 8004c9e:	4b05      	ldr	r3, [pc, #20]	@ (8004cb4 <RTC_ExitInitMode+0x84>)
 8004ca0:	2120      	movs	r1, #32
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	619a      	str	r2, [r3, #24]
  }

  return status;
 8004ca6:	230f      	movs	r3, #15
 8004ca8:	18fb      	adds	r3, r7, r3
 8004caa:	781b      	ldrb	r3, [r3, #0]
}
 8004cac:	0018      	movs	r0, r3
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	b005      	add	sp, #20
 8004cb2:	bd90      	pop	{r4, r7, pc}
 8004cb4:	40002800 	.word	0x40002800

08004cb8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	0002      	movs	r2, r0
 8004cc0:	1dfb      	adds	r3, r7, #7
 8004cc2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8004cc8:	230b      	movs	r3, #11
 8004cca:	18fb      	adds	r3, r7, r3
 8004ccc:	1dfa      	adds	r2, r7, #7
 8004cce:	7812      	ldrb	r2, [r2, #0]
 8004cd0:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8004cd2:	e008      	b.n	8004ce6 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8004cda:	220b      	movs	r2, #11
 8004cdc:	18bb      	adds	r3, r7, r2
 8004cde:	18ba      	adds	r2, r7, r2
 8004ce0:	7812      	ldrb	r2, [r2, #0]
 8004ce2:	3a0a      	subs	r2, #10
 8004ce4:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8004ce6:	210b      	movs	r1, #11
 8004ce8:	187b      	adds	r3, r7, r1
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	2b09      	cmp	r3, #9
 8004cee:	d8f1      	bhi.n	8004cd4 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	011b      	lsls	r3, r3, #4
 8004cf6:	b2da      	uxtb	r2, r3
 8004cf8:	187b      	adds	r3, r7, r1
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	b2db      	uxtb	r3, r3
}
 8004d00:	0018      	movs	r0, r3
 8004d02:	46bd      	mov	sp, r7
 8004d04:	b004      	add	sp, #16
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	0002      	movs	r2, r0
 8004d10:	1dfb      	adds	r3, r7, #7
 8004d12:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004d14:	1dfb      	adds	r3, r7, #7
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	091b      	lsrs	r3, r3, #4
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	001a      	movs	r2, r3
 8004d1e:	0013      	movs	r3, r2
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	189b      	adds	r3, r3, r2
 8004d24:	005b      	lsls	r3, r3, #1
 8004d26:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	b2da      	uxtb	r2, r3
 8004d2c:	1dfb      	adds	r3, r7, #7
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	210f      	movs	r1, #15
 8004d32:	400b      	ands	r3, r1
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	18d3      	adds	r3, r2, r3
 8004d38:	b2db      	uxtb	r3, r3
}
 8004d3a:	0018      	movs	r0, r3
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	b004      	add	sp, #16
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <HAL_RTCEx_SetSmoothCalib>:
  * @param  SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits.
  *          This parameter can be one any value from 0 to 0x000001FF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b086      	sub	sp, #24
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	60f8      	str	r0, [r7, #12]
 8004d4a:	60b9      	str	r1, [r7, #8]
 8004d4c:	607a      	str	r2, [r7, #4]
 8004d4e:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2228      	movs	r2, #40	@ 0x28
 8004d54:	5c9b      	ldrb	r3, [r3, r2]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d101      	bne.n	8004d5e <HAL_RTCEx_SetSmoothCalib+0x1c>
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	e04f      	b.n	8004dfe <HAL_RTCEx_SetSmoothCalib+0xbc>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2228      	movs	r2, #40	@ 0x28
 8004d62:	2101      	movs	r1, #1
 8004d64:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2229      	movs	r2, #41	@ 0x29
 8004d6a:	2102      	movs	r1, #2
 8004d6c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	22ca      	movs	r2, #202	@ 0xca
 8004d74:	625a      	str	r2, [r3, #36]	@ 0x24
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2253      	movs	r2, #83	@ 0x53
 8004d7c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68da      	ldr	r2, [r3, #12]
 8004d84:	2380      	movs	r3, #128	@ 0x80
 8004d86:	025b      	lsls	r3, r3, #9
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d022      	beq.n	8004dd2 <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 8004d8c:	f7fd fa10 	bl	80021b0 <HAL_GetTick>
 8004d90:	0003      	movs	r3, r0
 8004d92:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004d94:	e016      	b.n	8004dc4 <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004d96:	f7fd fa0b 	bl	80021b0 <HAL_GetTick>
 8004d9a:	0002      	movs	r2, r0
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	1ad2      	subs	r2, r2, r3
 8004da0:	23fa      	movs	r3, #250	@ 0xfa
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d90d      	bls.n	8004dc4 <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	22ff      	movs	r2, #255	@ 0xff
 8004dae:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2229      	movs	r2, #41	@ 0x29
 8004db4:	2103      	movs	r1, #3
 8004db6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2228      	movs	r2, #40	@ 0x28
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e01c      	b.n	8004dfe <HAL_RTCEx_SetSmoothCalib+0xbc>
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68da      	ldr	r2, [r3, #12]
 8004dca:	2380      	movs	r3, #128	@ 0x80
 8004dcc:	025b      	lsls	r3, r3, #9
 8004dce:	4013      	ands	r3, r2
 8004dd0:	d1e1      	bne.n	8004d96 <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	0011      	movs	r1, r2
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	430a      	orrs	r2, r1
 8004de2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	22ff      	movs	r2, #255	@ 0xff
 8004dea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2229      	movs	r2, #41	@ 0x29
 8004df0:	2101      	movs	r1, #1
 8004df2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2228      	movs	r2, #40	@ 0x28
 8004df8:	2100      	movs	r1, #0
 8004dfa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	0018      	movs	r0, r3
 8004e00:	46bd      	mov	sp, r7
 8004e02:	b006      	add	sp, #24
 8004e04:	bd80      	pop	{r7, pc}
	...

08004e08 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2228      	movs	r2, #40	@ 0x28
 8004e16:	5c9b      	ldrb	r3, [r3, r2]
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d101      	bne.n	8004e20 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8004e1c:	2302      	movs	r3, #2
 8004e1e:	e035      	b.n	8004e8c <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2228      	movs	r2, #40	@ 0x28
 8004e24:	2101      	movs	r1, #1
 8004e26:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2229      	movs	r2, #41	@ 0x29
 8004e2c:	2102      	movs	r1, #2
 8004e2e:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	22ca      	movs	r2, #202	@ 0xca
 8004e36:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2253      	movs	r2, #83	@ 0x53
 8004e3e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	699a      	ldr	r2, [r3, #24]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4912      	ldr	r1, [pc, #72]	@ (8004e94 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8004e4c:	400a      	ands	r2, r1
 8004e4e:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	6999      	ldr	r1, [r3, #24]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	683a      	ldr	r2, [r7, #0]
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	699a      	ldr	r2, [r3, #24]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2180      	movs	r1, #128	@ 0x80
 8004e6c:	0409      	lsls	r1, r1, #16
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	22ff      	movs	r2, #255	@ 0xff
 8004e78:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2229      	movs	r2, #41	@ 0x29
 8004e7e:	2101      	movs	r1, #1
 8004e80:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2228      	movs	r2, #40	@ 0x28
 8004e86:	2100      	movs	r1, #0
 8004e88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	b002      	add	sp, #8
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	fff7ffff 	.word	0xfff7ffff

08004e98 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004ea0:	46c0      	nop			@ (mov r8, r8)
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	b002      	add	sp, #8
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e04a      	b.n	8004f50 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	223d      	movs	r2, #61	@ 0x3d
 8004ebe:	5c9b      	ldrb	r3, [r3, r2]
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d107      	bne.n	8004ed6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	223c      	movs	r2, #60	@ 0x3c
 8004eca:	2100      	movs	r1, #0
 8004ecc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	0018      	movs	r0, r3
 8004ed2:	f7fd f81b 	bl	8001f0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	223d      	movs	r2, #61	@ 0x3d
 8004eda:	2102      	movs	r1, #2
 8004edc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	3304      	adds	r3, #4
 8004ee6:	0019      	movs	r1, r3
 8004ee8:	0010      	movs	r0, r2
 8004eea:	f000 fadd 	bl	80054a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2248      	movs	r2, #72	@ 0x48
 8004ef2:	2101      	movs	r1, #1
 8004ef4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	223e      	movs	r2, #62	@ 0x3e
 8004efa:	2101      	movs	r1, #1
 8004efc:	5499      	strb	r1, [r3, r2]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	223f      	movs	r2, #63	@ 0x3f
 8004f02:	2101      	movs	r1, #1
 8004f04:	5499      	strb	r1, [r3, r2]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2240      	movs	r2, #64	@ 0x40
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	5499      	strb	r1, [r3, r2]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2241      	movs	r2, #65	@ 0x41
 8004f12:	2101      	movs	r1, #1
 8004f14:	5499      	strb	r1, [r3, r2]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2242      	movs	r2, #66	@ 0x42
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	5499      	strb	r1, [r3, r2]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2243      	movs	r2, #67	@ 0x43
 8004f22:	2101      	movs	r1, #1
 8004f24:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2244      	movs	r2, #68	@ 0x44
 8004f2a:	2101      	movs	r1, #1
 8004f2c:	5499      	strb	r1, [r3, r2]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2245      	movs	r2, #69	@ 0x45
 8004f32:	2101      	movs	r1, #1
 8004f34:	5499      	strb	r1, [r3, r2]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2246      	movs	r2, #70	@ 0x46
 8004f3a:	2101      	movs	r1, #1
 8004f3c:	5499      	strb	r1, [r3, r2]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2247      	movs	r2, #71	@ 0x47
 8004f42:	2101      	movs	r1, #1
 8004f44:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	223d      	movs	r2, #61	@ 0x3d
 8004f4a:	2101      	movs	r1, #1
 8004f4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	0018      	movs	r0, r3
 8004f52:	46bd      	mov	sp, r7
 8004f54:	b002      	add	sp, #8
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	223d      	movs	r2, #61	@ 0x3d
 8004f64:	5c9b      	ldrb	r3, [r3, r2]
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d001      	beq.n	8004f70 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e035      	b.n	8004fdc <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	223d      	movs	r2, #61	@ 0x3d
 8004f74:	2102      	movs	r1, #2
 8004f76:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a19      	ldr	r2, [pc, #100]	@ (8004fe4 <HAL_TIM_Base_Start+0x8c>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d00a      	beq.n	8004f98 <HAL_TIM_Base_Start+0x40>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	2380      	movs	r3, #128	@ 0x80
 8004f88:	05db      	lsls	r3, r3, #23
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d004      	beq.n	8004f98 <HAL_TIM_Base_Start+0x40>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a15      	ldr	r2, [pc, #84]	@ (8004fe8 <HAL_TIM_Base_Start+0x90>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d116      	bne.n	8004fc6 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	4a13      	ldr	r2, [pc, #76]	@ (8004fec <HAL_TIM_Base_Start+0x94>)
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2b06      	cmp	r3, #6
 8004fa8:	d016      	beq.n	8004fd8 <HAL_TIM_Base_Start+0x80>
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	2380      	movs	r3, #128	@ 0x80
 8004fae:	025b      	lsls	r3, r3, #9
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d011      	beq.n	8004fd8 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2101      	movs	r1, #1
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc4:	e008      	b.n	8004fd8 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	601a      	str	r2, [r3, #0]
 8004fd6:	e000      	b.n	8004fda <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd8:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	0018      	movs	r0, r3
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	b004      	add	sp, #16
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	40012c00 	.word	0x40012c00
 8004fe8:	40000400 	.word	0x40000400
 8004fec:	00010007 	.word	0x00010007

08004ff0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	4a0d      	ldr	r2, [pc, #52]	@ (8005034 <HAL_TIM_Base_Stop+0x44>)
 8005000:	4013      	ands	r3, r2
 8005002:	d10d      	bne.n	8005020 <HAL_TIM_Base_Stop+0x30>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6a1b      	ldr	r3, [r3, #32]
 800500a:	4a0b      	ldr	r2, [pc, #44]	@ (8005038 <HAL_TIM_Base_Stop+0x48>)
 800500c:	4013      	ands	r3, r2
 800500e:	d107      	bne.n	8005020 <HAL_TIM_Base_Stop+0x30>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2101      	movs	r1, #1
 800501c:	438a      	bics	r2, r1
 800501e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	223d      	movs	r2, #61	@ 0x3d
 8005024:	2101      	movs	r1, #1
 8005026:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005028:	2300      	movs	r3, #0
}
 800502a:	0018      	movs	r0, r3
 800502c:	46bd      	mov	sp, r7
 800502e:	b002      	add	sp, #8
 8005030:	bd80      	pop	{r7, pc}
 8005032:	46c0      	nop			@ (mov r8, r8)
 8005034:	00001111 	.word	0x00001111
 8005038:	00000444 	.word	0x00000444

0800503c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d101      	bne.n	800504e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e04a      	b.n	80050e4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	223d      	movs	r2, #61	@ 0x3d
 8005052:	5c9b      	ldrb	r3, [r3, r2]
 8005054:	b2db      	uxtb	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d107      	bne.n	800506a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	223c      	movs	r2, #60	@ 0x3c
 800505e:	2100      	movs	r1, #0
 8005060:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	0018      	movs	r0, r3
 8005066:	f7fc ff35 	bl	8001ed4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	223d      	movs	r2, #61	@ 0x3d
 800506e:	2102      	movs	r1, #2
 8005070:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	3304      	adds	r3, #4
 800507a:	0019      	movs	r1, r3
 800507c:	0010      	movs	r0, r2
 800507e:	f000 fa13 	bl	80054a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2248      	movs	r2, #72	@ 0x48
 8005086:	2101      	movs	r1, #1
 8005088:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	223e      	movs	r2, #62	@ 0x3e
 800508e:	2101      	movs	r1, #1
 8005090:	5499      	strb	r1, [r3, r2]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	223f      	movs	r2, #63	@ 0x3f
 8005096:	2101      	movs	r1, #1
 8005098:	5499      	strb	r1, [r3, r2]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2240      	movs	r2, #64	@ 0x40
 800509e:	2101      	movs	r1, #1
 80050a0:	5499      	strb	r1, [r3, r2]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2241      	movs	r2, #65	@ 0x41
 80050a6:	2101      	movs	r1, #1
 80050a8:	5499      	strb	r1, [r3, r2]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2242      	movs	r2, #66	@ 0x42
 80050ae:	2101      	movs	r1, #1
 80050b0:	5499      	strb	r1, [r3, r2]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2243      	movs	r2, #67	@ 0x43
 80050b6:	2101      	movs	r1, #1
 80050b8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2244      	movs	r2, #68	@ 0x44
 80050be:	2101      	movs	r1, #1
 80050c0:	5499      	strb	r1, [r3, r2]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2245      	movs	r2, #69	@ 0x45
 80050c6:	2101      	movs	r1, #1
 80050c8:	5499      	strb	r1, [r3, r2]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2246      	movs	r2, #70	@ 0x46
 80050ce:	2101      	movs	r1, #1
 80050d0:	5499      	strb	r1, [r3, r2]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2247      	movs	r2, #71	@ 0x47
 80050d6:	2101      	movs	r1, #1
 80050d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	223d      	movs	r2, #61	@ 0x3d
 80050de:	2101      	movs	r1, #1
 80050e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050e2:	2300      	movs	r3, #0
}
 80050e4:	0018      	movs	r0, r3
 80050e6:	46bd      	mov	sp, r7
 80050e8:	b002      	add	sp, #8
 80050ea:	bd80      	pop	{r7, pc}

080050ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d108      	bne.n	800510e <HAL_TIM_PWM_Start+0x22>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	223e      	movs	r2, #62	@ 0x3e
 8005100:	5c9b      	ldrb	r3, [r3, r2]
 8005102:	b2db      	uxtb	r3, r3
 8005104:	3b01      	subs	r3, #1
 8005106:	1e5a      	subs	r2, r3, #1
 8005108:	4193      	sbcs	r3, r2
 800510a:	b2db      	uxtb	r3, r3
 800510c:	e037      	b.n	800517e <HAL_TIM_PWM_Start+0x92>
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	2b04      	cmp	r3, #4
 8005112:	d108      	bne.n	8005126 <HAL_TIM_PWM_Start+0x3a>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	223f      	movs	r2, #63	@ 0x3f
 8005118:	5c9b      	ldrb	r3, [r3, r2]
 800511a:	b2db      	uxtb	r3, r3
 800511c:	3b01      	subs	r3, #1
 800511e:	1e5a      	subs	r2, r3, #1
 8005120:	4193      	sbcs	r3, r2
 8005122:	b2db      	uxtb	r3, r3
 8005124:	e02b      	b.n	800517e <HAL_TIM_PWM_Start+0x92>
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	2b08      	cmp	r3, #8
 800512a:	d108      	bne.n	800513e <HAL_TIM_PWM_Start+0x52>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2240      	movs	r2, #64	@ 0x40
 8005130:	5c9b      	ldrb	r3, [r3, r2]
 8005132:	b2db      	uxtb	r3, r3
 8005134:	3b01      	subs	r3, #1
 8005136:	1e5a      	subs	r2, r3, #1
 8005138:	4193      	sbcs	r3, r2
 800513a:	b2db      	uxtb	r3, r3
 800513c:	e01f      	b.n	800517e <HAL_TIM_PWM_Start+0x92>
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2b0c      	cmp	r3, #12
 8005142:	d108      	bne.n	8005156 <HAL_TIM_PWM_Start+0x6a>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2241      	movs	r2, #65	@ 0x41
 8005148:	5c9b      	ldrb	r3, [r3, r2]
 800514a:	b2db      	uxtb	r3, r3
 800514c:	3b01      	subs	r3, #1
 800514e:	1e5a      	subs	r2, r3, #1
 8005150:	4193      	sbcs	r3, r2
 8005152:	b2db      	uxtb	r3, r3
 8005154:	e013      	b.n	800517e <HAL_TIM_PWM_Start+0x92>
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	2b10      	cmp	r3, #16
 800515a:	d108      	bne.n	800516e <HAL_TIM_PWM_Start+0x82>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2242      	movs	r2, #66	@ 0x42
 8005160:	5c9b      	ldrb	r3, [r3, r2]
 8005162:	b2db      	uxtb	r3, r3
 8005164:	3b01      	subs	r3, #1
 8005166:	1e5a      	subs	r2, r3, #1
 8005168:	4193      	sbcs	r3, r2
 800516a:	b2db      	uxtb	r3, r3
 800516c:	e007      	b.n	800517e <HAL_TIM_PWM_Start+0x92>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2243      	movs	r2, #67	@ 0x43
 8005172:	5c9b      	ldrb	r3, [r3, r2]
 8005174:	b2db      	uxtb	r3, r3
 8005176:	3b01      	subs	r3, #1
 8005178:	1e5a      	subs	r2, r3, #1
 800517a:	4193      	sbcs	r3, r2
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e081      	b.n	800528a <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d104      	bne.n	8005196 <HAL_TIM_PWM_Start+0xaa>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	223e      	movs	r2, #62	@ 0x3e
 8005190:	2102      	movs	r1, #2
 8005192:	5499      	strb	r1, [r3, r2]
 8005194:	e023      	b.n	80051de <HAL_TIM_PWM_Start+0xf2>
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2b04      	cmp	r3, #4
 800519a:	d104      	bne.n	80051a6 <HAL_TIM_PWM_Start+0xba>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	223f      	movs	r2, #63	@ 0x3f
 80051a0:	2102      	movs	r1, #2
 80051a2:	5499      	strb	r1, [r3, r2]
 80051a4:	e01b      	b.n	80051de <HAL_TIM_PWM_Start+0xf2>
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	2b08      	cmp	r3, #8
 80051aa:	d104      	bne.n	80051b6 <HAL_TIM_PWM_Start+0xca>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2240      	movs	r2, #64	@ 0x40
 80051b0:	2102      	movs	r1, #2
 80051b2:	5499      	strb	r1, [r3, r2]
 80051b4:	e013      	b.n	80051de <HAL_TIM_PWM_Start+0xf2>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b0c      	cmp	r3, #12
 80051ba:	d104      	bne.n	80051c6 <HAL_TIM_PWM_Start+0xda>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2241      	movs	r2, #65	@ 0x41
 80051c0:	2102      	movs	r1, #2
 80051c2:	5499      	strb	r1, [r3, r2]
 80051c4:	e00b      	b.n	80051de <HAL_TIM_PWM_Start+0xf2>
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	2b10      	cmp	r3, #16
 80051ca:	d104      	bne.n	80051d6 <HAL_TIM_PWM_Start+0xea>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2242      	movs	r2, #66	@ 0x42
 80051d0:	2102      	movs	r1, #2
 80051d2:	5499      	strb	r1, [r3, r2]
 80051d4:	e003      	b.n	80051de <HAL_TIM_PWM_Start+0xf2>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2243      	movs	r2, #67	@ 0x43
 80051da:	2102      	movs	r1, #2
 80051dc:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	6839      	ldr	r1, [r7, #0]
 80051e4:	2201      	movs	r2, #1
 80051e6:	0018      	movs	r0, r3
 80051e8:	f000 fc7e 	bl	8005ae8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a28      	ldr	r2, [pc, #160]	@ (8005294 <HAL_TIM_PWM_Start+0x1a8>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d009      	beq.n	800520a <HAL_TIM_PWM_Start+0x11e>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a27      	ldr	r2, [pc, #156]	@ (8005298 <HAL_TIM_PWM_Start+0x1ac>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d004      	beq.n	800520a <HAL_TIM_PWM_Start+0x11e>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a25      	ldr	r2, [pc, #148]	@ (800529c <HAL_TIM_PWM_Start+0x1b0>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d101      	bne.n	800520e <HAL_TIM_PWM_Start+0x122>
 800520a:	2301      	movs	r3, #1
 800520c:	e000      	b.n	8005210 <HAL_TIM_PWM_Start+0x124>
 800520e:	2300      	movs	r3, #0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d008      	beq.n	8005226 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2180      	movs	r1, #128	@ 0x80
 8005220:	0209      	lsls	r1, r1, #8
 8005222:	430a      	orrs	r2, r1
 8005224:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a1a      	ldr	r2, [pc, #104]	@ (8005294 <HAL_TIM_PWM_Start+0x1a8>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d00a      	beq.n	8005246 <HAL_TIM_PWM_Start+0x15a>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	2380      	movs	r3, #128	@ 0x80
 8005236:	05db      	lsls	r3, r3, #23
 8005238:	429a      	cmp	r2, r3
 800523a:	d004      	beq.n	8005246 <HAL_TIM_PWM_Start+0x15a>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a17      	ldr	r2, [pc, #92]	@ (80052a0 <HAL_TIM_PWM_Start+0x1b4>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d116      	bne.n	8005274 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	4a15      	ldr	r2, [pc, #84]	@ (80052a4 <HAL_TIM_PWM_Start+0x1b8>)
 800524e:	4013      	ands	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2b06      	cmp	r3, #6
 8005256:	d016      	beq.n	8005286 <HAL_TIM_PWM_Start+0x19a>
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	2380      	movs	r3, #128	@ 0x80
 800525c:	025b      	lsls	r3, r3, #9
 800525e:	429a      	cmp	r2, r3
 8005260:	d011      	beq.n	8005286 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2101      	movs	r1, #1
 800526e:	430a      	orrs	r2, r1
 8005270:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005272:	e008      	b.n	8005286 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2101      	movs	r1, #1
 8005280:	430a      	orrs	r2, r1
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	e000      	b.n	8005288 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005286:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	0018      	movs	r0, r3
 800528c:	46bd      	mov	sp, r7
 800528e:	b004      	add	sp, #16
 8005290:	bd80      	pop	{r7, pc}
 8005292:	46c0      	nop			@ (mov r8, r8)
 8005294:	40012c00 	.word	0x40012c00
 8005298:	40014400 	.word	0x40014400
 800529c:	40014800 	.word	0x40014800
 80052a0:	40000400 	.word	0x40000400
 80052a4:	00010007 	.word	0x00010007

080052a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b086      	sub	sp, #24
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052b4:	2317      	movs	r3, #23
 80052b6:	18fb      	adds	r3, r7, r3
 80052b8:	2200      	movs	r2, #0
 80052ba:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	223c      	movs	r2, #60	@ 0x3c
 80052c0:	5c9b      	ldrb	r3, [r3, r2]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d101      	bne.n	80052ca <HAL_TIM_PWM_ConfigChannel+0x22>
 80052c6:	2302      	movs	r3, #2
 80052c8:	e0e5      	b.n	8005496 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	223c      	movs	r2, #60	@ 0x3c
 80052ce:	2101      	movs	r1, #1
 80052d0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2b14      	cmp	r3, #20
 80052d6:	d900      	bls.n	80052da <HAL_TIM_PWM_ConfigChannel+0x32>
 80052d8:	e0d1      	b.n	800547e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	009a      	lsls	r2, r3, #2
 80052de:	4b70      	ldr	r3, [pc, #448]	@ (80054a0 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80052e0:	18d3      	adds	r3, r2, r3
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	0011      	movs	r1, r2
 80052ee:	0018      	movs	r0, r3
 80052f0:	f000 f95e 	bl	80055b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	699a      	ldr	r2, [r3, #24]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2108      	movs	r1, #8
 8005300:	430a      	orrs	r2, r1
 8005302:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699a      	ldr	r2, [r3, #24]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2104      	movs	r1, #4
 8005310:	438a      	bics	r2, r1
 8005312:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	6999      	ldr	r1, [r3, #24]
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	691a      	ldr	r2, [r3, #16]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	430a      	orrs	r2, r1
 8005324:	619a      	str	r2, [r3, #24]
      break;
 8005326:	e0af      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68ba      	ldr	r2, [r7, #8]
 800532e:	0011      	movs	r1, r2
 8005330:	0018      	movs	r0, r3
 8005332:	f000 f9bd 	bl	80056b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	699a      	ldr	r2, [r3, #24]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2180      	movs	r1, #128	@ 0x80
 8005342:	0109      	lsls	r1, r1, #4
 8005344:	430a      	orrs	r2, r1
 8005346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699a      	ldr	r2, [r3, #24]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4954      	ldr	r1, [pc, #336]	@ (80054a4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005354:	400a      	ands	r2, r1
 8005356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	6999      	ldr	r1, [r3, #24]
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	021a      	lsls	r2, r3, #8
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	430a      	orrs	r2, r1
 800536a:	619a      	str	r2, [r3, #24]
      break;
 800536c:	e08c      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	0011      	movs	r1, r2
 8005376:	0018      	movs	r0, r3
 8005378:	f000 fa18 	bl	80057ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	69da      	ldr	r2, [r3, #28]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2108      	movs	r1, #8
 8005388:	430a      	orrs	r2, r1
 800538a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	69da      	ldr	r2, [r3, #28]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2104      	movs	r1, #4
 8005398:	438a      	bics	r2, r1
 800539a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	69d9      	ldr	r1, [r3, #28]
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	691a      	ldr	r2, [r3, #16]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	430a      	orrs	r2, r1
 80053ac:	61da      	str	r2, [r3, #28]
      break;
 80053ae:	e06b      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	0011      	movs	r1, r2
 80053b8:	0018      	movs	r0, r3
 80053ba:	f000 fa79 	bl	80058b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	69da      	ldr	r2, [r3, #28]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2180      	movs	r1, #128	@ 0x80
 80053ca:	0109      	lsls	r1, r1, #4
 80053cc:	430a      	orrs	r2, r1
 80053ce:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	69da      	ldr	r2, [r3, #28]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4932      	ldr	r1, [pc, #200]	@ (80054a4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80053dc:	400a      	ands	r2, r1
 80053de:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	69d9      	ldr	r1, [r3, #28]
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	021a      	lsls	r2, r3, #8
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	430a      	orrs	r2, r1
 80053f2:	61da      	str	r2, [r3, #28]
      break;
 80053f4:	e048      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	0011      	movs	r1, r2
 80053fe:	0018      	movs	r0, r3
 8005400:	f000 faba 	bl	8005978 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2108      	movs	r1, #8
 8005410:	430a      	orrs	r2, r1
 8005412:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2104      	movs	r1, #4
 8005420:	438a      	bics	r2, r1
 8005422:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	691a      	ldr	r2, [r3, #16]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	430a      	orrs	r2, r1
 8005434:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005436:	e027      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68ba      	ldr	r2, [r7, #8]
 800543e:	0011      	movs	r1, r2
 8005440:	0018      	movs	r0, r3
 8005442:	f000 faf3 	bl	8005a2c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2180      	movs	r1, #128	@ 0x80
 8005452:	0109      	lsls	r1, r1, #4
 8005454:	430a      	orrs	r2, r1
 8005456:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4910      	ldr	r1, [pc, #64]	@ (80054a4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005464:	400a      	ands	r2, r1
 8005466:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	021a      	lsls	r2, r3, #8
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	430a      	orrs	r2, r1
 800547a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800547c:	e004      	b.n	8005488 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800547e:	2317      	movs	r3, #23
 8005480:	18fb      	adds	r3, r7, r3
 8005482:	2201      	movs	r2, #1
 8005484:	701a      	strb	r2, [r3, #0]
      break;
 8005486:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	223c      	movs	r2, #60	@ 0x3c
 800548c:	2100      	movs	r1, #0
 800548e:	5499      	strb	r1, [r3, r2]

  return status;
 8005490:	2317      	movs	r3, #23
 8005492:	18fb      	adds	r3, r7, r3
 8005494:	781b      	ldrb	r3, [r3, #0]
}
 8005496:	0018      	movs	r0, r3
 8005498:	46bd      	mov	sp, r7
 800549a:	b006      	add	sp, #24
 800549c:	bd80      	pop	{r7, pc}
 800549e:	46c0      	nop			@ (mov r8, r8)
 80054a0:	08005cfc 	.word	0x08005cfc
 80054a4:	fffffbff 	.word	0xfffffbff

080054a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a37      	ldr	r2, [pc, #220]	@ (8005598 <TIM_Base_SetConfig+0xf0>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d008      	beq.n	80054d2 <TIM_Base_SetConfig+0x2a>
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	2380      	movs	r3, #128	@ 0x80
 80054c4:	05db      	lsls	r3, r3, #23
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d003      	beq.n	80054d2 <TIM_Base_SetConfig+0x2a>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a33      	ldr	r2, [pc, #204]	@ (800559c <TIM_Base_SetConfig+0xf4>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d108      	bne.n	80054e4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2270      	movs	r2, #112	@ 0x70
 80054d6:	4393      	bics	r3, r2
 80054d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a2c      	ldr	r2, [pc, #176]	@ (8005598 <TIM_Base_SetConfig+0xf0>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d014      	beq.n	8005516 <TIM_Base_SetConfig+0x6e>
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	2380      	movs	r3, #128	@ 0x80
 80054f0:	05db      	lsls	r3, r3, #23
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d00f      	beq.n	8005516 <TIM_Base_SetConfig+0x6e>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a28      	ldr	r2, [pc, #160]	@ (800559c <TIM_Base_SetConfig+0xf4>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00b      	beq.n	8005516 <TIM_Base_SetConfig+0x6e>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a27      	ldr	r2, [pc, #156]	@ (80055a0 <TIM_Base_SetConfig+0xf8>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d007      	beq.n	8005516 <TIM_Base_SetConfig+0x6e>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a26      	ldr	r2, [pc, #152]	@ (80055a4 <TIM_Base_SetConfig+0xfc>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d003      	beq.n	8005516 <TIM_Base_SetConfig+0x6e>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a25      	ldr	r2, [pc, #148]	@ (80055a8 <TIM_Base_SetConfig+0x100>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d108      	bne.n	8005528 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	4a24      	ldr	r2, [pc, #144]	@ (80055ac <TIM_Base_SetConfig+0x104>)
 800551a:	4013      	ands	r3, r2
 800551c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	4313      	orrs	r3, r2
 8005526:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2280      	movs	r2, #128	@ 0x80
 800552c:	4393      	bics	r3, r2
 800552e:	001a      	movs	r2, r3
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	695b      	ldr	r3, [r3, #20]
 8005534:	4313      	orrs	r3, r2
 8005536:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	689a      	ldr	r2, [r3, #8]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a11      	ldr	r2, [pc, #68]	@ (8005598 <TIM_Base_SetConfig+0xf0>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d007      	beq.n	8005566 <TIM_Base_SetConfig+0xbe>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a12      	ldr	r2, [pc, #72]	@ (80055a4 <TIM_Base_SetConfig+0xfc>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d003      	beq.n	8005566 <TIM_Base_SetConfig+0xbe>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a11      	ldr	r2, [pc, #68]	@ (80055a8 <TIM_Base_SetConfig+0x100>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d103      	bne.n	800556e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	691a      	ldr	r2, [r3, #16]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2201      	movs	r2, #1
 8005572:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	691b      	ldr	r3, [r3, #16]
 8005578:	2201      	movs	r2, #1
 800557a:	4013      	ands	r3, r2
 800557c:	2b01      	cmp	r3, #1
 800557e:	d106      	bne.n	800558e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	691b      	ldr	r3, [r3, #16]
 8005584:	2201      	movs	r2, #1
 8005586:	4393      	bics	r3, r2
 8005588:	001a      	movs	r2, r3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	611a      	str	r2, [r3, #16]
  }
}
 800558e:	46c0      	nop			@ (mov r8, r8)
 8005590:	46bd      	mov	sp, r7
 8005592:	b004      	add	sp, #16
 8005594:	bd80      	pop	{r7, pc}
 8005596:	46c0      	nop			@ (mov r8, r8)
 8005598:	40012c00 	.word	0x40012c00
 800559c:	40000400 	.word	0x40000400
 80055a0:	40002000 	.word	0x40002000
 80055a4:	40014400 	.word	0x40014400
 80055a8:	40014800 	.word	0x40014800
 80055ac:	fffffcff 	.word	0xfffffcff

080055b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a1b      	ldr	r3, [r3, #32]
 80055be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a1b      	ldr	r3, [r3, #32]
 80055c4:	2201      	movs	r2, #1
 80055c6:	4393      	bics	r3, r2
 80055c8:	001a      	movs	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	4a2e      	ldr	r2, [pc, #184]	@ (8005698 <TIM_OC1_SetConfig+0xe8>)
 80055de:	4013      	ands	r3, r2
 80055e0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2203      	movs	r2, #3
 80055e6:	4393      	bics	r3, r2
 80055e8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	2202      	movs	r2, #2
 80055f8:	4393      	bics	r3, r2
 80055fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	4313      	orrs	r3, r2
 8005604:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a24      	ldr	r2, [pc, #144]	@ (800569c <TIM_OC1_SetConfig+0xec>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d007      	beq.n	800561e <TIM_OC1_SetConfig+0x6e>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a23      	ldr	r2, [pc, #140]	@ (80056a0 <TIM_OC1_SetConfig+0xf0>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d003      	beq.n	800561e <TIM_OC1_SetConfig+0x6e>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a22      	ldr	r2, [pc, #136]	@ (80056a4 <TIM_OC1_SetConfig+0xf4>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d10c      	bne.n	8005638 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	2208      	movs	r2, #8
 8005622:	4393      	bics	r3, r2
 8005624:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	697a      	ldr	r2, [r7, #20]
 800562c:	4313      	orrs	r3, r2
 800562e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	2204      	movs	r2, #4
 8005634:	4393      	bics	r3, r2
 8005636:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a18      	ldr	r2, [pc, #96]	@ (800569c <TIM_OC1_SetConfig+0xec>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d007      	beq.n	8005650 <TIM_OC1_SetConfig+0xa0>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a17      	ldr	r2, [pc, #92]	@ (80056a0 <TIM_OC1_SetConfig+0xf0>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d003      	beq.n	8005650 <TIM_OC1_SetConfig+0xa0>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a16      	ldr	r2, [pc, #88]	@ (80056a4 <TIM_OC1_SetConfig+0xf4>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d111      	bne.n	8005674 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	4a15      	ldr	r2, [pc, #84]	@ (80056a8 <TIM_OC1_SetConfig+0xf8>)
 8005654:	4013      	ands	r3, r2
 8005656:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	4a14      	ldr	r2, [pc, #80]	@ (80056ac <TIM_OC1_SetConfig+0xfc>)
 800565c:	4013      	ands	r3, r2
 800565e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	695b      	ldr	r3, [r3, #20]
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	4313      	orrs	r3, r2
 8005668:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	699b      	ldr	r3, [r3, #24]
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	4313      	orrs	r3, r2
 8005672:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	621a      	str	r2, [r3, #32]
}
 800568e:	46c0      	nop			@ (mov r8, r8)
 8005690:	46bd      	mov	sp, r7
 8005692:	b006      	add	sp, #24
 8005694:	bd80      	pop	{r7, pc}
 8005696:	46c0      	nop			@ (mov r8, r8)
 8005698:	fffeff8f 	.word	0xfffeff8f
 800569c:	40012c00 	.word	0x40012c00
 80056a0:	40014400 	.word	0x40014400
 80056a4:	40014800 	.word	0x40014800
 80056a8:	fffffeff 	.word	0xfffffeff
 80056ac:	fffffdff 	.word	0xfffffdff

080056b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
 80056be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	2210      	movs	r2, #16
 80056c6:	4393      	bics	r3, r2
 80056c8:	001a      	movs	r2, r3
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	4a2c      	ldr	r2, [pc, #176]	@ (8005790 <TIM_OC2_SetConfig+0xe0>)
 80056de:	4013      	ands	r3, r2
 80056e0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	4a2b      	ldr	r2, [pc, #172]	@ (8005794 <TIM_OC2_SetConfig+0xe4>)
 80056e6:	4013      	ands	r3, r2
 80056e8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	021b      	lsls	r3, r3, #8
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	2220      	movs	r2, #32
 80056fa:	4393      	bics	r3, r2
 80056fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	011b      	lsls	r3, r3, #4
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	4313      	orrs	r3, r2
 8005708:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a22      	ldr	r2, [pc, #136]	@ (8005798 <TIM_OC2_SetConfig+0xe8>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d10d      	bne.n	800572e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	2280      	movs	r2, #128	@ 0x80
 8005716:	4393      	bics	r3, r2
 8005718:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	697a      	ldr	r2, [r7, #20]
 8005722:	4313      	orrs	r3, r2
 8005724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	2240      	movs	r2, #64	@ 0x40
 800572a:	4393      	bics	r3, r2
 800572c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a19      	ldr	r2, [pc, #100]	@ (8005798 <TIM_OC2_SetConfig+0xe8>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d007      	beq.n	8005746 <TIM_OC2_SetConfig+0x96>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a18      	ldr	r2, [pc, #96]	@ (800579c <TIM_OC2_SetConfig+0xec>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d003      	beq.n	8005746 <TIM_OC2_SetConfig+0x96>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a17      	ldr	r2, [pc, #92]	@ (80057a0 <TIM_OC2_SetConfig+0xf0>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d113      	bne.n	800576e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	4a16      	ldr	r2, [pc, #88]	@ (80057a4 <TIM_OC2_SetConfig+0xf4>)
 800574a:	4013      	ands	r3, r2
 800574c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	4a15      	ldr	r2, [pc, #84]	@ (80057a8 <TIM_OC2_SetConfig+0xf8>)
 8005752:	4013      	ands	r3, r2
 8005754:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	4313      	orrs	r3, r2
 8005760:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	4313      	orrs	r3, r2
 800576c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	693a      	ldr	r2, [r7, #16]
 8005772:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	685a      	ldr	r2, [r3, #4]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	697a      	ldr	r2, [r7, #20]
 8005786:	621a      	str	r2, [r3, #32]
}
 8005788:	46c0      	nop			@ (mov r8, r8)
 800578a:	46bd      	mov	sp, r7
 800578c:	b006      	add	sp, #24
 800578e:	bd80      	pop	{r7, pc}
 8005790:	feff8fff 	.word	0xfeff8fff
 8005794:	fffffcff 	.word	0xfffffcff
 8005798:	40012c00 	.word	0x40012c00
 800579c:	40014400 	.word	0x40014400
 80057a0:	40014800 	.word	0x40014800
 80057a4:	fffffbff 	.word	0xfffffbff
 80057a8:	fffff7ff 	.word	0xfffff7ff

080057ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a1b      	ldr	r3, [r3, #32]
 80057ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a1b      	ldr	r3, [r3, #32]
 80057c0:	4a31      	ldr	r2, [pc, #196]	@ (8005888 <TIM_OC3_SetConfig+0xdc>)
 80057c2:	401a      	ands	r2, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	4a2d      	ldr	r2, [pc, #180]	@ (800588c <TIM_OC3_SetConfig+0xe0>)
 80057d8:	4013      	ands	r3, r2
 80057da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2203      	movs	r2, #3
 80057e0:	4393      	bics	r3, r2
 80057e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	4a27      	ldr	r2, [pc, #156]	@ (8005890 <TIM_OC3_SetConfig+0xe4>)
 80057f2:	4013      	ands	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	021b      	lsls	r3, r3, #8
 80057fc:	697a      	ldr	r2, [r7, #20]
 80057fe:	4313      	orrs	r3, r2
 8005800:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a23      	ldr	r2, [pc, #140]	@ (8005894 <TIM_OC3_SetConfig+0xe8>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d10d      	bne.n	8005826 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	4a22      	ldr	r2, [pc, #136]	@ (8005898 <TIM_OC3_SetConfig+0xec>)
 800580e:	4013      	ands	r3, r2
 8005810:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	021b      	lsls	r3, r3, #8
 8005818:	697a      	ldr	r2, [r7, #20]
 800581a:	4313      	orrs	r3, r2
 800581c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	4a1e      	ldr	r2, [pc, #120]	@ (800589c <TIM_OC3_SetConfig+0xf0>)
 8005822:	4013      	ands	r3, r2
 8005824:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a1a      	ldr	r2, [pc, #104]	@ (8005894 <TIM_OC3_SetConfig+0xe8>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d007      	beq.n	800583e <TIM_OC3_SetConfig+0x92>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a1b      	ldr	r2, [pc, #108]	@ (80058a0 <TIM_OC3_SetConfig+0xf4>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d003      	beq.n	800583e <TIM_OC3_SetConfig+0x92>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a1a      	ldr	r2, [pc, #104]	@ (80058a4 <TIM_OC3_SetConfig+0xf8>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d113      	bne.n	8005866 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	4a19      	ldr	r2, [pc, #100]	@ (80058a8 <TIM_OC3_SetConfig+0xfc>)
 8005842:	4013      	ands	r3, r2
 8005844:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	4a18      	ldr	r2, [pc, #96]	@ (80058ac <TIM_OC3_SetConfig+0x100>)
 800584a:	4013      	ands	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	011b      	lsls	r3, r3, #4
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	4313      	orrs	r3, r2
 8005858:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	011b      	lsls	r3, r3, #4
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	4313      	orrs	r3, r2
 8005864:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	697a      	ldr	r2, [r7, #20]
 800587e:	621a      	str	r2, [r3, #32]
}
 8005880:	46c0      	nop			@ (mov r8, r8)
 8005882:	46bd      	mov	sp, r7
 8005884:	b006      	add	sp, #24
 8005886:	bd80      	pop	{r7, pc}
 8005888:	fffffeff 	.word	0xfffffeff
 800588c:	fffeff8f 	.word	0xfffeff8f
 8005890:	fffffdff 	.word	0xfffffdff
 8005894:	40012c00 	.word	0x40012c00
 8005898:	fffff7ff 	.word	0xfffff7ff
 800589c:	fffffbff 	.word	0xfffffbff
 80058a0:	40014400 	.word	0x40014400
 80058a4:	40014800 	.word	0x40014800
 80058a8:	ffffefff 	.word	0xffffefff
 80058ac:	ffffdfff 	.word	0xffffdfff

080058b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a1b      	ldr	r3, [r3, #32]
 80058be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a1b      	ldr	r3, [r3, #32]
 80058c4:	4a24      	ldr	r2, [pc, #144]	@ (8005958 <TIM_OC4_SetConfig+0xa8>)
 80058c6:	401a      	ands	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	69db      	ldr	r3, [r3, #28]
 80058d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	4a20      	ldr	r2, [pc, #128]	@ (800595c <TIM_OC4_SetConfig+0xac>)
 80058dc:	4013      	ands	r3, r2
 80058de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	4a1f      	ldr	r2, [pc, #124]	@ (8005960 <TIM_OC4_SetConfig+0xb0>)
 80058e4:	4013      	ands	r3, r2
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	021b      	lsls	r3, r3, #8
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	4a1b      	ldr	r2, [pc, #108]	@ (8005964 <TIM_OC4_SetConfig+0xb4>)
 80058f8:	4013      	ands	r3, r2
 80058fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	031b      	lsls	r3, r3, #12
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	4313      	orrs	r3, r2
 8005906:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a17      	ldr	r2, [pc, #92]	@ (8005968 <TIM_OC4_SetConfig+0xb8>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d007      	beq.n	8005920 <TIM_OC4_SetConfig+0x70>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a16      	ldr	r2, [pc, #88]	@ (800596c <TIM_OC4_SetConfig+0xbc>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d003      	beq.n	8005920 <TIM_OC4_SetConfig+0x70>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a15      	ldr	r2, [pc, #84]	@ (8005970 <TIM_OC4_SetConfig+0xc0>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d109      	bne.n	8005934 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	4a14      	ldr	r2, [pc, #80]	@ (8005974 <TIM_OC4_SetConfig+0xc4>)
 8005924:	4013      	ands	r3, r2
 8005926:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	019b      	lsls	r3, r3, #6
 800592e:	697a      	ldr	r2, [r7, #20]
 8005930:	4313      	orrs	r3, r2
 8005932:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	697a      	ldr	r2, [r7, #20]
 8005938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	693a      	ldr	r2, [r7, #16]
 800594c:	621a      	str	r2, [r3, #32]
}
 800594e:	46c0      	nop			@ (mov r8, r8)
 8005950:	46bd      	mov	sp, r7
 8005952:	b006      	add	sp, #24
 8005954:	bd80      	pop	{r7, pc}
 8005956:	46c0      	nop			@ (mov r8, r8)
 8005958:	ffffefff 	.word	0xffffefff
 800595c:	feff8fff 	.word	0xfeff8fff
 8005960:	fffffcff 	.word	0xfffffcff
 8005964:	ffffdfff 	.word	0xffffdfff
 8005968:	40012c00 	.word	0x40012c00
 800596c:	40014400 	.word	0x40014400
 8005970:	40014800 	.word	0x40014800
 8005974:	ffffbfff 	.word	0xffffbfff

08005978 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a1b      	ldr	r3, [r3, #32]
 800598c:	4a21      	ldr	r2, [pc, #132]	@ (8005a14 <TIM_OC5_SetConfig+0x9c>)
 800598e:	401a      	ands	r2, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800599e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	4a1d      	ldr	r2, [pc, #116]	@ (8005a18 <TIM_OC5_SetConfig+0xa0>)
 80059a4:	4013      	ands	r3, r2
 80059a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	4a19      	ldr	r2, [pc, #100]	@ (8005a1c <TIM_OC5_SetConfig+0xa4>)
 80059b6:	4013      	ands	r3, r2
 80059b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	041b      	lsls	r3, r3, #16
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a15      	ldr	r2, [pc, #84]	@ (8005a20 <TIM_OC5_SetConfig+0xa8>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d007      	beq.n	80059de <TIM_OC5_SetConfig+0x66>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a14      	ldr	r2, [pc, #80]	@ (8005a24 <TIM_OC5_SetConfig+0xac>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d003      	beq.n	80059de <TIM_OC5_SetConfig+0x66>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a13      	ldr	r2, [pc, #76]	@ (8005a28 <TIM_OC5_SetConfig+0xb0>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d109      	bne.n	80059f2 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	4a0c      	ldr	r2, [pc, #48]	@ (8005a14 <TIM_OC5_SetConfig+0x9c>)
 80059e2:	4013      	ands	r3, r2
 80059e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	021b      	lsls	r3, r3, #8
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	685a      	ldr	r2, [r3, #4]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	693a      	ldr	r2, [r7, #16]
 8005a0a:	621a      	str	r2, [r3, #32]
}
 8005a0c:	46c0      	nop			@ (mov r8, r8)
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	b006      	add	sp, #24
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	fffeffff 	.word	0xfffeffff
 8005a18:	fffeff8f 	.word	0xfffeff8f
 8005a1c:	fffdffff 	.word	0xfffdffff
 8005a20:	40012c00 	.word	0x40012c00
 8005a24:	40014400 	.word	0x40014400
 8005a28:	40014800 	.word	0x40014800

08005a2c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b086      	sub	sp, #24
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a1b      	ldr	r3, [r3, #32]
 8005a40:	4a22      	ldr	r2, [pc, #136]	@ (8005acc <TIM_OC6_SetConfig+0xa0>)
 8005a42:	401a      	ands	r2, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	4a1e      	ldr	r2, [pc, #120]	@ (8005ad0 <TIM_OC6_SetConfig+0xa4>)
 8005a58:	4013      	ands	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	021b      	lsls	r3, r3, #8
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	4a1a      	ldr	r2, [pc, #104]	@ (8005ad4 <TIM_OC6_SetConfig+0xa8>)
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	051b      	lsls	r3, r3, #20
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a16      	ldr	r2, [pc, #88]	@ (8005ad8 <TIM_OC6_SetConfig+0xac>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d007      	beq.n	8005a94 <TIM_OC6_SetConfig+0x68>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a15      	ldr	r2, [pc, #84]	@ (8005adc <TIM_OC6_SetConfig+0xb0>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d003      	beq.n	8005a94 <TIM_OC6_SetConfig+0x68>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a14      	ldr	r2, [pc, #80]	@ (8005ae0 <TIM_OC6_SetConfig+0xb4>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d109      	bne.n	8005aa8 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	4a13      	ldr	r2, [pc, #76]	@ (8005ae4 <TIM_OC6_SetConfig+0xb8>)
 8005a98:	4013      	ands	r3, r2
 8005a9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	695b      	ldr	r3, [r3, #20]
 8005aa0:	029b      	lsls	r3, r3, #10
 8005aa2:	697a      	ldr	r2, [r7, #20]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	693a      	ldr	r2, [r7, #16]
 8005ac0:	621a      	str	r2, [r3, #32]
}
 8005ac2:	46c0      	nop			@ (mov r8, r8)
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	b006      	add	sp, #24
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	46c0      	nop			@ (mov r8, r8)
 8005acc:	ffefffff 	.word	0xffefffff
 8005ad0:	feff8fff 	.word	0xfeff8fff
 8005ad4:	ffdfffff 	.word	0xffdfffff
 8005ad8:	40012c00 	.word	0x40012c00
 8005adc:	40014400 	.word	0x40014400
 8005ae0:	40014800 	.word	0x40014800
 8005ae4:	fffbffff 	.word	0xfffbffff

08005ae8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	221f      	movs	r2, #31
 8005af8:	4013      	ands	r3, r2
 8005afa:	2201      	movs	r2, #1
 8005afc:	409a      	lsls	r2, r3
 8005afe:	0013      	movs	r3, r2
 8005b00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6a1b      	ldr	r3, [r3, #32]
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	43d2      	mvns	r2, r2
 8005b0a:	401a      	ands	r2, r3
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6a1a      	ldr	r2, [r3, #32]
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	211f      	movs	r1, #31
 8005b18:	400b      	ands	r3, r1
 8005b1a:	6879      	ldr	r1, [r7, #4]
 8005b1c:	4099      	lsls	r1, r3
 8005b1e:	000b      	movs	r3, r1
 8005b20:	431a      	orrs	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	621a      	str	r2, [r3, #32]
}
 8005b26:	46c0      	nop			@ (mov r8, r8)
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	b006      	add	sp, #24
 8005b2c:	bd80      	pop	{r7, pc}
	...

08005b30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	223c      	movs	r2, #60	@ 0x3c
 8005b3e:	5c9b      	ldrb	r3, [r3, r2]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d101      	bne.n	8005b48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b44:	2302      	movs	r3, #2
 8005b46:	e050      	b.n	8005bea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	223c      	movs	r2, #60	@ 0x3c
 8005b4c:	2101      	movs	r1, #1
 8005b4e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	223d      	movs	r2, #61	@ 0x3d
 8005b54:	2102      	movs	r1, #2
 8005b56:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a21      	ldr	r2, [pc, #132]	@ (8005bf4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d108      	bne.n	8005b84 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	4a20      	ldr	r2, [pc, #128]	@ (8005bf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b76:	4013      	ands	r3, r2
 8005b78:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2270      	movs	r2, #112	@ 0x70
 8005b88:	4393      	bics	r3, r2
 8005b8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a14      	ldr	r2, [pc, #80]	@ (8005bf4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d00a      	beq.n	8005bbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	2380      	movs	r3, #128	@ 0x80
 8005bae:	05db      	lsls	r3, r3, #23
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d004      	beq.n	8005bbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a10      	ldr	r2, [pc, #64]	@ (8005bfc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d10c      	bne.n	8005bd8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	2280      	movs	r2, #128	@ 0x80
 8005bc2:	4393      	bics	r3, r2
 8005bc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	68ba      	ldr	r2, [r7, #8]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	223d      	movs	r2, #61	@ 0x3d
 8005bdc:	2101      	movs	r1, #1
 8005bde:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	223c      	movs	r2, #60	@ 0x3c
 8005be4:	2100      	movs	r1, #0
 8005be6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	0018      	movs	r0, r3
 8005bec:	46bd      	mov	sp, r7
 8005bee:	b004      	add	sp, #16
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	46c0      	nop			@ (mov r8, r8)
 8005bf4:	40012c00 	.word	0x40012c00
 8005bf8:	ff0fffff 	.word	0xff0fffff
 8005bfc:	40000400 	.word	0x40000400

08005c00 <memset>:
 8005c00:	0003      	movs	r3, r0
 8005c02:	1882      	adds	r2, r0, r2
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d100      	bne.n	8005c0a <memset+0xa>
 8005c08:	4770      	bx	lr
 8005c0a:	7019      	strb	r1, [r3, #0]
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	e7f9      	b.n	8005c04 <memset+0x4>

08005c10 <__libc_init_array>:
 8005c10:	b570      	push	{r4, r5, r6, lr}
 8005c12:	2600      	movs	r6, #0
 8005c14:	4c0c      	ldr	r4, [pc, #48]	@ (8005c48 <__libc_init_array+0x38>)
 8005c16:	4d0d      	ldr	r5, [pc, #52]	@ (8005c4c <__libc_init_array+0x3c>)
 8005c18:	1b64      	subs	r4, r4, r5
 8005c1a:	10a4      	asrs	r4, r4, #2
 8005c1c:	42a6      	cmp	r6, r4
 8005c1e:	d109      	bne.n	8005c34 <__libc_init_array+0x24>
 8005c20:	2600      	movs	r6, #0
 8005c22:	f000 f823 	bl	8005c6c <_init>
 8005c26:	4c0a      	ldr	r4, [pc, #40]	@ (8005c50 <__libc_init_array+0x40>)
 8005c28:	4d0a      	ldr	r5, [pc, #40]	@ (8005c54 <__libc_init_array+0x44>)
 8005c2a:	1b64      	subs	r4, r4, r5
 8005c2c:	10a4      	asrs	r4, r4, #2
 8005c2e:	42a6      	cmp	r6, r4
 8005c30:	d105      	bne.n	8005c3e <__libc_init_array+0x2e>
 8005c32:	bd70      	pop	{r4, r5, r6, pc}
 8005c34:	00b3      	lsls	r3, r6, #2
 8005c36:	58eb      	ldr	r3, [r5, r3]
 8005c38:	4798      	blx	r3
 8005c3a:	3601      	adds	r6, #1
 8005c3c:	e7ee      	b.n	8005c1c <__libc_init_array+0xc>
 8005c3e:	00b3      	lsls	r3, r6, #2
 8005c40:	58eb      	ldr	r3, [r5, r3]
 8005c42:	4798      	blx	r3
 8005c44:	3601      	adds	r6, #1
 8005c46:	e7f2      	b.n	8005c2e <__libc_init_array+0x1e>
 8005c48:	08005d50 	.word	0x08005d50
 8005c4c:	08005d50 	.word	0x08005d50
 8005c50:	08005d54 	.word	0x08005d54
 8005c54:	08005d50 	.word	0x08005d50

08005c58 <memcpy>:
 8005c58:	2300      	movs	r3, #0
 8005c5a:	b510      	push	{r4, lr}
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d100      	bne.n	8005c62 <memcpy+0xa>
 8005c60:	bd10      	pop	{r4, pc}
 8005c62:	5ccc      	ldrb	r4, [r1, r3]
 8005c64:	54c4      	strb	r4, [r0, r3]
 8005c66:	3301      	adds	r3, #1
 8005c68:	e7f8      	b.n	8005c5c <memcpy+0x4>
	...

08005c6c <_init>:
 8005c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6e:	46c0      	nop			@ (mov r8, r8)
 8005c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c72:	bc08      	pop	{r3}
 8005c74:	469e      	mov	lr, r3
 8005c76:	4770      	bx	lr

08005c78 <_fini>:
 8005c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7a:	46c0      	nop			@ (mov r8, r8)
 8005c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c7e:	bc08      	pop	{r3}
 8005c80:	469e      	mov	lr, r3
 8005c82:	4770      	bx	lr
