Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar 27 17:48:39 2022
| Host         : HAMMER-PC-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 94 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5458 register/latch pins with no clock driven by root clock pin: receiver/enSig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.849        0.000                      0                  129        0.251        0.000                      0                  129        3.000        0.000                       0                  5454  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
Pre0/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_25_Prescaler25    {0.000 20.000}     40.000          25.000          
  clkfbout_Prescaler25  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Pre0/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25_Prescaler25         12.849        0.000                      0                  129        0.251        0.000                      0                  129       19.500        0.000                       0                  5450  
  clkfbout_Prescaler25                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Pre0/inst/clk_in1
  To Clock:  Pre0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Pre0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_Prescaler25
  To Clock:  clk_25_Prescaler25

Setup :            0  Failing Endpoints,  Worst Slack       12.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/green_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        27.023ns  (logic 6.745ns (24.960%)  route 20.278ns (75.040%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.638     1.638    VGA0/clk_25
    SLICE_X2Y46          FDCE                                         r  VGA0/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     2.156 r  VGA0/hcount_reg[4]/Q
                         net (fo=31, routed)          0.916     3.072    VGA0/hcount_reg[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  VGA0/red_i_255/O
                         net (fo=47, routed)          0.919     4.116    VGA0/red_i_255_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.152     4.268 r  VGA0/red_i_2000/O
                         net (fo=6, routed)           1.015     5.283    VGA0/arrayIn[0,0]3[2]
    SLICE_X7Y50          LUT5 (Prop_lut5_I1_O)        0.326     5.609 r  VGA0/red_i_1332/O
                         net (fo=2, routed)           0.363     5.972    VGA0/red_i_1332_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.096 r  VGA0/red_i_1336/O
                         net (fo=1, routed)           0.000     6.096    VGA0/red_i_1336_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.629 r  VGA0/red_reg_i_666/CO[3]
                         net (fo=1, routed)           0.000     6.629    VGA0/red_reg_i_666_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.848 r  VGA0/red_reg_i_257/O[0]
                         net (fo=15, routed)          0.534     7.382    VGA0/red_reg_i_257_n_7
    SLICE_X4Y50          LUT2 (Prop_lut2_I0_O)        0.295     7.677 r  VGA0/red_i_2015/O
                         net (fo=1, routed)           0.000     7.677    VGA0/red_i_2015_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.227 r  VGA0/red_reg_i_1352/CO[3]
                         net (fo=1, routed)           0.000     8.227    VGA0/red_reg_i_1352_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  VGA0/red_reg_i_676/O[1]
                         net (fo=3, routed)           0.785     9.347    VGA0/red_reg_i_676_n_6
    SLICE_X4Y49          LUT4 (Prop_lut4_I1_O)        0.303     9.650 r  VGA0/red_i_1348/O
                         net (fo=1, routed)           0.000     9.650    VGA0/red_i_1348_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.051 r  VGA0/red_reg_i_674/CO[3]
                         net (fo=20, routed)          2.319    12.369    VGA0/red_reg_i_674_n_0
    SLICE_X5Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.521 r  VGA0/red_i_259/O
                         net (fo=25, routed)          2.059    14.580    VGA0/red_i_259_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.326    14.906 r  VGA0/red_i_3327/O
                         net (fo=128, routed)         3.245    18.151    SP0/red_reg_i_2464_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  SP0/red_i_3193/O
                         net (fo=1, routed)           0.000    18.275    SP0/red_i_3193_n_0
    SLICE_X54Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    18.489 r  SP0/red_reg_i_2402/O
                         net (fo=1, routed)           1.467    19.956    SP0/red_reg_i_2402_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.297    20.253 r  SP0/red_i_1450/O
                         net (fo=1, routed)           0.000    20.253    SP0/red_i_1450_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I0_O)      0.238    20.491 r  SP0/red_reg_i_761/O
                         net (fo=1, routed)           0.000    20.491    SP0/red_reg_i_761_n_0
    SLICE_X41Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.595 r  SP0/red_reg_i_309/O
                         net (fo=1, routed)           2.280    22.875    SP0/red_reg_i_309_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.316    23.191 r  SP0/red_i_108/O
                         net (fo=1, routed)           0.000    23.191    SP0/red_i_108_n_0
    SLICE_X34Y74         MUXF7 (Prop_muxf7_I0_O)      0.209    23.400 r  SP0/red_reg_i_37/O
                         net (fo=13, routed)          2.722    26.121    VGA0/green_i_2_0
    SLICE_X6Y33          MUXF7 (Prop_muxf7_S_O)       0.465    26.586 r  VGA0/red_reg_i_13/O
                         net (fo=3, routed)           1.204    27.791    VGA0/red_i_45_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I4_O)        0.297    28.088 r  VGA0/green_i_2/O
                         net (fo=1, routed)           0.450    28.538    VGA0/green_i_2_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I2_O)        0.124    28.662 r  VGA0/green_i_1/O
                         net (fo=1, routed)           0.000    28.662    VGA0/green_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  VGA0/green_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.449    41.449    VGA0/clk_25
    SLICE_X10Y40         FDCE                                         r  VGA0/green_reg/C
                         clock pessimism              0.080    41.529    
                         clock uncertainty           -0.098    41.432    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.079    41.511    VGA0/green_reg
  -------------------------------------------------------------------
                         required time                         41.511    
                         arrival time                         -28.662    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.851ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/blue_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        27.024ns  (logic 6.745ns (24.960%)  route 20.279ns (75.040%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.638     1.638    VGA0/clk_25
    SLICE_X2Y46          FDCE                                         r  VGA0/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     2.156 r  VGA0/hcount_reg[4]/Q
                         net (fo=31, routed)          0.916     3.072    VGA0/hcount_reg[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  VGA0/red_i_255/O
                         net (fo=47, routed)          0.919     4.116    VGA0/red_i_255_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.152     4.268 r  VGA0/red_i_2000/O
                         net (fo=6, routed)           1.015     5.283    VGA0/arrayIn[0,0]3[2]
    SLICE_X7Y50          LUT5 (Prop_lut5_I1_O)        0.326     5.609 r  VGA0/red_i_1332/O
                         net (fo=2, routed)           0.363     5.972    VGA0/red_i_1332_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.096 r  VGA0/red_i_1336/O
                         net (fo=1, routed)           0.000     6.096    VGA0/red_i_1336_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.629 r  VGA0/red_reg_i_666/CO[3]
                         net (fo=1, routed)           0.000     6.629    VGA0/red_reg_i_666_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.848 r  VGA0/red_reg_i_257/O[0]
                         net (fo=15, routed)          0.534     7.382    VGA0/red_reg_i_257_n_7
    SLICE_X4Y50          LUT2 (Prop_lut2_I0_O)        0.295     7.677 r  VGA0/red_i_2015/O
                         net (fo=1, routed)           0.000     7.677    VGA0/red_i_2015_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.227 r  VGA0/red_reg_i_1352/CO[3]
                         net (fo=1, routed)           0.000     8.227    VGA0/red_reg_i_1352_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  VGA0/red_reg_i_676/O[1]
                         net (fo=3, routed)           0.785     9.347    VGA0/red_reg_i_676_n_6
    SLICE_X4Y49          LUT4 (Prop_lut4_I1_O)        0.303     9.650 r  VGA0/red_i_1348/O
                         net (fo=1, routed)           0.000     9.650    VGA0/red_i_1348_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.051 r  VGA0/red_reg_i_674/CO[3]
                         net (fo=20, routed)          2.319    12.369    VGA0/red_reg_i_674_n_0
    SLICE_X5Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.521 r  VGA0/red_i_259/O
                         net (fo=25, routed)          2.059    14.580    VGA0/red_i_259_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.326    14.906 r  VGA0/red_i_3327/O
                         net (fo=128, routed)         3.245    18.151    SP0/red_reg_i_2464_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  SP0/red_i_3193/O
                         net (fo=1, routed)           0.000    18.275    SP0/red_i_3193_n_0
    SLICE_X54Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    18.489 r  SP0/red_reg_i_2402/O
                         net (fo=1, routed)           1.467    19.956    SP0/red_reg_i_2402_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.297    20.253 r  SP0/red_i_1450/O
                         net (fo=1, routed)           0.000    20.253    SP0/red_i_1450_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I0_O)      0.238    20.491 r  SP0/red_reg_i_761/O
                         net (fo=1, routed)           0.000    20.491    SP0/red_reg_i_761_n_0
    SLICE_X41Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.595 r  SP0/red_reg_i_309/O
                         net (fo=1, routed)           2.280    22.875    SP0/red_reg_i_309_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.316    23.191 r  SP0/red_i_108/O
                         net (fo=1, routed)           0.000    23.191    SP0/red_i_108_n_0
    SLICE_X34Y74         MUXF7 (Prop_muxf7_I0_O)      0.209    23.400 r  SP0/red_reg_i_37/O
                         net (fo=13, routed)          2.722    26.121    VGA0/green_i_2_0
    SLICE_X6Y33          MUXF7 (Prop_muxf7_S_O)       0.465    26.586 r  VGA0/red_reg_i_13/O
                         net (fo=3, routed)           1.201    27.788    VGA0/red_i_45_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I4_O)        0.297    28.085 r  VGA0/blue_i_2/O
                         net (fo=1, routed)           0.453    28.538    VGA0/blue_i_2_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I2_O)        0.124    28.662 r  VGA0/blue_i_1/O
                         net (fo=1, routed)           0.000    28.662    VGA0/blue_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  VGA0/blue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.449    41.449    VGA0/clk_25
    SLICE_X10Y40         FDCE                                         r  VGA0/blue_reg/C
                         clock pessimism              0.080    41.529    
                         clock uncertainty           -0.098    41.432    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.081    41.513    VGA0/blue_reg
  -------------------------------------------------------------------
                         required time                         41.513    
                         arrival time                         -28.662    
  -------------------------------------------------------------------
                         slack                                 12.851    

Slack (MET) :             13.124ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/red_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        26.746ns  (logic 6.745ns (25.218%)  route 20.001ns (74.782%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.638     1.638    VGA0/clk_25
    SLICE_X2Y46          FDCE                                         r  VGA0/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     2.156 r  VGA0/hcount_reg[4]/Q
                         net (fo=31, routed)          0.916     3.072    VGA0/hcount_reg[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  VGA0/red_i_255/O
                         net (fo=47, routed)          0.919     4.116    VGA0/red_i_255_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.152     4.268 r  VGA0/red_i_2000/O
                         net (fo=6, routed)           1.015     5.283    VGA0/arrayIn[0,0]3[2]
    SLICE_X7Y50          LUT5 (Prop_lut5_I1_O)        0.326     5.609 r  VGA0/red_i_1332/O
                         net (fo=2, routed)           0.363     5.972    VGA0/red_i_1332_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.096 r  VGA0/red_i_1336/O
                         net (fo=1, routed)           0.000     6.096    VGA0/red_i_1336_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.629 r  VGA0/red_reg_i_666/CO[3]
                         net (fo=1, routed)           0.000     6.629    VGA0/red_reg_i_666_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.848 r  VGA0/red_reg_i_257/O[0]
                         net (fo=15, routed)          0.534     7.382    VGA0/red_reg_i_257_n_7
    SLICE_X4Y50          LUT2 (Prop_lut2_I0_O)        0.295     7.677 r  VGA0/red_i_2015/O
                         net (fo=1, routed)           0.000     7.677    VGA0/red_i_2015_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.227 r  VGA0/red_reg_i_1352/CO[3]
                         net (fo=1, routed)           0.000     8.227    VGA0/red_reg_i_1352_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  VGA0/red_reg_i_676/O[1]
                         net (fo=3, routed)           0.785     9.347    VGA0/red_reg_i_676_n_6
    SLICE_X4Y49          LUT4 (Prop_lut4_I1_O)        0.303     9.650 r  VGA0/red_i_1348/O
                         net (fo=1, routed)           0.000     9.650    VGA0/red_i_1348_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.051 r  VGA0/red_reg_i_674/CO[3]
                         net (fo=20, routed)          2.319    12.369    VGA0/red_reg_i_674_n_0
    SLICE_X5Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.521 r  VGA0/red_i_259/O
                         net (fo=25, routed)          2.059    14.580    VGA0/red_i_259_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.326    14.906 r  VGA0/red_i_3327/O
                         net (fo=128, routed)         3.245    18.151    SP0/red_reg_i_2464_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  SP0/red_i_3193/O
                         net (fo=1, routed)           0.000    18.275    SP0/red_i_3193_n_0
    SLICE_X54Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    18.489 r  SP0/red_reg_i_2402/O
                         net (fo=1, routed)           1.467    19.956    SP0/red_reg_i_2402_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.297    20.253 r  SP0/red_i_1450/O
                         net (fo=1, routed)           0.000    20.253    SP0/red_i_1450_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I0_O)      0.238    20.491 r  SP0/red_reg_i_761/O
                         net (fo=1, routed)           0.000    20.491    SP0/red_reg_i_761_n_0
    SLICE_X41Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.595 r  SP0/red_reg_i_309/O
                         net (fo=1, routed)           2.280    22.875    SP0/red_reg_i_309_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.316    23.191 r  SP0/red_i_108/O
                         net (fo=1, routed)           0.000    23.191    SP0/red_i_108_n_0
    SLICE_X34Y74         MUXF7 (Prop_muxf7_I0_O)      0.209    23.400 r  SP0/red_reg_i_37/O
                         net (fo=13, routed)          2.627    26.026    VGA0/green_i_2_0
    SLICE_X8Y32          MUXF7 (Prop_muxf7_S_O)       0.465    26.491 r  VGA0/red_reg_i_11/O
                         net (fo=3, routed)           0.952    27.444    SP0/red_reg_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.297    27.741 r  SP0/red_i_3/O
                         net (fo=1, routed)           0.520    28.261    SP0/red_i_3_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I2_O)        0.124    28.385 r  SP0/red_i_1/O
                         net (fo=1, routed)           0.000    28.385    VGA0/red_reg_0
    SLICE_X10Y40         FDCE                                         r  VGA0/red_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.449    41.449    VGA0/clk_25
    SLICE_X10Y40         FDCE                                         r  VGA0/red_reg/C
                         clock pessimism              0.080    41.529    
                         clock uncertainty           -0.098    41.432    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.077    41.509    VGA0/red_reg
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                         -28.385    
  -------------------------------------------------------------------
                         slack                                 13.124    

Slack (MET) :             22.237ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        17.357ns  (logic 5.674ns (32.691%)  route 11.683ns (67.309%))
  Logic Levels:           17  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.634     1.634    VGA0/clk_25
    SLICE_X5Y42          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     2.053 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.496     3.550    VGA0/vcount_reg[1]
    SLICE_X8Y41          LUT5 (Prop_lut5_I3_O)        0.320     3.870 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.832     4.702    VGA0/vcount[8]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.328     5.030 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.751     5.781    VGA0/location[5]_i_10_n_0
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.152     5.933 r  VGA0/red_i_215/O
                         net (fo=21, routed)          0.992     6.924    VGA0/location6__0[5]
    SLICE_X7Y45          LUT3 (Prop_lut3_I1_O)        0.358     7.282 r  VGA0/red_i_570/O
                         net (fo=3, routed)           0.657     7.940    VGA0/red_i_570_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.266 r  VGA0/red_i_194/O
                         net (fo=4, routed)           0.826     9.092    VGA0/red_i_194_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.490 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.490    VGA0/location_reg[5]_i_22_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.712 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.556    10.268    VGA0/location[5]_i_32_0[0]
    SLICE_X3Y46          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    10.980 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.808    11.788    VGA0/location_reg[5]_i_21_n_5
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.302    12.090 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    12.090    VGA0/location[8]_i_33_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.317 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.015    13.332    VGA0/location_reg[8]_i_29_n_6
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.303    13.635 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.969    14.604    VGA0/location5__0[2]
    SLICE_X6Y41          LUT5 (Prop_lut5_I1_O)        0.124    14.728 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.728    VGA0/location[8]_i_26_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.958 r  VGA0/location_reg[8]_i_12/O[1]
                         net (fo=2, routed)           0.757    15.715    VGA0/location_reg[8]_i_12_n_6
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.306    16.021 r  VGA0/location[5]_i_5/O
                         net (fo=1, routed)           0.000    16.021    VGA0/location[5]_i_5_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.419 r  VGA0/location_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    VGA0/location_reg[5]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.641 r  VGA0/location_reg[8]_i_5/O[0]
                         net (fo=1, routed)           0.810    17.451    VGA0/location_reg[8]_i_5_n_7
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.327    17.778 r  VGA0/location[6]_i_1/O
                         net (fo=6, routed)           1.213    18.991    VGA0/location[6]
    SLICE_X3Y36          FDCE                                         r  VGA0/location_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.514    41.514    VGA0/clk_25
    SLICE_X3Y36          FDCE                                         r  VGA0/location_reg[6]/C
                         clock pessimism              0.080    41.594    
                         clock uncertainty           -0.098    41.497    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)       -0.269    41.228    VGA0/location_reg[6]
  -------------------------------------------------------------------
                         required time                         41.228    
                         arrival time                         -18.991    
  -------------------------------------------------------------------
                         slack                                 22.237    

Slack (MET) :             22.313ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[6]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        17.266ns  (logic 5.674ns (32.862%)  route 11.592ns (67.138%))
  Logic Levels:           17  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.634     1.634    VGA0/clk_25
    SLICE_X5Y42          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     2.053 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.496     3.550    VGA0/vcount_reg[1]
    SLICE_X8Y41          LUT5 (Prop_lut5_I3_O)        0.320     3.870 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.832     4.702    VGA0/vcount[8]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.328     5.030 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.751     5.781    VGA0/location[5]_i_10_n_0
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.152     5.933 r  VGA0/red_i_215/O
                         net (fo=21, routed)          0.992     6.924    VGA0/location6__0[5]
    SLICE_X7Y45          LUT3 (Prop_lut3_I1_O)        0.358     7.282 r  VGA0/red_i_570/O
                         net (fo=3, routed)           0.657     7.940    VGA0/red_i_570_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.266 r  VGA0/red_i_194/O
                         net (fo=4, routed)           0.826     9.092    VGA0/red_i_194_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.490 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.490    VGA0/location_reg[5]_i_22_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.712 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.556    10.268    VGA0/location[5]_i_32_0[0]
    SLICE_X3Y46          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    10.980 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.808    11.788    VGA0/location_reg[5]_i_21_n_5
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.302    12.090 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    12.090    VGA0/location[8]_i_33_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.317 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.015    13.332    VGA0/location_reg[8]_i_29_n_6
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.303    13.635 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.969    14.604    VGA0/location5__0[2]
    SLICE_X6Y41          LUT5 (Prop_lut5_I1_O)        0.124    14.728 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.728    VGA0/location[8]_i_26_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.958 r  VGA0/location_reg[8]_i_12/O[1]
                         net (fo=2, routed)           0.757    15.715    VGA0/location_reg[8]_i_12_n_6
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.306    16.021 r  VGA0/location[5]_i_5/O
                         net (fo=1, routed)           0.000    16.021    VGA0/location[5]_i_5_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.419 r  VGA0/location_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    VGA0/location_reg[5]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.641 r  VGA0/location_reg[8]_i_5/O[0]
                         net (fo=1, routed)           0.810    17.451    VGA0/location_reg[8]_i_5_n_7
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.327    17.778 r  VGA0/location[6]_i_1/O
                         net (fo=6, routed)           1.122    18.900    VGA0/location[6]
    SLICE_X3Y36          FDCE                                         r  VGA0/location_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.514    41.514    VGA0/clk_25
    SLICE_X3Y36          FDCE                                         r  VGA0/location_reg[6]_rep/C
                         clock pessimism              0.080    41.594    
                         clock uncertainty           -0.098    41.497    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)       -0.283    41.214    VGA0/location_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         41.214    
                         arrival time                         -18.900    
  -------------------------------------------------------------------
                         slack                                 22.313    

Slack (MET) :             22.422ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[6]__2/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        17.204ns  (logic 5.674ns (32.980%)  route 11.530ns (67.020%))
  Logic Levels:           17  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.634     1.634    VGA0/clk_25
    SLICE_X5Y42          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     2.053 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.496     3.550    VGA0/vcount_reg[1]
    SLICE_X8Y41          LUT5 (Prop_lut5_I3_O)        0.320     3.870 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.832     4.702    VGA0/vcount[8]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.328     5.030 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.751     5.781    VGA0/location[5]_i_10_n_0
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.152     5.933 r  VGA0/red_i_215/O
                         net (fo=21, routed)          0.992     6.924    VGA0/location6__0[5]
    SLICE_X7Y45          LUT3 (Prop_lut3_I1_O)        0.358     7.282 r  VGA0/red_i_570/O
                         net (fo=3, routed)           0.657     7.940    VGA0/red_i_570_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.266 r  VGA0/red_i_194/O
                         net (fo=4, routed)           0.826     9.092    VGA0/red_i_194_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.490 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.490    VGA0/location_reg[5]_i_22_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.712 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.556    10.268    VGA0/location[5]_i_32_0[0]
    SLICE_X3Y46          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    10.980 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.808    11.788    VGA0/location_reg[5]_i_21_n_5
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.302    12.090 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    12.090    VGA0/location[8]_i_33_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.317 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.015    13.332    VGA0/location_reg[8]_i_29_n_6
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.303    13.635 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.969    14.604    VGA0/location5__0[2]
    SLICE_X6Y41          LUT5 (Prop_lut5_I1_O)        0.124    14.728 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.728    VGA0/location[8]_i_26_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.958 r  VGA0/location_reg[8]_i_12/O[1]
                         net (fo=2, routed)           0.757    15.715    VGA0/location_reg[8]_i_12_n_6
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.306    16.021 r  VGA0/location[5]_i_5/O
                         net (fo=1, routed)           0.000    16.021    VGA0/location[5]_i_5_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.419 r  VGA0/location_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    VGA0/location_reg[5]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.641 r  VGA0/location_reg[8]_i_5/O[0]
                         net (fo=1, routed)           0.810    17.451    VGA0/location_reg[8]_i_5_n_7
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.327    17.778 r  VGA0/location[6]_i_1/O
                         net (fo=6, routed)           1.061    18.839    VGA0/location[6]
    SLICE_X6Y36          FDCE                                         r  VGA0/location_reg_rep[6]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.512    41.512    VGA0/clk_25
    SLICE_X6Y36          FDCE                                         r  VGA0/location_reg_rep[6]__2/C
                         clock pessimism              0.093    41.605    
                         clock uncertainty           -0.098    41.508    
    SLICE_X6Y36          FDCE (Setup_fdce_C_D)       -0.247    41.261    VGA0/location_reg_rep[6]__2
  -------------------------------------------------------------------
                         required time                         41.261    
                         arrival time                         -18.839    
  -------------------------------------------------------------------
                         slack                                 22.422    

Slack (MET) :             22.489ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]__2/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        17.138ns  (logic 6.012ns (35.079%)  route 11.126ns (64.921%))
  Logic Levels:           16  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.634     1.634    VGA0/clk_25
    SLICE_X5Y42          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     2.053 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.496     3.550    VGA0/vcount_reg[1]
    SLICE_X8Y41          LUT5 (Prop_lut5_I3_O)        0.320     3.870 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.832     4.702    VGA0/vcount[8]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.328     5.030 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.751     5.781    VGA0/location[5]_i_10_n_0
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.152     5.933 r  VGA0/red_i_215/O
                         net (fo=21, routed)          0.992     6.924    VGA0/location6__0[5]
    SLICE_X7Y45          LUT3 (Prop_lut3_I1_O)        0.358     7.282 r  VGA0/red_i_570/O
                         net (fo=3, routed)           0.657     7.940    VGA0/red_i_570_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.266 r  VGA0/red_i_194/O
                         net (fo=4, routed)           0.826     9.092    VGA0/red_i_194_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.490 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.490    VGA0/location_reg[5]_i_22_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.712 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.556    10.268    VGA0/location[5]_i_32_0[0]
    SLICE_X3Y46          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    10.980 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.808    11.788    VGA0/location_reg[5]_i_21_n_5
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.302    12.090 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    12.090    VGA0/location[8]_i_33_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.317 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.015    13.332    VGA0/location_reg[8]_i_29_n_6
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.303    13.635 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.677    14.312    VGA0/location5__0[2]
    SLICE_X7Y41          LUT5 (Prop_lut5_I3_O)        0.124    14.436 r  VGA0/location[8]_i_21/O
                         net (fo=1, routed)           0.569    15.004    VGA0/A[2]
    SLICE_X6Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.400 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.400    VGA0/location_reg[8]_i_12_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.619 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.307    15.926    VGA0/location_reg[8]_i_11_n_7
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    16.801 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.815    17.616    VGA0/location_reg[8]_i_5_n_5
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.331    17.947 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.826    18.773    VGA0/location[8]
    SLICE_X5Y36          FDCE                                         r  VGA0/location_reg_rep[8]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.512    41.512    VGA0/clk_25
    SLICE_X5Y36          FDCE                                         r  VGA0/location_reg_rep[8]__2/C
                         clock pessimism              0.093    41.605    
                         clock uncertainty           -0.098    41.508    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)       -0.246    41.262    VGA0/location_reg_rep[8]__2
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                         -18.773    
  -------------------------------------------------------------------
                         slack                                 22.489    

Slack (MET) :             22.515ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[6]__0/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        17.116ns  (logic 5.674ns (33.150%)  route 11.442ns (66.850%))
  Logic Levels:           17  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.634     1.634    VGA0/clk_25
    SLICE_X5Y42          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     2.053 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.496     3.550    VGA0/vcount_reg[1]
    SLICE_X8Y41          LUT5 (Prop_lut5_I3_O)        0.320     3.870 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.832     4.702    VGA0/vcount[8]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.328     5.030 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.751     5.781    VGA0/location[5]_i_10_n_0
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.152     5.933 r  VGA0/red_i_215/O
                         net (fo=21, routed)          0.992     6.924    VGA0/location6__0[5]
    SLICE_X7Y45          LUT3 (Prop_lut3_I1_O)        0.358     7.282 r  VGA0/red_i_570/O
                         net (fo=3, routed)           0.657     7.940    VGA0/red_i_570_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.266 r  VGA0/red_i_194/O
                         net (fo=4, routed)           0.826     9.092    VGA0/red_i_194_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.490 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.490    VGA0/location_reg[5]_i_22_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.712 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.556    10.268    VGA0/location[5]_i_32_0[0]
    SLICE_X3Y46          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    10.980 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.808    11.788    VGA0/location_reg[5]_i_21_n_5
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.302    12.090 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    12.090    VGA0/location[8]_i_33_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.317 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.015    13.332    VGA0/location_reg[8]_i_29_n_6
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.303    13.635 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.969    14.604    VGA0/location5__0[2]
    SLICE_X6Y41          LUT5 (Prop_lut5_I1_O)        0.124    14.728 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.728    VGA0/location[8]_i_26_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.958 r  VGA0/location_reg[8]_i_12/O[1]
                         net (fo=2, routed)           0.757    15.715    VGA0/location_reg[8]_i_12_n_6
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.306    16.021 r  VGA0/location[5]_i_5/O
                         net (fo=1, routed)           0.000    16.021    VGA0/location[5]_i_5_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.419 r  VGA0/location_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    VGA0/location_reg[5]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.641 r  VGA0/location_reg[8]_i_5/O[0]
                         net (fo=1, routed)           0.810    17.451    VGA0/location_reg[8]_i_5_n_7
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.327    17.778 r  VGA0/location[6]_i_1/O
                         net (fo=6, routed)           0.972    18.751    VGA0/location[6]
    SLICE_X2Y37          FDCE                                         r  VGA0/location_reg_rep[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.515    41.515    VGA0/clk_25
    SLICE_X2Y37          FDCE                                         r  VGA0/location_reg_rep[6]__0/C
                         clock pessimism              0.080    41.595    
                         clock uncertainty           -0.098    41.498    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)       -0.232    41.266    VGA0/location_reg_rep[6]__0
  -------------------------------------------------------------------
                         required time                         41.266    
                         arrival time                         -18.751    
  -------------------------------------------------------------------
                         slack                                 22.515    

Slack (MET) :             22.564ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[6]__1/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        17.064ns  (logic 5.674ns (33.252%)  route 11.390ns (66.748%))
  Logic Levels:           17  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.634     1.634    VGA0/clk_25
    SLICE_X5Y42          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     2.053 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.496     3.550    VGA0/vcount_reg[1]
    SLICE_X8Y41          LUT5 (Prop_lut5_I3_O)        0.320     3.870 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.832     4.702    VGA0/vcount[8]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.328     5.030 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.751     5.781    VGA0/location[5]_i_10_n_0
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.152     5.933 r  VGA0/red_i_215/O
                         net (fo=21, routed)          0.992     6.924    VGA0/location6__0[5]
    SLICE_X7Y45          LUT3 (Prop_lut3_I1_O)        0.358     7.282 r  VGA0/red_i_570/O
                         net (fo=3, routed)           0.657     7.940    VGA0/red_i_570_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.266 r  VGA0/red_i_194/O
                         net (fo=4, routed)           0.826     9.092    VGA0/red_i_194_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.490 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.490    VGA0/location_reg[5]_i_22_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.712 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.556    10.268    VGA0/location[5]_i_32_0[0]
    SLICE_X3Y46          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    10.980 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.808    11.788    VGA0/location_reg[5]_i_21_n_5
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.302    12.090 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    12.090    VGA0/location[8]_i_33_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.317 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.015    13.332    VGA0/location_reg[8]_i_29_n_6
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.303    13.635 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.969    14.604    VGA0/location5__0[2]
    SLICE_X6Y41          LUT5 (Prop_lut5_I1_O)        0.124    14.728 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.728    VGA0/location[8]_i_26_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.958 r  VGA0/location_reg[8]_i_12/O[1]
                         net (fo=2, routed)           0.757    15.715    VGA0/location_reg[8]_i_12_n_6
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.306    16.021 r  VGA0/location[5]_i_5/O
                         net (fo=1, routed)           0.000    16.021    VGA0/location[5]_i_5_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.419 r  VGA0/location_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    VGA0/location_reg[5]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.641 r  VGA0/location_reg[8]_i_5/O[0]
                         net (fo=1, routed)           0.810    17.451    VGA0/location_reg[8]_i_5_n_7
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.327    17.778 r  VGA0/location[6]_i_1/O
                         net (fo=6, routed)           0.920    18.698    VGA0/location[6]
    SLICE_X6Y37          FDCE                                         r  VGA0/location_reg_rep[6]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.513    41.513    VGA0/clk_25
    SLICE_X6Y37          FDCE                                         r  VGA0/location_reg_rep[6]__1/C
                         clock pessimism              0.093    41.606    
                         clock uncertainty           -0.098    41.509    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)       -0.247    41.262    VGA0/location_reg_rep[6]__1
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                 22.564    

Slack (MET) :             22.626ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]__1/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.988ns  (logic 6.012ns (35.390%)  route 10.976ns (64.610%))
  Logic Levels:           16  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.634     1.634    VGA0/clk_25
    SLICE_X5Y42          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     2.053 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.496     3.550    VGA0/vcount_reg[1]
    SLICE_X8Y41          LUT5 (Prop_lut5_I3_O)        0.320     3.870 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.832     4.702    VGA0/vcount[8]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.328     5.030 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.751     5.781    VGA0/location[5]_i_10_n_0
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.152     5.933 r  VGA0/red_i_215/O
                         net (fo=21, routed)          0.992     6.924    VGA0/location6__0[5]
    SLICE_X7Y45          LUT3 (Prop_lut3_I1_O)        0.358     7.282 r  VGA0/red_i_570/O
                         net (fo=3, routed)           0.657     7.940    VGA0/red_i_570_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.266 r  VGA0/red_i_194/O
                         net (fo=4, routed)           0.826     9.092    VGA0/red_i_194_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.490 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.490    VGA0/location_reg[5]_i_22_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.712 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.556    10.268    VGA0/location[5]_i_32_0[0]
    SLICE_X3Y46          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    10.980 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.808    11.788    VGA0/location_reg[5]_i_21_n_5
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.302    12.090 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    12.090    VGA0/location[8]_i_33_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.317 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.015    13.332    VGA0/location_reg[8]_i_29_n_6
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.303    13.635 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.677    14.312    VGA0/location5__0[2]
    SLICE_X7Y41          LUT5 (Prop_lut5_I3_O)        0.124    14.436 r  VGA0/location[8]_i_21/O
                         net (fo=1, routed)           0.569    15.004    VGA0/A[2]
    SLICE_X6Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.400 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.400    VGA0/location_reg[8]_i_12_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.619 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.307    15.926    VGA0/location_reg[8]_i_11_n_7
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    16.801 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.815    17.616    VGA0/location_reg[8]_i_5_n_5
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.331    17.947 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.675    18.622    VGA0/location[8]
    SLICE_X5Y37          FDCE                                         r  VGA0/location_reg_rep[8]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        1.513    41.513    VGA0/clk_25
    SLICE_X5Y37          FDCE                                         r  VGA0/location_reg_rep[8]__1/C
                         clock pessimism              0.093    41.606    
                         clock uncertainty           -0.098    41.509    
    SLICE_X5Y37          FDCE (Setup_fdce_C_D)       -0.261    41.248    VGA0/location_reg_rep[8]__1
  -------------------------------------------------------------------
                         required time                         41.248    
                         arrival time                         -18.622    
  -------------------------------------------------------------------
                         slack                                 22.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.089%)  route 0.116ns (33.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.596     0.596    VGA0/clk_25
    SLICE_X3Y48          FDCE                                         r  VGA0/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.128     0.724 r  VGA0/hcount_reg[6]/Q
                         net (fo=19, routed)          0.116     0.840    VGA0/hcount_reg[6]
    SLICE_X3Y48          LUT6 (Prop_lut6_I1_O)        0.099     0.939 r  VGA0/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.939    VGA0/hcount[7]_i_1_n_0
    SLICE_X3Y48          FDCE                                         r  VGA0/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.867     0.867    VGA0/clk_25
    SLICE_X3Y48          FDCE                                         r  VGA0/hcount_reg[7]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X3Y48          FDCE (Hold_fdce_C_D)         0.092     0.688    VGA0/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.600%)  route 0.205ns (52.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.592     0.592    VGA0/clk_25
    SLICE_X7Y41          FDCE                                         r  VGA0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VGA0/vcount_reg[5]/Q
                         net (fo=14, routed)          0.205     0.937    VGA0/vcount_reg[5]
    SLICE_X6Y40          LUT6 (Prop_lut6_I2_O)        0.045     0.982 r  VGA0/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.982    VGA0/vcount[8]_i_1_n_0
    SLICE_X6Y40          FDCE                                         r  VGA0/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.863     0.863    VGA0/clk_25
    SLICE_X6Y40          FDCE                                         r  VGA0/vcount_reg[8]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.120     0.728    VGA0/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.910%)  route 0.216ns (54.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.592     0.592    VGA0/clk_25
    SLICE_X5Y41          FDCE                                         r  VGA0/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VGA0/vcount_reg[6]/Q
                         net (fo=14, routed)          0.216     0.948    VGA0/vcount_reg[6]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.042     0.990 r  VGA0/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.990    VGA0/vcount[7]_i_1_n_0
    SLICE_X5Y41          FDCE                                         r  VGA0/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.863     0.863    VGA0/clk_25
    SLICE_X5Y41          FDCE                                         r  VGA0/vcount_reg[7]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X5Y41          FDCE (Hold_fdce_C_D)         0.107     0.699    VGA0/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.765%)  route 0.217ns (54.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.592     0.592    VGA0/clk_25
    SLICE_X7Y40          FDCE                                         r  VGA0/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VGA0/vcount_reg[2]/Q
                         net (fo=32, routed)          0.217     0.949    VGA0/vcount_reg[2]
    SLICE_X7Y40          LUT5 (Prop_lut5_I1_O)        0.042     0.991 r  VGA0/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.991    VGA0/vcount[3]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  VGA0/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.863     0.863    VGA0/clk_25
    SLICE_X7Y40          FDCE                                         r  VGA0/vcount_reg[3]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X7Y40          FDCE (Hold_fdce_C_D)         0.107     0.699    VGA0/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.911%)  route 0.247ns (57.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.596     0.596    VGA0/clk_25
    SLICE_X3Y48          FDCE                                         r  VGA0/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     0.737 r  VGA0/hcount_reg[7]/Q
                         net (fo=16, routed)          0.247     0.984    VGA0/hcount_reg[7]
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.045     1.029 r  VGA0/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.029    VGA0/hcount[9]_i_1_n_0
    SLICE_X2Y47          FDCE                                         r  VGA0/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.867     0.867    VGA0/clk_25
    SLICE_X2Y47          FDCE                                         r  VGA0/hcount_reg[9]/C
                         clock pessimism             -0.255     0.612    
    SLICE_X2Y47          FDCE (Hold_fdce_C_D)         0.121     0.733    VGA0/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.812%)  route 0.248ns (57.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.596     0.596    VGA0/clk_25
    SLICE_X3Y48          FDCE                                         r  VGA0/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     0.737 r  VGA0/hcount_reg[7]/Q
                         net (fo=16, routed)          0.248     0.985    VGA0/hcount_reg[7]
    SLICE_X2Y47          LUT5 (Prop_lut5_I1_O)        0.045     1.030 r  VGA0/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     1.030    VGA0/hcount[8]_i_1_n_0
    SLICE_X2Y47          FDCE                                         r  VGA0/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.867     0.867    VGA0/clk_25
    SLICE_X2Y47          FDCE                                         r  VGA0/hcount_reg[8]/C
                         clock pessimism             -0.255     0.612    
    SLICE_X2Y47          FDCE (Hold_fdce_C_D)         0.120     0.732    VGA0/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.592     0.592    VGA0/clk_25
    SLICE_X6Y40          FDCE                                         r  VGA0/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164     0.756 r  VGA0/vcount_reg[8]/Q
                         net (fo=10, routed)          0.211     0.966    VGA0/vcount_reg[8]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.045     1.011 r  VGA0/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     1.011    VGA0/vcount[9]_i_2_n_0
    SLICE_X6Y40          FDCE                                         r  VGA0/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.863     0.863    VGA0/clk_25
    SLICE_X6Y40          FDCE                                         r  VGA0/vcount_reg[9]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.121     0.713    VGA0/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.314%)  route 0.216ns (53.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.592     0.592    VGA0/clk_25
    SLICE_X5Y41          FDCE                                         r  VGA0/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VGA0/vcount_reg[6]/Q
                         net (fo=14, routed)          0.216     0.948    VGA0/vcount_reg[6]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.045     0.993 r  VGA0/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.993    VGA0/vcount[6]_i_1_n_0
    SLICE_X5Y41          FDCE                                         r  VGA0/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.863     0.863    VGA0/clk_25
    SLICE_X5Y41          FDCE                                         r  VGA0/vcount_reg[6]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X5Y41          FDCE (Hold_fdce_C_D)         0.091     0.683    VGA0/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.169%)  route 0.217ns (53.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.592     0.592    VGA0/clk_25
    SLICE_X7Y40          FDCE                                         r  VGA0/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VGA0/vcount_reg[2]/Q
                         net (fo=32, routed)          0.217     0.949    VGA0/vcount_reg[2]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.045     0.994 r  VGA0/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.994    VGA0/vcount[2]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  VGA0/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.863     0.863    VGA0/clk_25
    SLICE_X7Y40          FDCE                                         r  VGA0/vcount_reg[2]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X7Y40          FDCE (Hold_fdce_C_D)         0.091     0.683    VGA0/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.666%)  route 0.221ns (54.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.595     0.595    VGA0/clk_25
    SLICE_X3Y43          FDCE                                         r  VGA0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     0.736 r  VGA0/hcount_reg[1]/Q
                         net (fo=51, routed)          0.221     0.957    VGA0/hcount_reg[1]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.002 r  VGA0/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.002    VGA0/hcount[1]_i_1_n_0
    SLICE_X3Y43          FDCE                                         r  VGA0/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=5448, routed)        0.866     0.866    VGA0/clk_25
    SLICE_X3Y43          FDCE                                         r  VGA0/hcount_reg[1]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.091     0.686    VGA0/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_Prescaler25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    Pre0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y78     SP0/arrayOut_reg[0,0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y28     SP0/arrayOut_reg[13,14][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y29     SP0/arrayOut_reg[13,14][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y28     SP0/arrayOut_reg[13,14][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y31     SP0/arrayOut_reg[13,14][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y29     SP0/arrayOut_reg[13,14][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y38     SP0/arrayOut_reg[13,15][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y45     SP0/arrayOut_reg[13,15][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y31     SP0/arrayOut_reg[13,14][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y38     SP0/arrayOut_reg[13,15][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y37     SP0/arrayOut_reg[13,15][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y43     SP0/arrayOut_reg[13,15][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y43     SP0/arrayOut_reg[13,15][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y45     SP0/arrayOut_reg[13,15][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y45     SP0/arrayOut_reg[13,15][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y40     SP0/arrayOut_reg[13,15][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y96     SP0/arrayOut_reg[13,16][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y96     SP0/arrayOut_reg[13,16][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y28     SP0/arrayOut_reg[13,14][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y29     SP0/arrayOut_reg[13,14][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y28     SP0/arrayOut_reg[13,14][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y88     SP0/arrayOut_reg[28,17][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y63     SP0/arrayOut_reg[4,3][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y58     SP0/arrayOut_reg[0,10][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y43     SP0/arrayOut_reg[0,11][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     SP0/arrayOut_reg[0,11][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y73      SP0/arrayOut_reg[18,4][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y71      SP0/arrayOut_reg[18,4][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Prescaler25
  To Clock:  clkfbout_Prescaler25

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Prescaler25
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    Pre0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT



