design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/hadirkhan/chipignite/openram_testchip2/openlane/user_project_wrapper,user_project_wrapper,23_09_07_08_45,flow completed,0h34m49s0ms,0h15m39s0ms,1692.0921544209216,10.2784,846.0460772104608,0.44,-1,8607.32,3227,0,0,0,0,0,0,2,49,48,0,-1,0,2180918,74807,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,1479799517.0,0.0,7.23,7.04,2.52,3.07,-1,3819,10524,412,7117,0,0,0,4165,188,12,75,16,904,0,0,1305,1246,690,14,538028,108626,9195,113316,8696,777861,10173980.1536,-1,-1,-1,0.00114,0.00197,4.12e-05,-1,-1,-1,47.52,25.0,40.0,25,1,50,180,180,0.25,1,10,0.25,1,sky130_fd_sc_hd,AREA 0
