The goal of this example is to show how to build Verilog and SystemVerilog source code using the rules implemented by the community project called [bazel_rules_hdl](https://github.com/hdl/bazel_rules_hdl).

The example has been created following directions from the [README.md](https://github.com/hdl/bazel_rules_hdl/blob/main/README.md).

