
stm-wheel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080c4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  080081d4  080081d4  000091d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008328  08008328  0000a060  2**0
                  CONTENTS
  4 .ARM          00000008  08008328  08008328  00009328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008330  08008330  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008330  08008330  00009330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008334  08008334  00009334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08008338  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000156c  20000060  08008398  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015cc  08008398  0000a5cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000171ab  00000000  00000000  0000a089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000372e  00000000  00000000  00021234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  00024968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff2  00000000  00000000  00025df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ac04  00000000  00000000  00026dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017315  00000000  00000000  000419ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b183  00000000  00000000  00058d03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f3e86  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005af8  00000000  00000000  000f3ecc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000f99c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	080081bc 	.word	0x080081bc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	080081bc 	.word	0x080081bc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_frsub>:
 8000160:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__addsf3>
 8000166:	bf00      	nop

08000168 <__aeabi_fsub>:
 8000168:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800016c <__addsf3>:
 800016c:	0042      	lsls	r2, r0, #1
 800016e:	bf1f      	itttt	ne
 8000170:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000174:	ea92 0f03 	teqne	r2, r3
 8000178:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800017c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000180:	d06a      	beq.n	8000258 <__addsf3+0xec>
 8000182:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000186:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800018a:	bfc1      	itttt	gt
 800018c:	18d2      	addgt	r2, r2, r3
 800018e:	4041      	eorgt	r1, r0
 8000190:	4048      	eorgt	r0, r1
 8000192:	4041      	eorgt	r1, r0
 8000194:	bfb8      	it	lt
 8000196:	425b      	neglt	r3, r3
 8000198:	2b19      	cmp	r3, #25
 800019a:	bf88      	it	hi
 800019c:	4770      	bxhi	lr
 800019e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80001a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001a6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4240      	negne	r0, r0
 80001ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001b6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4249      	negne	r1, r1
 80001be:	ea92 0f03 	teq	r2, r3
 80001c2:	d03f      	beq.n	8000244 <__addsf3+0xd8>
 80001c4:	f1a2 0201 	sub.w	r2, r2, #1
 80001c8:	fa41 fc03 	asr.w	ip, r1, r3
 80001cc:	eb10 000c 	adds.w	r0, r0, ip
 80001d0:	f1c3 0320 	rsb	r3, r3, #32
 80001d4:	fa01 f103 	lsl.w	r1, r1, r3
 80001d8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001dc:	d502      	bpl.n	80001e4 <__addsf3+0x78>
 80001de:	4249      	negs	r1, r1
 80001e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001e8:	d313      	bcc.n	8000212 <__addsf3+0xa6>
 80001ea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001ee:	d306      	bcc.n	80001fe <__addsf3+0x92>
 80001f0:	0840      	lsrs	r0, r0, #1
 80001f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f6:	f102 0201 	add.w	r2, r2, #1
 80001fa:	2afe      	cmp	r2, #254	@ 0xfe
 80001fc:	d251      	bcs.n	80002a2 <__addsf3+0x136>
 80001fe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000202:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000206:	bf08      	it	eq
 8000208:	f020 0001 	biceq.w	r0, r0, #1
 800020c:	ea40 0003 	orr.w	r0, r0, r3
 8000210:	4770      	bx	lr
 8000212:	0049      	lsls	r1, r1, #1
 8000214:	eb40 0000 	adc.w	r0, r0, r0
 8000218:	3a01      	subs	r2, #1
 800021a:	bf28      	it	cs
 800021c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000220:	d2ed      	bcs.n	80001fe <__addsf3+0x92>
 8000222:	fab0 fc80 	clz	ip, r0
 8000226:	f1ac 0c08 	sub.w	ip, ip, #8
 800022a:	ebb2 020c 	subs.w	r2, r2, ip
 800022e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000232:	bfaa      	itet	ge
 8000234:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000238:	4252      	neglt	r2, r2
 800023a:	4318      	orrge	r0, r3
 800023c:	bfbc      	itt	lt
 800023e:	40d0      	lsrlt	r0, r2
 8000240:	4318      	orrlt	r0, r3
 8000242:	4770      	bx	lr
 8000244:	f092 0f00 	teq	r2, #0
 8000248:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800024c:	bf06      	itte	eq
 800024e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000252:	3201      	addeq	r2, #1
 8000254:	3b01      	subne	r3, #1
 8000256:	e7b5      	b.n	80001c4 <__addsf3+0x58>
 8000258:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800025c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000260:	bf18      	it	ne
 8000262:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000266:	d021      	beq.n	80002ac <__addsf3+0x140>
 8000268:	ea92 0f03 	teq	r2, r3
 800026c:	d004      	beq.n	8000278 <__addsf3+0x10c>
 800026e:	f092 0f00 	teq	r2, #0
 8000272:	bf08      	it	eq
 8000274:	4608      	moveq	r0, r1
 8000276:	4770      	bx	lr
 8000278:	ea90 0f01 	teq	r0, r1
 800027c:	bf1c      	itt	ne
 800027e:	2000      	movne	r0, #0
 8000280:	4770      	bxne	lr
 8000282:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000286:	d104      	bne.n	8000292 <__addsf3+0x126>
 8000288:	0040      	lsls	r0, r0, #1
 800028a:	bf28      	it	cs
 800028c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000290:	4770      	bx	lr
 8000292:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000296:	bf3c      	itt	cc
 8000298:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800029c:	4770      	bxcc	lr
 800029e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002a2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002a6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002aa:	4770      	bx	lr
 80002ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002b0:	bf16      	itet	ne
 80002b2:	4608      	movne	r0, r1
 80002b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b8:	4601      	movne	r1, r0
 80002ba:	0242      	lsls	r2, r0, #9
 80002bc:	bf06      	itte	eq
 80002be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002c2:	ea90 0f01 	teqeq	r0, r1
 80002c6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002ca:	4770      	bx	lr

080002cc <__aeabi_ui2f>:
 80002cc:	f04f 0300 	mov.w	r3, #0
 80002d0:	e004      	b.n	80002dc <__aeabi_i2f+0x8>
 80002d2:	bf00      	nop

080002d4 <__aeabi_i2f>:
 80002d4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002d8:	bf48      	it	mi
 80002da:	4240      	negmi	r0, r0
 80002dc:	ea5f 0c00 	movs.w	ip, r0
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002e8:	4601      	mov	r1, r0
 80002ea:	f04f 0000 	mov.w	r0, #0
 80002ee:	e01c      	b.n	800032a <__aeabi_l2f+0x2a>

080002f0 <__aeabi_ul2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f04f 0300 	mov.w	r3, #0
 80002fc:	e00a      	b.n	8000314 <__aeabi_l2f+0x14>
 80002fe:	bf00      	nop

08000300 <__aeabi_l2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800030c:	d502      	bpl.n	8000314 <__aeabi_l2f+0x14>
 800030e:	4240      	negs	r0, r0
 8000310:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000314:	ea5f 0c01 	movs.w	ip, r1
 8000318:	bf02      	ittt	eq
 800031a:	4684      	moveq	ip, r0
 800031c:	4601      	moveq	r1, r0
 800031e:	2000      	moveq	r0, #0
 8000320:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000324:	bf08      	it	eq
 8000326:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800032a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800032e:	fabc f28c 	clz	r2, ip
 8000332:	3a08      	subs	r2, #8
 8000334:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000338:	db10      	blt.n	800035c <__aeabi_l2f+0x5c>
 800033a:	fa01 fc02 	lsl.w	ip, r1, r2
 800033e:	4463      	add	r3, ip
 8000340:	fa00 fc02 	lsl.w	ip, r0, r2
 8000344:	f1c2 0220 	rsb	r2, r2, #32
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	fa20 f202 	lsr.w	r2, r0, r2
 8000350:	eb43 0002 	adc.w	r0, r3, r2
 8000354:	bf08      	it	eq
 8000356:	f020 0001 	biceq.w	r0, r0, #1
 800035a:	4770      	bx	lr
 800035c:	f102 0220 	add.w	r2, r2, #32
 8000360:	fa01 fc02 	lsl.w	ip, r1, r2
 8000364:	f1c2 0220 	rsb	r2, r2, #32
 8000368:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800036c:	fa21 f202 	lsr.w	r2, r1, r2
 8000370:	eb43 0002 	adc.w	r0, r3, r2
 8000374:	bf08      	it	eq
 8000376:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800037a:	4770      	bx	lr

0800037c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800037c:	b480      	push	{r7}
 800037e:	b085      	sub	sp, #20
 8000380:	af00      	add	r7, sp, #0
 8000382:	60f8      	str	r0, [r7, #12]
 8000384:	60b9      	str	r1, [r7, #8]
 8000386:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	4a06      	ldr	r2, [pc, #24]	@ (80003a4 <vApplicationGetIdleTaskMemory+0x28>)
 800038c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800038e:	68bb      	ldr	r3, [r7, #8]
 8000390:	4a05      	ldr	r2, [pc, #20]	@ (80003a8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000392:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	2280      	movs	r2, #128	@ 0x80
 8000398:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800039a:	bf00      	nop
 800039c:	3714      	adds	r7, #20
 800039e:	46bd      	mov	sp, r7
 80003a0:	bc80      	pop	{r7}
 80003a2:	4770      	bx	lr
 80003a4:	2000007c 	.word	0x2000007c
 80003a8:	2000011c 	.word	0x2000011c

080003ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ac:	b5b0      	push	{r4, r5, r7, lr}
 80003ae:	b096      	sub	sp, #88	@ 0x58
 80003b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003b2:	f001 fb89 	bl	8001ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003b6:	f000 f881 	bl	80004bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003ba:	f000 fa5d 	bl	8000878 <MX_GPIO_Init>
  MX_DMA_Init();
 80003be:	f000 fa35 	bl	800082c <MX_DMA_Init>
  MX_CAN_Init();
 80003c2:	f000 f939 	bl	8000638 <MX_CAN_Init>
  MX_USART1_UART_Init();
 80003c6:	f000 fa07 	bl	80007d8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80003ca:	f000 f8cb 	bl	8000564 <MX_ADC1_Init>
  MX_TIM1_Init();
 80003ce:	f000 f981 	bl	80006d4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan);
 80003d2:	4831      	ldr	r0, [pc, #196]	@ (8000498 <main+0xec>)
 80003d4:	f002 f953 	bl	800267e <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 80003d8:	2110      	movs	r1, #16
 80003da:	482f      	ldr	r0, [pc, #188]	@ (8000498 <main+0xec>)
 80003dc:	f002 fbf3 	bl	8002bc6 <HAL_CAN_ActivateNotification>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80003e0:	4b2e      	ldr	r3, [pc, #184]	@ (800049c <main+0xf0>)
 80003e2:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80003e6:	461d      	mov	r5, r3
 80003e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80003f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80003f4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80003f8:	2100      	movs	r1, #0
 80003fa:	4618      	mov	r0, r3
 80003fc:	f005 ffb0 	bl	8006360 <osThreadCreate>
 8000400:	4603      	mov	r3, r0
 8000402:	4a27      	ldr	r2, [pc, #156]	@ (80004a0 <main+0xf4>)
 8000404:	6013      	str	r3, [r2, #0]

  /* definition and creation of nextionTask */
  osThreadDef(nextionTask, startNextionTask, osPriorityAboveNormal, 0, 192);
 8000406:	4b27      	ldr	r3, [pc, #156]	@ (80004a4 <main+0xf8>)
 8000408:	f107 0420 	add.w	r4, r7, #32
 800040c:	461d      	mov	r5, r3
 800040e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000410:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000412:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000416:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  nextionTaskHandle = osThreadCreate(osThread(nextionTask), NULL);
 800041a:	f107 0320 	add.w	r3, r7, #32
 800041e:	2100      	movs	r1, #0
 8000420:	4618      	mov	r0, r3
 8000422:	f005 ff9d 	bl	8006360 <osThreadCreate>
 8000426:	4603      	mov	r3, r0
 8000428:	4a1f      	ldr	r2, [pc, #124]	@ (80004a8 <main+0xfc>)
 800042a:	6013      	str	r3, [r2, #0]

  /* definition and creation of canTask */
  osThreadDef(canTask, startCanTask, osPriorityHigh, 0, 192);
 800042c:	4b1f      	ldr	r3, [pc, #124]	@ (80004ac <main+0x100>)
 800042e:	1d3c      	adds	r4, r7, #4
 8000430:	461d      	mov	r5, r3
 8000432:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000434:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000436:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800043a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  canTaskHandle = osThreadCreate(osThread(canTask), NULL);
 800043e:	1d3b      	adds	r3, r7, #4
 8000440:	2100      	movs	r1, #0
 8000442:	4618      	mov	r0, r3
 8000444:	f005 ff8c 	bl	8006360 <osThreadCreate>
 8000448:	4603      	mov	r3, r0
 800044a:	4a19      	ldr	r2, [pc, #100]	@ (80004b0 <main+0x104>)
 800044c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800044e:	f005 ff80 	bl	8006352 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  vTaskStartScheduler();
 8000452:	f006 fa79 	bl	8006948 <vTaskStartScheduler>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // Turn LED off
 8000456:	2201      	movs	r2, #1
 8000458:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800045c:	4815      	ldr	r0, [pc, #84]	@ (80004b4 <main+0x108>)
 800045e:	f003 fb2e 	bl	8003abe <HAL_GPIO_WritePin>
	telemetry_data.tRpm = 0;
 8000462:	4b15      	ldr	r3, [pc, #84]	@ (80004b8 <main+0x10c>)
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
	telemetry_data.tRpm = 0;
 8000468:	4b13      	ldr	r3, [pc, #76]	@ (80004b8 <main+0x10c>)
 800046a:	2200      	movs	r2, #0
 800046c:	601a      	str	r2, [r3, #0]
	telemetry_data.tSpeedKmh = 0;
 800046e:	4b12      	ldr	r3, [pc, #72]	@ (80004b8 <main+0x10c>)
 8000470:	2200      	movs	r2, #0
 8000472:	609a      	str	r2, [r3, #8]
	telemetry_data.tHasDRS = 0;
 8000474:	4b10      	ldr	r3, [pc, #64]	@ (80004b8 <main+0x10c>)
 8000476:	2200      	movs	r2, #0
 8000478:	60da      	str	r2, [r3, #12]
	telemetry_data.tDrs = 0;
 800047a:	4b0f      	ldr	r3, [pc, #60]	@ (80004b8 <main+0x10c>)
 800047c:	2200      	movs	r2, #0
 800047e:	611a      	str	r2, [r3, #16]
	telemetry_data.tPitLim = 0;
 8000480:	4b0d      	ldr	r3, [pc, #52]	@ (80004b8 <main+0x10c>)
 8000482:	2200      	movs	r2, #0
 8000484:	615a      	str	r2, [r3, #20]
	telemetry_data.tFuel = 0;
 8000486:	4b0c      	ldr	r3, [pc, #48]	@ (80004b8 <main+0x10c>)
 8000488:	2200      	movs	r2, #0
 800048a:	619a      	str	r2, [r3, #24]
	telemetry_data.tBrakeBias = 0;
 800048c:	4b0a      	ldr	r3, [pc, #40]	@ (80004b8 <main+0x10c>)
 800048e:	2200      	movs	r2, #0
 8000490:	61da      	str	r2, [r3, #28]


  while (1)
 8000492:	bf00      	nop
 8000494:	e7fd      	b.n	8000492 <main+0xe6>
 8000496:	bf00      	nop
 8000498:	200003c0 	.word	0x200003c0
 800049c:	080081e0 	.word	0x080081e0
 80004a0:	200004bc 	.word	0x200004bc
 80004a4:	08008208 	.word	0x08008208
 80004a8:	200004c0 	.word	0x200004c0
 80004ac:	0800822c 	.word	0x0800822c
 80004b0:	200004c4 	.word	0x200004c4
 80004b4:	40011000 	.word	0x40011000
 80004b8:	2000031c 	.word	0x2000031c

080004bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b094      	sub	sp, #80	@ 0x50
 80004c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004c6:	2228      	movs	r2, #40	@ 0x28
 80004c8:	2100      	movs	r1, #0
 80004ca:	4618      	mov	r0, r3
 80004cc:	f007 fa3e 	bl	800794c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004d0:	f107 0314 	add.w	r3, r7, #20
 80004d4:	2200      	movs	r2, #0
 80004d6:	601a      	str	r2, [r3, #0]
 80004d8:	605a      	str	r2, [r3, #4]
 80004da:	609a      	str	r2, [r3, #8]
 80004dc:	60da      	str	r2, [r3, #12]
 80004de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004e0:	1d3b      	adds	r3, r7, #4
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
 80004e6:	605a      	str	r2, [r3, #4]
 80004e8:	609a      	str	r2, [r3, #8]
 80004ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004ec:	2302      	movs	r3, #2
 80004ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004f0:	2301      	movs	r3, #1
 80004f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004f4:	2310      	movs	r3, #16
 80004f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004f8:	2302      	movs	r3, #2
 80004fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80004fc:	2300      	movs	r3, #0
 80004fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000500:	2300      	movs	r3, #0
 8000502:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000504:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000508:	4618      	mov	r0, r3
 800050a:	f003 fb09 	bl	8003b20 <HAL_RCC_OscConfig>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000514:	f000 feb8 	bl	8001288 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000518:	230f      	movs	r3, #15
 800051a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800051c:	2302      	movs	r3, #2
 800051e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000520:	2300      	movs	r3, #0
 8000522:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000524:	2300      	movs	r3, #0
 8000526:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000528:	2300      	movs	r3, #0
 800052a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800052c:	f107 0314 	add.w	r3, r7, #20
 8000530:	2100      	movs	r1, #0
 8000532:	4618      	mov	r0, r3
 8000534:	f003 fd76 	bl	8004024 <HAL_RCC_ClockConfig>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800053e:	f000 fea3 	bl	8001288 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000542:	2302      	movs	r3, #2
 8000544:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000546:	2300      	movs	r3, #0
 8000548:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800054a:	1d3b      	adds	r3, r7, #4
 800054c:	4618      	mov	r0, r3
 800054e:	f003 ff27 	bl	80043a0 <HAL_RCCEx_PeriphCLKConfig>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000558:	f000 fe96 	bl	8001288 <Error_Handler>
  }
}
 800055c:	bf00      	nop
 800055e:	3750      	adds	r7, #80	@ 0x50
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}

08000564 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000574:	4b2e      	ldr	r3, [pc, #184]	@ (8000630 <MX_ADC1_Init+0xcc>)
 8000576:	4a2f      	ldr	r2, [pc, #188]	@ (8000634 <MX_ADC1_Init+0xd0>)
 8000578:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800057a:	4b2d      	ldr	r3, [pc, #180]	@ (8000630 <MX_ADC1_Init+0xcc>)
 800057c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000580:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000582:	4b2b      	ldr	r3, [pc, #172]	@ (8000630 <MX_ADC1_Init+0xcc>)
 8000584:	2201      	movs	r2, #1
 8000586:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000588:	4b29      	ldr	r3, [pc, #164]	@ (8000630 <MX_ADC1_Init+0xcc>)
 800058a:	2200      	movs	r2, #0
 800058c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800058e:	4b28      	ldr	r3, [pc, #160]	@ (8000630 <MX_ADC1_Init+0xcc>)
 8000590:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000594:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000596:	4b26      	ldr	r3, [pc, #152]	@ (8000630 <MX_ADC1_Init+0xcc>)
 8000598:	2200      	movs	r2, #0
 800059a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 800059c:	4b24      	ldr	r3, [pc, #144]	@ (8000630 <MX_ADC1_Init+0xcc>)
 800059e:	2204      	movs	r2, #4
 80005a0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005a2:	4823      	ldr	r0, [pc, #140]	@ (8000630 <MX_ADC1_Init+0xcc>)
 80005a4:	f001 fae6 	bl	8001b74 <HAL_ADC_Init>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80005ae:	f000 fe6b 	bl	8001288 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005b2:	2300      	movs	r3, #0
 80005b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005b6:	2301      	movs	r3, #1
 80005b8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80005ba:	2305      	movs	r3, #5
 80005bc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	4619      	mov	r1, r3
 80005c2:	481b      	ldr	r0, [pc, #108]	@ (8000630 <MX_ADC1_Init+0xcc>)
 80005c4:	f001 fc9e 	bl	8001f04 <HAL_ADC_ConfigChannel>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005ce:	f000 fe5b 	bl	8001288 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005d2:	2301      	movs	r3, #1
 80005d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80005d6:	2302      	movs	r3, #2
 80005d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005da:	1d3b      	adds	r3, r7, #4
 80005dc:	4619      	mov	r1, r3
 80005de:	4814      	ldr	r0, [pc, #80]	@ (8000630 <MX_ADC1_Init+0xcc>)
 80005e0:	f001 fc90 	bl	8001f04 <HAL_ADC_ConfigChannel>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80005ea:	f000 fe4d 	bl	8001288 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80005ee:	2302      	movs	r3, #2
 80005f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80005f2:	2303      	movs	r3, #3
 80005f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	4619      	mov	r1, r3
 80005fa:	480d      	ldr	r0, [pc, #52]	@ (8000630 <MX_ADC1_Init+0xcc>)
 80005fc:	f001 fc82 	bl	8001f04 <HAL_ADC_ConfigChannel>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000606:	f000 fe3f 	bl	8001288 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800060a:	2303      	movs	r3, #3
 800060c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800060e:	2304      	movs	r3, #4
 8000610:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	4619      	mov	r1, r3
 8000616:	4806      	ldr	r0, [pc, #24]	@ (8000630 <MX_ADC1_Init+0xcc>)
 8000618:	f001 fc74 	bl	8001f04 <HAL_ADC_ConfigChannel>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000622:	f000 fe31 	bl	8001288 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000626:	bf00      	nop
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	2000034c 	.word	0x2000034c
 8000634:	40012400 	.word	0x40012400

08000638 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b08a      	sub	sp, #40	@ 0x28
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800063e:	4b23      	ldr	r3, [pc, #140]	@ (80006cc <MX_CAN_Init+0x94>)
 8000640:	4a23      	ldr	r2, [pc, #140]	@ (80006d0 <MX_CAN_Init+0x98>)
 8000642:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 1;
 8000644:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <MX_CAN_Init+0x94>)
 8000646:	2201      	movs	r2, #1
 8000648:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800064a:	4b20      	ldr	r3, [pc, #128]	@ (80006cc <MX_CAN_Init+0x94>)
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000650:	4b1e      	ldr	r3, [pc, #120]	@ (80006cc <MX_CAN_Init+0x94>)
 8000652:	2200      	movs	r2, #0
 8000654:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_5TQ;
 8000656:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <MX_CAN_Init+0x94>)
 8000658:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800065c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800065e:	4b1b      	ldr	r3, [pc, #108]	@ (80006cc <MX_CAN_Init+0x94>)
 8000660:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000664:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000666:	4b19      	ldr	r3, [pc, #100]	@ (80006cc <MX_CAN_Init+0x94>)
 8000668:	2200      	movs	r2, #0
 800066a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800066c:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <MX_CAN_Init+0x94>)
 800066e:	2200      	movs	r2, #0
 8000670:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000672:	4b16      	ldr	r3, [pc, #88]	@ (80006cc <MX_CAN_Init+0x94>)
 8000674:	2200      	movs	r2, #0
 8000676:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000678:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <MX_CAN_Init+0x94>)
 800067a:	2200      	movs	r2, #0
 800067c:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800067e:	4b13      	ldr	r3, [pc, #76]	@ (80006cc <MX_CAN_Init+0x94>)
 8000680:	2200      	movs	r2, #0
 8000682:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000684:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <MX_CAN_Init+0x94>)
 8000686:	2200      	movs	r2, #0
 8000688:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800068a:	4810      	ldr	r0, [pc, #64]	@ (80006cc <MX_CAN_Init+0x94>)
 800068c:	f001 fe33 	bl	80022f6 <HAL_CAN_Init>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000696:	f000 fdf7 	bl	8001288 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef filterConfig;

  filterConfig.FilterBank = 0;
 800069a:	2300      	movs	r3, #0
 800069c:	617b      	str	r3, [r7, #20]
  filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800069e:	2300      	movs	r3, #0
 80006a0:	61bb      	str	r3, [r7, #24]
  filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80006a2:	2301      	movs	r3, #1
 80006a4:	61fb      	str	r3, [r7, #28]
  filterConfig.FilterIdHigh = 0x100 << 5;       // Accept all IDs
 80006a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006aa:	603b      	str	r3, [r7, #0]
  filterConfig.FilterMaskIdHigh = 0x700 << 5;;   // Accept all IDs
 80006ac:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80006b0:	60bb      	str	r3, [r7, #8]
  filterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;  // Assign to FIFO 1
 80006b2:	2301      	movs	r3, #1
 80006b4:	613b      	str	r3, [r7, #16]
  filterConfig.FilterActivation = ENABLE;
 80006b6:	2301      	movs	r3, #1
 80006b8:	623b      	str	r3, [r7, #32]

  HAL_CAN_ConfigFilter(&hcan, &filterConfig);
 80006ba:	463b      	mov	r3, r7
 80006bc:	4619      	mov	r1, r3
 80006be:	4803      	ldr	r0, [pc, #12]	@ (80006cc <MX_CAN_Init+0x94>)
 80006c0:	f001 ff14 	bl	80024ec <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 80006c4:	bf00      	nop
 80006c6:	3728      	adds	r7, #40	@ 0x28
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	200003c0 	.word	0x200003c0
 80006d0:	40006400 	.word	0x40006400

080006d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b092      	sub	sp, #72	@ 0x48
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]
 80006f4:	615a      	str	r2, [r3, #20]
 80006f6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2220      	movs	r2, #32
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f007 f924 	bl	800794c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000704:	4b32      	ldr	r3, [pc, #200]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 8000706:	4a33      	ldr	r2, [pc, #204]	@ (80007d4 <MX_TIM1_Init+0x100>)
 8000708:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800070a:	4b31      	ldr	r3, [pc, #196]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 800070c:	2200      	movs	r2, #0
 800070e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000710:	4b2f      	ldr	r3, [pc, #188]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 89;
 8000716:	4b2e      	ldr	r3, [pc, #184]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 8000718:	2259      	movs	r2, #89	@ 0x59
 800071a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800071c:	4b2c      	ldr	r3, [pc, #176]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 800071e:	2200      	movs	r2, #0
 8000720:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000722:	4b2b      	ldr	r3, [pc, #172]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 8000724:	2200      	movs	r2, #0
 8000726:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000728:	4b29      	ldr	r3, [pc, #164]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 800072a:	2200      	movs	r2, #0
 800072c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800072e:	4828      	ldr	r0, [pc, #160]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 8000730:	f003 ff96 	bl	8004660 <HAL_TIM_PWM_Init>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800073a:	f000 fda5 	bl	8001288 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800073e:	2300      	movs	r3, #0
 8000740:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000742:	2300      	movs	r3, #0
 8000744:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000746:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800074a:	4619      	mov	r1, r3
 800074c:	4820      	ldr	r0, [pc, #128]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 800074e:	f004 ff13 	bl	8005578 <HAL_TIMEx_MasterConfigSynchronization>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8000758:	f000 fd96 	bl	8001288 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800075c:	2360      	movs	r3, #96	@ 0x60
 800075e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000760:	2300      	movs	r3, #0
 8000762:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000764:	2300      	movs	r3, #0
 8000766:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000768:	2300      	movs	r3, #0
 800076a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800076c:	2300      	movs	r3, #0
 800076e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000770:	2300      	movs	r3, #0
 8000772:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000774:	2300      	movs	r3, #0
 8000776:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000778:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800077c:	2200      	movs	r2, #0
 800077e:	4619      	mov	r1, r3
 8000780:	4813      	ldr	r0, [pc, #76]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 8000782:	f004 fb15 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800078c:	f000 fd7c 	bl	8001288 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000790:	2300      	movs	r3, #0
 8000792:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000794:	2300      	movs	r3, #0
 8000796:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000798:	2300      	movs	r3, #0
 800079a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800079c:	2300      	movs	r3, #0
 800079e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007aa:	2300      	movs	r3, #0
 80007ac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	4619      	mov	r1, r3
 80007b2:	4807      	ldr	r0, [pc, #28]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 80007b4:	f004 ff3e 	bl	8005634 <HAL_TIMEx_ConfigBreakDeadTime>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80007be:	f000 fd63 	bl	8001288 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80007c2:	4803      	ldr	r0, [pc, #12]	@ (80007d0 <MX_TIM1_Init+0xfc>)
 80007c4:	f000 ff9c 	bl	8001700 <HAL_TIM_MspPostInit>

}
 80007c8:	bf00      	nop
 80007ca:	3748      	adds	r7, #72	@ 0x48
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	200003e8 	.word	0x200003e8
 80007d4:	40012c00 	.word	0x40012c00

080007d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007dc:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_USART1_UART_Init+0x4c>)
 80007de:	4a12      	ldr	r2, [pc, #72]	@ (8000828 <MX_USART1_UART_Init+0x50>)
 80007e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80007e2:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <MX_USART1_UART_Init+0x4c>)
 80007e4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80007e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_USART1_UART_Init+0x4c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_USART1_UART_Init+0x4c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <MX_USART1_UART_Init+0x4c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_USART1_UART_Init+0x4c>)
 80007fe:	220c      	movs	r2, #12
 8000800:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <MX_USART1_UART_Init+0x4c>)
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_USART1_UART_Init+0x4c>)
 800080a:	2200      	movs	r2, #0
 800080c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_USART1_UART_Init+0x4c>)
 8000810:	f004 ff73 	bl	80056fa <HAL_UART_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800081a:	f000 fd35 	bl	8001288 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20000474 	.word	0x20000474
 8000828:	40013800 	.word	0x40013800

0800082c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000832:	4b10      	ldr	r3, [pc, #64]	@ (8000874 <MX_DMA_Init+0x48>)
 8000834:	695b      	ldr	r3, [r3, #20]
 8000836:	4a0f      	ldr	r2, [pc, #60]	@ (8000874 <MX_DMA_Init+0x48>)
 8000838:	f043 0301 	orr.w	r3, r3, #1
 800083c:	6153      	str	r3, [r2, #20]
 800083e:	4b0d      	ldr	r3, [pc, #52]	@ (8000874 <MX_DMA_Init+0x48>)
 8000840:	695b      	ldr	r3, [r3, #20]
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800084a:	2200      	movs	r2, #0
 800084c:	2105      	movs	r1, #5
 800084e:	200b      	movs	r0, #11
 8000850:	f002 fcc1 	bl	80031d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000854:	200b      	movs	r0, #11
 8000856:	f002 fcda 	bl	800320e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800085a:	2200      	movs	r2, #0
 800085c:	2105      	movs	r1, #5
 800085e:	200c      	movs	r0, #12
 8000860:	f002 fcb9 	bl	80031d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000864:	200c      	movs	r0, #12
 8000866:	f002 fcd2 	bl	800320e <HAL_NVIC_EnableIRQ>

}
 800086a:	bf00      	nop
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40021000 	.word	0x40021000

08000878 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b088      	sub	sp, #32
 800087c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087e:	f107 0310 	add.w	r3, r7, #16
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088c:	4b3f      	ldr	r3, [pc, #252]	@ (800098c <MX_GPIO_Init+0x114>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	4a3e      	ldr	r2, [pc, #248]	@ (800098c <MX_GPIO_Init+0x114>)
 8000892:	f043 0310 	orr.w	r3, r3, #16
 8000896:	6193      	str	r3, [r2, #24]
 8000898:	4b3c      	ldr	r3, [pc, #240]	@ (800098c <MX_GPIO_Init+0x114>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	f003 0310 	and.w	r3, r3, #16
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008a4:	4b39      	ldr	r3, [pc, #228]	@ (800098c <MX_GPIO_Init+0x114>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	4a38      	ldr	r2, [pc, #224]	@ (800098c <MX_GPIO_Init+0x114>)
 80008aa:	f043 0320 	orr.w	r3, r3, #32
 80008ae:	6193      	str	r3, [r2, #24]
 80008b0:	4b36      	ldr	r3, [pc, #216]	@ (800098c <MX_GPIO_Init+0x114>)
 80008b2:	699b      	ldr	r3, [r3, #24]
 80008b4:	f003 0320 	and.w	r3, r3, #32
 80008b8:	60bb      	str	r3, [r7, #8]
 80008ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008bc:	4b33      	ldr	r3, [pc, #204]	@ (800098c <MX_GPIO_Init+0x114>)
 80008be:	699b      	ldr	r3, [r3, #24]
 80008c0:	4a32      	ldr	r2, [pc, #200]	@ (800098c <MX_GPIO_Init+0x114>)
 80008c2:	f043 0304 	orr.w	r3, r3, #4
 80008c6:	6193      	str	r3, [r2, #24]
 80008c8:	4b30      	ldr	r3, [pc, #192]	@ (800098c <MX_GPIO_Init+0x114>)
 80008ca:	699b      	ldr	r3, [r3, #24]
 80008cc:	f003 0304 	and.w	r3, r3, #4
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d4:	4b2d      	ldr	r3, [pc, #180]	@ (800098c <MX_GPIO_Init+0x114>)
 80008d6:	699b      	ldr	r3, [r3, #24]
 80008d8:	4a2c      	ldr	r2, [pc, #176]	@ (800098c <MX_GPIO_Init+0x114>)
 80008da:	f043 0308 	orr.w	r3, r3, #8
 80008de:	6193      	str	r3, [r2, #24]
 80008e0:	4b2a      	ldr	r3, [pc, #168]	@ (800098c <MX_GPIO_Init+0x114>)
 80008e2:	699b      	ldr	r3, [r3, #24]
 80008e4:	f003 0308 	and.w	r3, r3, #8
 80008e8:	603b      	str	r3, [r7, #0]
 80008ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80008ec:	2200      	movs	r2, #0
 80008ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008f2:	4827      	ldr	r0, [pc, #156]	@ (8000990 <MX_GPIO_Init+0x118>)
 80008f4:	f003 f8e3 	bl	8003abe <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80008f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fe:	2301      	movs	r3, #1
 8000900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000902:	2300      	movs	r3, #0
 8000904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000906:	2302      	movs	r3, #2
 8000908:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800090a:	f107 0310 	add.w	r3, r7, #16
 800090e:	4619      	mov	r1, r3
 8000910:	481f      	ldr	r0, [pc, #124]	@ (8000990 <MX_GPIO_Init+0x118>)
 8000912:	f002 ff39 	bl	8003788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000916:	f248 03f0 	movw	r3, #33008	@ 0x80f0
 800091a:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000920:	2301      	movs	r3, #1
 8000922:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000924:	f107 0310 	add.w	r3, r7, #16
 8000928:	4619      	mov	r1, r3
 800092a:	481a      	ldr	r0, [pc, #104]	@ (8000994 <MX_GPIO_Init+0x11c>)
 800092c:	f002 ff2c 	bl	8003788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB4 PB6 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000930:	f640 7357 	movw	r3, #3927	@ 0xf57
 8000934:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000936:	2300      	movs	r3, #0
 8000938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800093a:	2301      	movs	r3, #1
 800093c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093e:	f107 0310 	add.w	r3, r7, #16
 8000942:	4619      	mov	r1, r3
 8000944:	4814      	ldr	r0, [pc, #80]	@ (8000998 <MX_GPIO_Init+0x120>)
 8000946:	f002 ff1f 	bl	8003788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7;
 800094a:	23a8      	movs	r3, #168	@ 0xa8
 800094c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800094e:	4b13      	ldr	r3, [pc, #76]	@ (800099c <MX_GPIO_Init+0x124>)
 8000950:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000952:	2301      	movs	r3, #1
 8000954:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000956:	f107 0310 	add.w	r3, r7, #16
 800095a:	4619      	mov	r1, r3
 800095c:	480e      	ldr	r0, [pc, #56]	@ (8000998 <MX_GPIO_Init+0x120>)
 800095e:	f002 ff13 	bl	8003788 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8000962:	2200      	movs	r2, #0
 8000964:	2105      	movs	r1, #5
 8000966:	2009      	movs	r0, #9
 8000968:	f002 fc35 	bl	80031d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800096c:	2009      	movs	r0, #9
 800096e:	f002 fc4e 	bl	800320e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000972:	2200      	movs	r2, #0
 8000974:	2105      	movs	r1, #5
 8000976:	2017      	movs	r0, #23
 8000978:	f002 fc2d 	bl	80031d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800097c:	2017      	movs	r0, #23
 800097e:	f002 fc46 	bl	800320e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000982:	bf00      	nop
 8000984:	3720      	adds	r7, #32
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40021000 	.word	0x40021000
 8000990:	40011000 	.word	0x40011000
 8000994:	40010800 	.word	0x40010800
 8000998:	40010c00 	.word	0x40010c00
 800099c:	10110000 	.word	0x10110000

080009a0 <updateTelemetry>:
}

/*
 * NEXTION UART FUNCTIONS
 */
void updateTelemetry() {
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b088      	sub	sp, #32
 80009a4:	af00      	add	r7, sp, #0
//	int mappedRpm = map_value(telemetry_data.tRpm, 0, telemetry_data.tMaxRpm, 0, 100);
	char *mappedRpm = int_to_string(telemetry_data.tRpm);
 80009a6:	4b31      	ldr	r3, [pc, #196]	@ (8000a6c <updateTelemetry+0xcc>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 f90e 	bl	8000bcc <int_to_string>
 80009b0:	61f8      	str	r0, [r7, #28]
	char *mappedGear = map_gear(telemetry_data.tGear);
 80009b2:	4b2e      	ldr	r3, [pc, #184]	@ (8000a6c <updateTelemetry+0xcc>)
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	4618      	mov	r0, r3
 80009b8:	f000 f89a 	bl	8000af0 <map_gear>
 80009bc:	61b8      	str	r0, [r7, #24]
	char *mappedSpeed = int_to_string(telemetry_data.tSpeedKmh);
 80009be:	4b2b      	ldr	r3, [pc, #172]	@ (8000a6c <updateTelemetry+0xcc>)
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	4618      	mov	r0, r3
 80009c4:	f000 f902 	bl	8000bcc <int_to_string>
 80009c8:	6178      	str	r0, [r7, #20]
	char *mappedHasDrs = int_to_string(telemetry_data.tHasDRS);
 80009ca:	4b28      	ldr	r3, [pc, #160]	@ (8000a6c <updateTelemetry+0xcc>)
 80009cc:	68db      	ldr	r3, [r3, #12]
 80009ce:	4618      	mov	r0, r3
 80009d0:	f000 f8fc 	bl	8000bcc <int_to_string>
 80009d4:	6138      	str	r0, [r7, #16]
	char *mappedPitLim = int_to_string(telemetry_data.tPitLim);
 80009d6:	4b25      	ldr	r3, [pc, #148]	@ (8000a6c <updateTelemetry+0xcc>)
 80009d8:	695b      	ldr	r3, [r3, #20]
 80009da:	4618      	mov	r0, r3
 80009dc:	f000 f8f6 	bl	8000bcc <int_to_string>
 80009e0:	60f8      	str	r0, [r7, #12]
	char *mappedFuel = int_to_string(telemetry_data.tFuel);
 80009e2:	4b22      	ldr	r3, [pc, #136]	@ (8000a6c <updateTelemetry+0xcc>)
 80009e4:	699b      	ldr	r3, [r3, #24]
 80009e6:	4618      	mov	r0, r3
 80009e8:	f000 f8f0 	bl	8000bcc <int_to_string>
 80009ec:	60b8      	str	r0, [r7, #8]
	char *mappedBrakeBias = int_to_string(telemetry_data.tBrakeBias);
 80009ee:	4b1f      	ldr	r3, [pc, #124]	@ (8000a6c <updateTelemetry+0xcc>)
 80009f0:	69db      	ldr	r3, [r3, #28]
 80009f2:	4618      	mov	r0, r3
 80009f4:	f000 f8ea 	bl	8000bcc <int_to_string>
 80009f8:	6078      	str	r0, [r7, #4]

//	send_int_to_nextion("rpmbar", mappedRpm);
	send__char_to_nextion("rpm", mappedRpm);
 80009fa:	69f9      	ldr	r1, [r7, #28]
 80009fc:	481c      	ldr	r0, [pc, #112]	@ (8000a70 <updateTelemetry+0xd0>)
 80009fe:	f000 f83f 	bl	8000a80 <send__char_to_nextion>
	send__char_to_nextion("gear", mappedGear);
 8000a02:	69b9      	ldr	r1, [r7, #24]
 8000a04:	481b      	ldr	r0, [pc, #108]	@ (8000a74 <updateTelemetry+0xd4>)
 8000a06:	f000 f83b 	bl	8000a80 <send__char_to_nextion>
	send__char_to_nextion("speed", mappedSpeed);
 8000a0a:	6979      	ldr	r1, [r7, #20]
 8000a0c:	481a      	ldr	r0, [pc, #104]	@ (8000a78 <updateTelemetry+0xd8>)
 8000a0e:	f000 f837 	bl	8000a80 <send__char_to_nextion>
	//send__char_to_nextion("mappedHasDrs", mappedHasDrs);
	//send_to_nextion("pitlim", telemetry_data.tPitLim);
	send__char_to_nextion("fuel", mappedFuel);
 8000a12:	68b9      	ldr	r1, [r7, #8]
 8000a14:	4819      	ldr	r0, [pc, #100]	@ (8000a7c <updateTelemetry+0xdc>)
 8000a16:	f000 f833 	bl	8000a80 <send__char_to_nextion>
	//send_to_nextion("gear", telemetry_data.tBrakeBias);

	if(mappedRpm) {
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d002      	beq.n	8000a26 <updateTelemetry+0x86>
		free(mappedRpm);
 8000a20:	69f8      	ldr	r0, [r7, #28]
 8000a22:	f006 fea9 	bl	8007778 <free>
	}
	// dont do gear since thats not int to string
	if(mappedSpeed) {
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d002      	beq.n	8000a32 <updateTelemetry+0x92>
		free(mappedSpeed);
 8000a2c:	6978      	ldr	r0, [r7, #20]
 8000a2e:	f006 fea3 	bl	8007778 <free>
	}
	if(mappedHasDrs) {
 8000a32:	693b      	ldr	r3, [r7, #16]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d002      	beq.n	8000a3e <updateTelemetry+0x9e>
		free(mappedHasDrs);
 8000a38:	6938      	ldr	r0, [r7, #16]
 8000a3a:	f006 fe9d 	bl	8007778 <free>
	}
	if(mappedPitLim) {
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d002      	beq.n	8000a4a <updateTelemetry+0xaa>
		free(mappedPitLim);
 8000a44:	68f8      	ldr	r0, [r7, #12]
 8000a46:	f006 fe97 	bl	8007778 <free>
	}
	if(mappedFuel) {
 8000a4a:	68bb      	ldr	r3, [r7, #8]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d002      	beq.n	8000a56 <updateTelemetry+0xb6>
		free(mappedFuel);
 8000a50:	68b8      	ldr	r0, [r7, #8]
 8000a52:	f006 fe91 	bl	8007778 <free>
	}
	if(mappedBrakeBias) {
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d002      	beq.n	8000a62 <updateTelemetry+0xc2>
		free(mappedBrakeBias);
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f006 fe8b 	bl	8007778 <free>
	}

}
 8000a62:	bf00      	nop
 8000a64:	3720      	adds	r7, #32
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	2000031c 	.word	0x2000031c
 8000a70:	08008248 	.word	0x08008248
 8000a74:	0800824c 	.word	0x0800824c
 8000a78:	08008254 	.word	0x08008254
 8000a7c:	0800825c 	.word	0x0800825c

08000a80 <send__char_to_nextion>:

	uint8_t termination_bytes[3] = {0xFF, 0xFF, 0xFF};
	HAL_UART_Transmit(&huart1, termination_bytes, sizeof(termination_bytes), HAL_MAX_DELAY);
}

void send__char_to_nextion(const char *var_name, char *value) {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08e      	sub	sp, #56	@ 0x38
 8000a84:	af02      	add	r7, sp, #8
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	6039      	str	r1, [r7, #0]
	char command[32];
	snprintf(command, sizeof(command), "%s.txt=\"%s\"", var_name, value);
 8000a8a:	f107 0010 	add.w	r0, r7, #16
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	9300      	str	r3, [sp, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4a13      	ldr	r2, [pc, #76]	@ (8000ae4 <send__char_to_nextion+0x64>)
 8000a96:	2120      	movs	r1, #32
 8000a98:	f006 ff24 	bl	80078e4 <sniprintf>

	HAL_UART_Transmit(&huart1, (uint8_t *)command, strlen(command), HAL_MAX_DELAY);
 8000a9c:	f107 0310 	add.w	r3, r7, #16
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f7ff fb55 	bl	8000150 <strlen>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	b29a      	uxth	r2, r3
 8000aaa:	f107 0110 	add.w	r1, r7, #16
 8000aae:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab2:	480d      	ldr	r0, [pc, #52]	@ (8000ae8 <send__char_to_nextion+0x68>)
 8000ab4:	f004 fe71 	bl	800579a <HAL_UART_Transmit>

	uint8_t termination_bytes[3] = {0xFF, 0xFF, 0xFF};
 8000ab8:	4a0c      	ldr	r2, [pc, #48]	@ (8000aec <send__char_to_nextion+0x6c>)
 8000aba:	f107 030c 	add.w	r3, r7, #12
 8000abe:	6812      	ldr	r2, [r2, #0]
 8000ac0:	4611      	mov	r1, r2
 8000ac2:	8019      	strh	r1, [r3, #0]
 8000ac4:	3302      	adds	r3, #2
 8000ac6:	0c12      	lsrs	r2, r2, #16
 8000ac8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, termination_bytes, sizeof(termination_bytes), HAL_MAX_DELAY);
 8000aca:	f107 010c 	add.w	r1, r7, #12
 8000ace:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad2:	2203      	movs	r2, #3
 8000ad4:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <send__char_to_nextion+0x68>)
 8000ad6:	f004 fe60 	bl	800579a <HAL_UART_Transmit>
}
 8000ada:	bf00      	nop
 8000adc:	3730      	adds	r7, #48	@ 0x30
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	08008274 	.word	0x08008274
 8000ae8:	20000474 	.word	0x20000474
 8000aec:	08008270 	.word	0x08008270

08000af0 <map_gear>:
    if (input > in_max) input = in_max;

    return (input - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

const char* map_gear(int value)  {
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
    if (value < 0 || value > 13) {
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	db02      	blt.n	8000b04 <map_gear+0x14>
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2b0d      	cmp	r3, #13
 8000b02:	dd01      	ble.n	8000b08 <map_gear+0x18>
        return "X";
 8000b04:	4b22      	ldr	r3, [pc, #136]	@ (8000b90 <map_gear+0xa0>)
 8000b06:	e03e      	b.n	8000b86 <map_gear+0x96>
    }

    switch (value) {
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b0d      	cmp	r3, #13
 8000b0c:	d83a      	bhi.n	8000b84 <map_gear+0x94>
 8000b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b14 <map_gear+0x24>)
 8000b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b14:	08000b4d 	.word	0x08000b4d
 8000b18:	08000b51 	.word	0x08000b51
 8000b1c:	08000b55 	.word	0x08000b55
 8000b20:	08000b59 	.word	0x08000b59
 8000b24:	08000b5d 	.word	0x08000b5d
 8000b28:	08000b61 	.word	0x08000b61
 8000b2c:	08000b65 	.word	0x08000b65
 8000b30:	08000b69 	.word	0x08000b69
 8000b34:	08000b6d 	.word	0x08000b6d
 8000b38:	08000b71 	.word	0x08000b71
 8000b3c:	08000b75 	.word	0x08000b75
 8000b40:	08000b79 	.word	0x08000b79
 8000b44:	08000b7d 	.word	0x08000b7d
 8000b48:	08000b81 	.word	0x08000b81
        case 0: return "R";
 8000b4c:	4b11      	ldr	r3, [pc, #68]	@ (8000b94 <map_gear+0xa4>)
 8000b4e:	e01a      	b.n	8000b86 <map_gear+0x96>
        case 1: return "N";
 8000b50:	4b11      	ldr	r3, [pc, #68]	@ (8000b98 <map_gear+0xa8>)
 8000b52:	e018      	b.n	8000b86 <map_gear+0x96>
        case 2: return "1";
 8000b54:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <map_gear+0xac>)
 8000b56:	e016      	b.n	8000b86 <map_gear+0x96>
        case 3: return "2";
 8000b58:	4b11      	ldr	r3, [pc, #68]	@ (8000ba0 <map_gear+0xb0>)
 8000b5a:	e014      	b.n	8000b86 <map_gear+0x96>
        case 4: return "3";
 8000b5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <map_gear+0xb4>)
 8000b5e:	e012      	b.n	8000b86 <map_gear+0x96>
        case 5: return "4";
 8000b60:	4b11      	ldr	r3, [pc, #68]	@ (8000ba8 <map_gear+0xb8>)
 8000b62:	e010      	b.n	8000b86 <map_gear+0x96>
        case 6: return "5";
 8000b64:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <map_gear+0xbc>)
 8000b66:	e00e      	b.n	8000b86 <map_gear+0x96>
        case 7: return "6";
 8000b68:	4b11      	ldr	r3, [pc, #68]	@ (8000bb0 <map_gear+0xc0>)
 8000b6a:	e00c      	b.n	8000b86 <map_gear+0x96>
        case 8: return "7";
 8000b6c:	4b11      	ldr	r3, [pc, #68]	@ (8000bb4 <map_gear+0xc4>)
 8000b6e:	e00a      	b.n	8000b86 <map_gear+0x96>
        case 9: return "8";
 8000b70:	4b11      	ldr	r3, [pc, #68]	@ (8000bb8 <map_gear+0xc8>)
 8000b72:	e008      	b.n	8000b86 <map_gear+0x96>
        case 10: return "9";
 8000b74:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <map_gear+0xcc>)
 8000b76:	e006      	b.n	8000b86 <map_gear+0x96>
        case 11: return "10";
 8000b78:	4b11      	ldr	r3, [pc, #68]	@ (8000bc0 <map_gear+0xd0>)
 8000b7a:	e004      	b.n	8000b86 <map_gear+0x96>
        case 12: return "11";
 8000b7c:	4b11      	ldr	r3, [pc, #68]	@ (8000bc4 <map_gear+0xd4>)
 8000b7e:	e002      	b.n	8000b86 <map_gear+0x96>
        case 13: return "12";
 8000b80:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <map_gear+0xd8>)
 8000b82:	e000      	b.n	8000b86 <map_gear+0x96>

        default:
        	return "X";
 8000b84:	4b02      	ldr	r3, [pc, #8]	@ (8000b90 <map_gear+0xa0>)
    }
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bc80      	pop	{r7}
 8000b8e:	4770      	bx	lr
 8000b90:	08008280 	.word	0x08008280
 8000b94:	08008284 	.word	0x08008284
 8000b98:	08008288 	.word	0x08008288
 8000b9c:	0800828c 	.word	0x0800828c
 8000ba0:	08008290 	.word	0x08008290
 8000ba4:	08008294 	.word	0x08008294
 8000ba8:	08008298 	.word	0x08008298
 8000bac:	0800829c 	.word	0x0800829c
 8000bb0:	080082a0 	.word	0x080082a0
 8000bb4:	080082a4 	.word	0x080082a4
 8000bb8:	080082a8 	.word	0x080082a8
 8000bbc:	080082ac 	.word	0x080082ac
 8000bc0:	080082b0 	.word	0x080082b0
 8000bc4:	080082b4 	.word	0x080082b4
 8000bc8:	080082b8 	.word	0x080082b8

08000bcc <int_to_string>:

char* int_to_string(int value) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
    // Determine required buffer size (including null terminator)
    size_t buffer_size = snprintf(NULL, 0, "%d", value) + 1;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c10 <int_to_string+0x44>)
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f006 fe82 	bl	80078e4 <sniprintf>
 8000be0:	4603      	mov	r3, r0
 8000be2:	3301      	adds	r3, #1
 8000be4:	60fb      	str	r3, [r7, #12]

    // Allocate memory
    char *string = (char*)malloc(buffer_size);
 8000be6:	68f8      	ldr	r0, [r7, #12]
 8000be8:	f006 fdbe 	bl	8007768 <malloc>
 8000bec:	4603      	mov	r3, r0
 8000bee:	60bb      	str	r3, [r7, #8]
    if (!string) {
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d101      	bne.n	8000bfa <int_to_string+0x2e>
        return NULL;  // Return NULL if allocation fails
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	e006      	b.n	8000c08 <int_to_string+0x3c>
    }

    // Format the integer into the allocated string
    snprintf(string, buffer_size, "%d", value);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a04      	ldr	r2, [pc, #16]	@ (8000c10 <int_to_string+0x44>)
 8000bfe:	68f9      	ldr	r1, [r7, #12]
 8000c00:	68b8      	ldr	r0, [r7, #8]
 8000c02:	f006 fe6f 	bl	80078e4 <sniprintf>

    return string;  // Caller must free() this memory
 8000c06:	68bb      	ldr	r3, [r7, #8]
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	080082bc 	.word	0x080082bc

08000c14 <updateNeopixels>:

void updateNeopixels() {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0

	int testwfewfew = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60bb      	str	r3, [r7, #8]

    // Prevent divide by zero
    if (telemetry_data.tMaxRpm == 0) return;
 8000c1e:	4b22      	ldr	r3, [pc, #136]	@ (8000ca8 <updateNeopixels+0x94>)
 8000c20:	6a1b      	ldr	r3, [r3, #32]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d03c      	beq.n	8000ca0 <updateNeopixels+0x8c>

    // Clamp currentRPM to maxRPM
    if (telemetry_data.tRpm > telemetry_data.tMaxRpm) telemetry_data.tRpm = telemetry_data.tMaxRpm;
 8000c26:	4b20      	ldr	r3, [pc, #128]	@ (8000ca8 <updateNeopixels+0x94>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca8 <updateNeopixels+0x94>)
 8000c2c:	6a1b      	ldr	r3, [r3, #32]
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	dd03      	ble.n	8000c3a <updateNeopixels+0x26>
 8000c32:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca8 <updateNeopixels+0x94>)
 8000c34:	6a1b      	ldr	r3, [r3, #32]
 8000c36:	4a1c      	ldr	r2, [pc, #112]	@ (8000ca8 <updateNeopixels+0x94>)
 8000c38:	6013      	str	r3, [r2, #0]

    // Calculate how many LEDs to light
    uint8_t ledsToLight = (telemetry_data.tRpm * NUM_LEDS) / telemetry_data.tMaxRpm;
 8000c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca8 <updateNeopixels+0x94>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	00da      	lsls	r2, r3, #3
 8000c40:	4b19      	ldr	r3, [pc, #100]	@ (8000ca8 <updateNeopixels+0x94>)
 8000c42:	6a1b      	ldr	r3, [r3, #32]
 8000c44:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c48:	71fb      	strb	r3, [r7, #7]

    // Loop through and set color
    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73fb      	strb	r3, [r7, #15]
 8000c4e:	e021      	b.n	8000c94 <updateNeopixels+0x80>
        if (i < ledsToLight) {
 8000c50:	7bfa      	ldrb	r2, [r7, #15]
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d213      	bcs.n	8000c80 <updateNeopixels+0x6c>
            // Green at low RPM, shift to red near redline (optional)
            uint8_t r = (i * 255) / NUM_LEDS;    // Red increases with RPM
 8000c58:	7bfa      	ldrb	r2, [r7, #15]
 8000c5a:	4613      	mov	r3, r2
 8000c5c:	021b      	lsls	r3, r3, #8
 8000c5e:	1a9b      	subs	r3, r3, r2
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	da00      	bge.n	8000c66 <updateNeopixels+0x52>
 8000c64:	3307      	adds	r3, #7
 8000c66:	10db      	asrs	r3, r3, #3
 8000c68:	71bb      	strb	r3, [r7, #6]
            uint8_t g = 255 - r;                // Green fades out
 8000c6a:	79bb      	ldrb	r3, [r7, #6]
 8000c6c:	43db      	mvns	r3, r3
 8000c6e:	717b      	strb	r3, [r7, #5]
            neopixel_set(i, r, g, 0);
 8000c70:	7bfb      	ldrb	r3, [r7, #15]
 8000c72:	b298      	uxth	r0, r3
 8000c74:	797a      	ldrb	r2, [r7, #5]
 8000c76:	79b9      	ldrb	r1, [r7, #6]
 8000c78:	2300      	movs	r3, #0
 8000c7a:	f000 fb1d 	bl	80012b8 <neopixel_set>
 8000c7e:	e006      	b.n	8000c8e <updateNeopixels+0x7a>
        } else {
            neopixel_set(i, 0, 0, 0); // Turn off
 8000c80:	7bfb      	ldrb	r3, [r7, #15]
 8000c82:	b298      	uxth	r0, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	2200      	movs	r2, #0
 8000c88:	2100      	movs	r1, #0
 8000c8a:	f000 fb15 	bl	80012b8 <neopixel_set>
    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000c8e:	7bfb      	ldrb	r3, [r7, #15]
 8000c90:	3301      	adds	r3, #1
 8000c92:	73fb      	strb	r3, [r7, #15]
 8000c94:	7bfb      	ldrb	r3, [r7, #15]
 8000c96:	2b07      	cmp	r3, #7
 8000c98:	d9da      	bls.n	8000c50 <updateNeopixels+0x3c>
        }
    }

    neopixel_show();
 8000c9a:	f000 fb69 	bl	8001370 <neopixel_show>
 8000c9e:	e000      	b.n	8000ca2 <updateNeopixels+0x8e>
    if (telemetry_data.tMaxRpm == 0) return;
 8000ca0:	bf00      	nop
}
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	2000031c 	.word	0x2000031c

08000cac <updateUserInput>:

void updateUserInput() {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
	user_input_data.buttons = 0; // Clear all bits initially
 8000cb0:	4b6f      	ldr	r3, [pc, #444]	@ (8000e70 <updateUserInput+0x1c4>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
	user_input_data.hall_analog_1 = 0;
 8000cb6:	4b6e      	ldr	r3, [pc, #440]	@ (8000e70 <updateUserInput+0x1c4>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	711a      	strb	r2, [r3, #4]
	user_input_data.hall_analog_2 = 0;
 8000cbc:	4b6c      	ldr	r3, [pc, #432]	@ (8000e70 <updateUserInput+0x1c4>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	715a      	strb	r2, [r3, #5]
	// Buttons
	if (!HAL_GPIO_ReadPin(GPIOA, BUTTON_1_PIN)) user_input_data.buttons |= (1 << 0);
 8000cc2:	2110      	movs	r1, #16
 8000cc4:	486b      	ldr	r0, [pc, #428]	@ (8000e74 <updateUserInput+0x1c8>)
 8000cc6:	f002 fee3 	bl	8003a90 <HAL_GPIO_ReadPin>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d105      	bne.n	8000cdc <updateUserInput+0x30>
 8000cd0:	4b67      	ldr	r3, [pc, #412]	@ (8000e70 <updateUserInput+0x1c4>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f043 0301 	orr.w	r3, r3, #1
 8000cd8:	4a65      	ldr	r2, [pc, #404]	@ (8000e70 <updateUserInput+0x1c4>)
 8000cda:	6013      	str	r3, [r2, #0]
	if (!HAL_GPIO_ReadPin(GPIOA, BUTTON_2_PIN)) user_input_data.buttons |= (1 << 1);
 8000cdc:	2120      	movs	r1, #32
 8000cde:	4865      	ldr	r0, [pc, #404]	@ (8000e74 <updateUserInput+0x1c8>)
 8000ce0:	f002 fed6 	bl	8003a90 <HAL_GPIO_ReadPin>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d105      	bne.n	8000cf6 <updateUserInput+0x4a>
 8000cea:	4b61      	ldr	r3, [pc, #388]	@ (8000e70 <updateUserInput+0x1c4>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f043 0302 	orr.w	r3, r3, #2
 8000cf2:	4a5f      	ldr	r2, [pc, #380]	@ (8000e70 <updateUserInput+0x1c4>)
 8000cf4:	6013      	str	r3, [r2, #0]
	if (!HAL_GPIO_ReadPin(GPIOA, BUTTON_3_PIN)) user_input_data.buttons |= (1 << 2);
 8000cf6:	2140      	movs	r1, #64	@ 0x40
 8000cf8:	485e      	ldr	r0, [pc, #376]	@ (8000e74 <updateUserInput+0x1c8>)
 8000cfa:	f002 fec9 	bl	8003a90 <HAL_GPIO_ReadPin>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d105      	bne.n	8000d10 <updateUserInput+0x64>
 8000d04:	4b5a      	ldr	r3, [pc, #360]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f043 0304 	orr.w	r3, r3, #4
 8000d0c:	4a58      	ldr	r2, [pc, #352]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d0e:	6013      	str	r3, [r2, #0]
	if (!HAL_GPIO_ReadPin(GPIOA, BUTTON_4_PIN)) user_input_data.buttons |= (1 << 3);
 8000d10:	2180      	movs	r1, #128	@ 0x80
 8000d12:	4858      	ldr	r0, [pc, #352]	@ (8000e74 <updateUserInput+0x1c8>)
 8000d14:	f002 febc 	bl	8003a90 <HAL_GPIO_ReadPin>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d105      	bne.n	8000d2a <updateUserInput+0x7e>
 8000d1e:	4b54      	ldr	r3, [pc, #336]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f043 0308 	orr.w	r3, r3, #8
 8000d26:	4a52      	ldr	r2, [pc, #328]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d28:	6013      	str	r3, [r2, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_5_PIN)) user_input_data.buttons |= (1 << 4);
 8000d2a:	2101      	movs	r1, #1
 8000d2c:	4852      	ldr	r0, [pc, #328]	@ (8000e78 <updateUserInput+0x1cc>)
 8000d2e:	f002 feaf 	bl	8003a90 <HAL_GPIO_ReadPin>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d105      	bne.n	8000d44 <updateUserInput+0x98>
 8000d38:	4b4d      	ldr	r3, [pc, #308]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f043 0310 	orr.w	r3, r3, #16
 8000d40:	4a4b      	ldr	r2, [pc, #300]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d42:	6013      	str	r3, [r2, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_6_PIN)) user_input_data.buttons |= (1 << 5);
 8000d44:	2102      	movs	r1, #2
 8000d46:	484c      	ldr	r0, [pc, #304]	@ (8000e78 <updateUserInput+0x1cc>)
 8000d48:	f002 fea2 	bl	8003a90 <HAL_GPIO_ReadPin>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d105      	bne.n	8000d5e <updateUserInput+0xb2>
 8000d52:	4b47      	ldr	r3, [pc, #284]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f043 0320 	orr.w	r3, r3, #32
 8000d5a:	4a45      	ldr	r2, [pc, #276]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d5c:	6013      	str	r3, [r2, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_7_PIN)) user_input_data.buttons |= (1 << 6);
 8000d5e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d62:	4845      	ldr	r0, [pc, #276]	@ (8000e78 <updateUserInput+0x1cc>)
 8000d64:	f002 fe94 	bl	8003a90 <HAL_GPIO_ReadPin>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d105      	bne.n	8000d7a <updateUserInput+0xce>
 8000d6e:	4b40      	ldr	r3, [pc, #256]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d76:	4a3e      	ldr	r2, [pc, #248]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d78:	6013      	str	r3, [r2, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_8_PIN)) user_input_data.buttons |= (1 << 7);
 8000d7a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d7e:	483e      	ldr	r0, [pc, #248]	@ (8000e78 <updateUserInput+0x1cc>)
 8000d80:	f002 fe86 	bl	8003a90 <HAL_GPIO_ReadPin>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d105      	bne.n	8000d96 <updateUserInput+0xea>
 8000d8a:	4b39      	ldr	r3, [pc, #228]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d92:	4a37      	ldr	r2, [pc, #220]	@ (8000e70 <updateUserInput+0x1c4>)
 8000d94:	6013      	str	r3, [r2, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_9_PIN)) user_input_data.buttons |= (1 << 8);
 8000d96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d9a:	4837      	ldr	r0, [pc, #220]	@ (8000e78 <updateUserInput+0x1cc>)
 8000d9c:	f002 fe78 	bl	8003a90 <HAL_GPIO_ReadPin>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d105      	bne.n	8000db2 <updateUserInput+0x106>
 8000da6:	4b32      	ldr	r3, [pc, #200]	@ (8000e70 <updateUserInput+0x1c4>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dae:	4a30      	ldr	r2, [pc, #192]	@ (8000e70 <updateUserInput+0x1c4>)
 8000db0:	6013      	str	r3, [r2, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_10_PIN)) user_input_data.buttons |= (1 << 9);
 8000db2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000db6:	4830      	ldr	r0, [pc, #192]	@ (8000e78 <updateUserInput+0x1cc>)
 8000db8:	f002 fe6a 	bl	8003a90 <HAL_GPIO_ReadPin>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d105      	bne.n	8000dce <updateUserInput+0x122>
 8000dc2:	4b2b      	ldr	r3, [pc, #172]	@ (8000e70 <updateUserInput+0x1c4>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dca:	4a29      	ldr	r2, [pc, #164]	@ (8000e70 <updateUserInput+0x1c4>)
 8000dcc:	6013      	str	r3, [r2, #0]

	if(adc_data_ready) {
 8000dce:	4b2b      	ldr	r3, [pc, #172]	@ (8000e7c <updateUserInput+0x1d0>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <updateUserInput+0x130>
		processADC();
 8000dd8:	f000 f87c 	bl	8000ed4 <processADC>
	}

	if (enc_l_flag == 1) user_input_data.buttons |= (1 << 12);
 8000ddc:	4b28      	ldr	r3, [pc, #160]	@ (8000e80 <updateUserInput+0x1d4>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d105      	bne.n	8000df0 <updateUserInput+0x144>
 8000de4:	4b22      	ldr	r3, [pc, #136]	@ (8000e70 <updateUserInput+0x1c4>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000dec:	4a20      	ldr	r2, [pc, #128]	@ (8000e70 <updateUserInput+0x1c4>)
 8000dee:	6013      	str	r3, [r2, #0]
	if (enc_l_flag == -1) user_input_data.buttons |= (1 << 13);
 8000df0:	4b23      	ldr	r3, [pc, #140]	@ (8000e80 <updateUserInput+0x1d4>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000df8:	d105      	bne.n	8000e06 <updateUserInput+0x15a>
 8000dfa:	4b1d      	ldr	r3, [pc, #116]	@ (8000e70 <updateUserInput+0x1c4>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e02:	4a1b      	ldr	r2, [pc, #108]	@ (8000e70 <updateUserInput+0x1c4>)
 8000e04:	6013      	str	r3, [r2, #0]
	if (enc_c_flag == 1) user_input_data.buttons |= (1 << 14);
 8000e06:	4b1f      	ldr	r3, [pc, #124]	@ (8000e84 <updateUserInput+0x1d8>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d105      	bne.n	8000e1a <updateUserInput+0x16e>
 8000e0e:	4b18      	ldr	r3, [pc, #96]	@ (8000e70 <updateUserInput+0x1c4>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e16:	4a16      	ldr	r2, [pc, #88]	@ (8000e70 <updateUserInput+0x1c4>)
 8000e18:	6013      	str	r3, [r2, #0]
	if (enc_c_flag == -1) user_input_data.buttons |= (1 << 15);
 8000e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e84 <updateUserInput+0x1d8>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e22:	d105      	bne.n	8000e30 <updateUserInput+0x184>
 8000e24:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <updateUserInput+0x1c4>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e2c:	4a10      	ldr	r2, [pc, #64]	@ (8000e70 <updateUserInput+0x1c4>)
 8000e2e:	6013      	str	r3, [r2, #0]
	if (enc_r_flag == 1) user_input_data.buttons |= (1 << 16);
 8000e30:	4b15      	ldr	r3, [pc, #84]	@ (8000e88 <updateUserInput+0x1dc>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d105      	bne.n	8000e44 <updateUserInput+0x198>
 8000e38:	4b0d      	ldr	r3, [pc, #52]	@ (8000e70 <updateUserInput+0x1c4>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e40:	4a0b      	ldr	r2, [pc, #44]	@ (8000e70 <updateUserInput+0x1c4>)
 8000e42:	6013      	str	r3, [r2, #0]
	if (enc_r_flag == -1) user_input_data.buttons |= (1 << 17);
 8000e44:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <updateUserInput+0x1dc>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e4c:	d105      	bne.n	8000e5a <updateUserInput+0x1ae>
 8000e4e:	4b08      	ldr	r3, [pc, #32]	@ (8000e70 <updateUserInput+0x1c4>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e56:	4a06      	ldr	r2, [pc, #24]	@ (8000e70 <updateUserInput+0x1c4>)
 8000e58:	6013      	str	r3, [r2, #0]

	enc_l_flag = 0;
 8000e5a:	4b09      	ldr	r3, [pc, #36]	@ (8000e80 <updateUserInput+0x1d4>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
	enc_c_flag = 0;
 8000e60:	4b08      	ldr	r3, [pc, #32]	@ (8000e84 <updateUserInput+0x1d8>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
	enc_r_flag = 0;
 8000e66:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <updateUserInput+0x1dc>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000344 	.word	0x20000344
 8000e74:	40010800 	.word	0x40010800
 8000e78:	40010c00 	.word	0x40010c00
 8000e7c:	200004e0 	.word	0x200004e0
 8000e80:	200004c8 	.word	0x200004c8
 8000e84:	200004cc 	.word	0x200004cc
 8000e88:	200004d0 	.word	0x200004d0

08000e8c <Start_ADC_DMA>:

void Start_ADC_DMA() {
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_values, ADC_CHANNEL_COUNT);
 8000e90:	2204      	movs	r2, #4
 8000e92:	4903      	ldr	r1, [pc, #12]	@ (8000ea0 <Start_ADC_DMA+0x14>)
 8000e94:	4803      	ldr	r0, [pc, #12]	@ (8000ea4 <Start_ADC_DMA+0x18>)
 8000e96:	f000 ff45 	bl	8001d24 <HAL_ADC_Start_DMA>
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	200004d8 	.word	0x200004d8
 8000ea4:	2000034c 	.word	0x2000034c

08000ea8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a05      	ldr	r2, [pc, #20]	@ (8000ecc <HAL_ADC_ConvCpltCallback+0x24>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d102      	bne.n	8000ec0 <HAL_ADC_ConvCpltCallback+0x18>
        adc_data_ready = 1;  // Set flag (do NOT process here)
 8000eba:	4b05      	ldr	r3, [pc, #20]	@ (8000ed0 <HAL_ADC_ConvCpltCallback+0x28>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	701a      	strb	r2, [r3, #0]
    }
}
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bc80      	pop	{r7}
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	40012400 	.word	0x40012400
 8000ed0:	200004e0 	.word	0x200004e0

08000ed4 <processADC>:

void processADC() {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	adc_data_ready = 0;
 8000ed8:	4b17      	ldr	r3, [pc, #92]	@ (8000f38 <processADC+0x64>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	701a      	strb	r2, [r3, #0]

	// Convert ADC values to 8-bit format
	user_input_data.hall_analog_1 = map_hall_sensor(adc_values[2]);
 8000ede:	4b17      	ldr	r3, [pc, #92]	@ (8000f3c <processADC+0x68>)
 8000ee0:	889b      	ldrh	r3, [r3, #4]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f000 f82e 	bl	8000f44 <map_hall_sensor>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	461a      	mov	r2, r3
 8000eec:	4b14      	ldr	r3, [pc, #80]	@ (8000f40 <processADC+0x6c>)
 8000eee:	711a      	strb	r2, [r3, #4]
	user_input_data.hall_analog_2 = map_hall_sensor(adc_values[3]);
 8000ef0:	4b12      	ldr	r3, [pc, #72]	@ (8000f3c <processADC+0x68>)
 8000ef2:	88db      	ldrh	r3, [r3, #6]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f000 f825 	bl	8000f44 <map_hall_sensor>
 8000efa:	4603      	mov	r3, r0
 8000efc:	461a      	mov	r2, r3
 8000efe:	4b10      	ldr	r3, [pc, #64]	@ (8000f40 <processADC+0x6c>)
 8000f00:	715a      	strb	r2, [r3, #5]

	// Process hall button thresholds
	if (adc_values[0] > 2200) user_input_data.buttons |= (1 << 10);
 8000f02:	4b0e      	ldr	r3, [pc, #56]	@ (8000f3c <processADC+0x68>)
 8000f04:	881b      	ldrh	r3, [r3, #0]
 8000f06:	f640 0298 	movw	r2, #2200	@ 0x898
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d905      	bls.n	8000f1a <processADC+0x46>
 8000f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f40 <processADC+0x6c>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f16:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <processADC+0x6c>)
 8000f18:	6013      	str	r3, [r2, #0]
	if (adc_values[1] > 2200) user_input_data.buttons |= (1 << 11);
 8000f1a:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <processADC+0x68>)
 8000f1c:	885b      	ldrh	r3, [r3, #2]
 8000f1e:	f640 0298 	movw	r2, #2200	@ 0x898
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d905      	bls.n	8000f32 <processADC+0x5e>
 8000f26:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <processADC+0x6c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f2e:	4a04      	ldr	r2, [pc, #16]	@ (8000f40 <processADC+0x6c>)
 8000f30:	6013      	str	r3, [r2, #0]
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200004e0 	.word	0x200004e0
 8000f3c:	200004d8 	.word	0x200004d8
 8000f40:	20000344 	.word	0x20000344

08000f44 <map_hall_sensor>:
uint8_t map_hall_sensor(uint16_t adc_value) {
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
    if (adc_value < ADC_REST) adc_value = ADC_REST;
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000f54:	d202      	bcs.n	8000f5c <map_hall_sensor+0x18>
 8000f56:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f5a:	80fb      	strh	r3, [r7, #6]
    if (adc_value > ADC_MAX) adc_value = ADC_MAX;
 8000f5c:	88fb      	ldrh	r3, [r7, #6]
 8000f5e:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 8000f62:	d902      	bls.n	8000f6a <map_hall_sensor+0x26>
 8000f64:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 8000f68:	80fb      	strh	r3, [r7, #6]

    return (uint8_t)(((adc_value - ADC_REST) * 255) / (ADC_MAX - ADC_REST));
 8000f6a:	88fb      	ldrh	r3, [r7, #6]
 8000f6c:	f5a3 62fa 	sub.w	r2, r3, #2000	@ 0x7d0
 8000f70:	4613      	mov	r3, r2
 8000f72:	021b      	lsls	r3, r3, #8
 8000f74:	1a9b      	subs	r3, r3, r2
 8000f76:	4a06      	ldr	r2, [pc, #24]	@ (8000f90 <map_hall_sensor+0x4c>)
 8000f78:	fb82 1203 	smull	r1, r2, r2, r3
 8000f7c:	1212      	asrs	r2, r2, #8
 8000f7e:	17db      	asrs	r3, r3, #31
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	b2db      	uxtb	r3, r3
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc80      	pop	{r7}
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	51eb851f 	.word	0x51eb851f

08000f94 <CAN_Transmit>:

/*
 * CAN BUS FUNCTIONS
 */
void CAN_Transmit() {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
	uint32_t currentTime = HAL_GetTick();
 8000f9a:	f000 fdbd 	bl	8001b18 <HAL_GetTick>
 8000f9e:	6078      	str	r0, [r7, #4]

	if(currentTime - lastSendTime >= 2) {
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <CAN_Transmit+0x58>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d91a      	bls.n	8000fe2 <CAN_Transmit+0x4e>
		sendCANMessage(0x200, (int32_t)user_input_data.buttons);
 8000fac:	4b10      	ldr	r3, [pc, #64]	@ (8000ff0 <CAN_Transmit+0x5c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000fb6:	f000 f81d 	bl	8000ff4 <sendCANMessage>
		sendCANMessage(0x201, (int32_t)user_input_data.hall_analog_1 & 0xFF);
 8000fba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff0 <CAN_Transmit+0x5c>)
 8000fbc:	791b      	ldrb	r3, [r3, #4]
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	f240 2001 	movw	r0, #513	@ 0x201
 8000fc4:	f000 f816 	bl	8000ff4 <sendCANMessage>
		sendCANMessage(0x202, (int32_t)user_input_data.hall_analog_2 & 0xFF);
 8000fc8:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <CAN_Transmit+0x5c>)
 8000fca:	795b      	ldrb	r3, [r3, #5]
 8000fcc:	4619      	mov	r1, r3
 8000fce:	f240 2002 	movw	r0, #514	@ 0x202
 8000fd2:	f000 f80f 	bl	8000ff4 <sendCANMessage>

		lastSendTime = currentTime;  // Update last transmission time
 8000fd6:	4a05      	ldr	r2, [pc, #20]	@ (8000fec <CAN_Transmit+0x58>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6013      	str	r3, [r2, #0]
		HAL_Delay(1);
 8000fdc:	2001      	movs	r0, #1
 8000fde:	f000 fda5 	bl	8001b2c <HAL_Delay>
	}
}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	200004d4 	.word	0x200004d4
 8000ff0:	20000344 	.word	0x20000344

08000ff4 <sendCANMessage>:


void sendCANMessage(uint16_t canID, int32_t value) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08c      	sub	sp, #48	@ 0x30
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6039      	str	r1, [r7, #0]
 8000ffe:	80fb      	strh	r3, [r7, #6]
    CAN_TxHeaderTypeDef TxHeader;
    uint8_t TxData[4];  // 4-byte buffer

    // Ensure correct byte order in CAN message
    TxData[0] = (uint8_t)(value & 0xFF);
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	b2db      	uxtb	r3, r3
 8001004:	743b      	strb	r3, [r7, #16]
    TxData[1] = (uint8_t)((value >> 8) & 0xFF);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	121b      	asrs	r3, r3, #8
 800100a:	b2db      	uxtb	r3, r3
 800100c:	747b      	strb	r3, [r7, #17]
    TxData[2] = (uint8_t)((value >> 16) & 0xFF);
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	141b      	asrs	r3, r3, #16
 8001012:	b2db      	uxtb	r3, r3
 8001014:	74bb      	strb	r3, [r7, #18]
    TxData[3] = (uint8_t)((value >> 24) & 0xFF);
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	161b      	asrs	r3, r3, #24
 800101a:	b2db      	uxtb	r3, r3
 800101c:	74fb      	strb	r3, [r7, #19]

    uint32_t TxMailbox;

    // Configure the CAN header
    TxHeader.StdId = canID;  // Set the ID
 800101e:	88fb      	ldrh	r3, [r7, #6]
 8001020:	617b      	str	r3, [r7, #20]
    TxHeader.IDE = CAN_ID_STD;  // Standard 11-bit ID
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
    TxHeader.RTR = CAN_RTR_DATA;  // Data frame, not remote request
 8001026:	2300      	movs	r3, #0
 8001028:	623b      	str	r3, [r7, #32]
    TxHeader.DLC = sizeof(value);  // Data Length = 4 bytes
 800102a:	2304      	movs	r3, #4
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24

    // Copy integer value into TxData buffer (ensure correct byte order)
    memcpy(TxData, &value, sizeof(value));
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	613b      	str	r3, [r7, #16]

    // Send the CAN message
    if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8001032:	f107 030c 	add.w	r3, r7, #12
 8001036:	f107 0210 	add.w	r2, r7, #16
 800103a:	f107 0114 	add.w	r1, r7, #20
 800103e:	480c      	ldr	r0, [pc, #48]	@ (8001070 <sendCANMessage+0x7c>)
 8001040:	f001 fbaa 	bl	8002798 <HAL_CAN_AddTxMessage>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d00d      	beq.n	8001066 <sendCANMessage+0x72>
    	 // Optionally log the state of CAN error counters
		uint32_t error = HAL_CAN_GetError(&hcan);
 800104a:	4809      	ldr	r0, [pc, #36]	@ (8001070 <sendCANMessage+0x7c>)
 800104c:	f002 f803 	bl	8003056 <HAL_CAN_GetError>
 8001050:	62f8      	str	r0, [r7, #44]	@ 0x2c
		HAL_CAN_Stop(&hcan);  // Stop CAN
 8001052:	4807      	ldr	r0, [pc, #28]	@ (8001070 <sendCANMessage+0x7c>)
 8001054:	f001 fb57 	bl	8002706 <HAL_CAN_Stop>
		HAL_CAN_Start(&hcan); // Restart CAN
 8001058:	4805      	ldr	r0, [pc, #20]	@ (8001070 <sendCANMessage+0x7c>)
 800105a:	f001 fb10 	bl	800267e <HAL_CAN_Start>

		// Optional: Clear error flags
		__HAL_CAN_CLEAR_FLAG(&hcan, CAN_FLAG_ERRI);
 800105e:	4b04      	ldr	r3, [pc, #16]	@ (8001070 <sendCANMessage+0x7c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2204      	movs	r2, #4
 8001064:	605a      	str	r2, [r3, #4]
    }
}
 8001066:	bf00      	nop
 8001068:	3730      	adds	r7, #48	@ 0x30
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	200003c0 	.word	0x200003c0

08001074 <HAL_CAN_RxFifo1MsgPendingCallback>:

// CAN receive interrupt callback
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b08c      	sub	sp, #48	@ 0x30
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];

	while (HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO1) > 0) {
 800107c:	e053      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &RxHeader, RxData);
 800107e:	f107 030c 	add.w	r3, r7, #12
 8001082:	f107 0214 	add.w	r2, r7, #20
 8001086:	2101      	movs	r1, #1
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f001 fc54 	bl	8002936 <HAL_CAN_GetRxMessage>

		int32_t value;
		memcpy(&value, RxData, sizeof(value));
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	60bb      	str	r3, [r7, #8]

		switch (RxHeader.StdId) {
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001098:	2b09      	cmp	r3, #9
 800109a:	d843      	bhi.n	8001124 <HAL_CAN_RxFifo1MsgPendingCallback+0xb0>
 800109c:	a201      	add	r2, pc, #4	@ (adr r2, 80010a4 <HAL_CAN_RxFifo1MsgPendingCallback+0x30>)
 800109e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a2:	bf00      	nop
 80010a4:	080010cd 	.word	0x080010cd
 80010a8:	080010d5 	.word	0x080010d5
 80010ac:	080010dd 	.word	0x080010dd
 80010b0:	080010e5 	.word	0x080010e5
 80010b4:	080010ed 	.word	0x080010ed
 80010b8:	080010f5 	.word	0x080010f5
 80010bc:	080010fd 	.word	0x080010fd
 80010c0:	08001105 	.word	0x08001105
 80010c4:	0800110d 	.word	0x0800110d
 80010c8:	08001115 	.word	0x08001115
			// Wheelbase
			case 0x100: telemetry_data.tRpm = value; break;
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001140 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>)
 80010d0:	6013      	str	r3, [r2, #0]
 80010d2:	e028      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
			case 0x101: telemetry_data.tGear = value; break;
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	4a1a      	ldr	r2, [pc, #104]	@ (8001140 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>)
 80010d8:	6053      	str	r3, [r2, #4]
 80010da:	e024      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
			case 0x102: telemetry_data.tSpeedKmh = value; break;
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	4a18      	ldr	r2, [pc, #96]	@ (8001140 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>)
 80010e0:	6093      	str	r3, [r2, #8]
 80010e2:	e020      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
			case 0x103: telemetry_data.tHasDRS = value; break;
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	4a16      	ldr	r2, [pc, #88]	@ (8001140 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>)
 80010e8:	60d3      	str	r3, [r2, #12]
 80010ea:	e01c      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
			case 0x104: telemetry_data.tDrs = value; break;
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	4a14      	ldr	r2, [pc, #80]	@ (8001140 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>)
 80010f0:	6113      	str	r3, [r2, #16]
 80010f2:	e018      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
			case 0x105: telemetry_data.tPitLim = value; break;
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>)
 80010f8:	6153      	str	r3, [r2, #20]
 80010fa:	e014      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
			case 0x106: telemetry_data.tFuel = value; break;
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	4a10      	ldr	r2, [pc, #64]	@ (8001140 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>)
 8001100:	6193      	str	r3, [r2, #24]
 8001102:	e010      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
			case 0x107: telemetry_data.tBrakeBias = value; break;
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	4a0e      	ldr	r2, [pc, #56]	@ (8001140 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>)
 8001108:	61d3      	str	r3, [r2, #28]
 800110a:	e00c      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
			case 0x108: telemetry_data.tMaxRpm = value; break;
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	4a0c      	ldr	r2, [pc, #48]	@ (8001140 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>)
 8001110:	6213      	str	r3, [r2, #32]
 8001112:	e008      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
			case 0x109: telemetry_data.tForceFB = value; break;
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff f8dc 	bl	80002d4 <__aeabi_i2f>
 800111c:	4603      	mov	r3, r0
 800111e:	4a08      	ldr	r2, [pc, #32]	@ (8001140 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>)
 8001120:	6253      	str	r3, [r2, #36]	@ 0x24
 8001122:	e000      	b.n	8001126 <HAL_CAN_RxFifo1MsgPendingCallback+0xb2>
			default: break;
 8001124:	bf00      	nop
	while (HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO1) > 0) {
 8001126:	2101      	movs	r1, #1
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f001 fd25 	bl	8002b78 <HAL_CAN_GetRxFifoFillLevel>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d1a4      	bne.n	800107e <HAL_CAN_RxFifo1MsgPendingCallback+0xa>
		}
	}
}
 8001134:	bf00      	nop
 8001136:	bf00      	nop
 8001138:	3730      	adds	r7, #48	@ 0x30
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	2000031c 	.word	0x2000031c

08001144 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	80fb      	strh	r3, [r7, #6]
	uint32_t current_time = HAL_GetTick();  // Get system time in ms
 800114e:	f000 fce3 	bl	8001b18 <HAL_GetTick>
 8001152:	60f8      	str	r0, [r7, #12]
	if (current_time - last_enc_interrupt_time < 250) return;  // Debounce (5ms)
 8001154:	4b22      	ldr	r3, [pc, #136]	@ (80011e0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2bf9      	cmp	r3, #249	@ 0xf9
 800115e:	d93a      	bls.n	80011d6 <HAL_GPIO_EXTI_Callback+0x92>
	last_enc_interrupt_time = current_time;
 8001160:	4a1f      	ldr	r2, [pc, #124]	@ (80011e0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	6013      	str	r3, [r2, #0]
    if (GPIO_Pin == L_ENC_PIN_CLK) {
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	2b80      	cmp	r3, #128	@ 0x80
 800116a:	d10e      	bne.n	800118a <HAL_GPIO_EXTI_Callback+0x46>
        if (HAL_GPIO_ReadPin(GPIOB, L_ENC_PIN_DT) == GPIO_PIN_SET) {
 800116c:	2140      	movs	r1, #64	@ 0x40
 800116e:	481d      	ldr	r0, [pc, #116]	@ (80011e4 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001170:	f002 fc8e 	bl	8003a90 <HAL_GPIO_ReadPin>
 8001174:	4603      	mov	r3, r0
 8001176:	2b01      	cmp	r3, #1
 8001178:	d103      	bne.n	8001182 <HAL_GPIO_EXTI_Callback+0x3e>
        	enc_l_flag = 1;
 800117a:	4b1b      	ldr	r3, [pc, #108]	@ (80011e8 <HAL_GPIO_EXTI_Callback+0xa4>)
 800117c:	2201      	movs	r2, #1
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	e003      	b.n	800118a <HAL_GPIO_EXTI_Callback+0x46>
        } else {
        	enc_l_flag = -1;
 8001182:	4b19      	ldr	r3, [pc, #100]	@ (80011e8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001184:	f04f 32ff 	mov.w	r2, #4294967295
 8001188:	601a      	str	r2, [r3, #0]
        }
    }
    if (GPIO_Pin == C_ENC_PIN_CLK) {
 800118a:	88fb      	ldrh	r3, [r7, #6]
 800118c:	2b20      	cmp	r3, #32
 800118e:	d10e      	bne.n	80011ae <HAL_GPIO_EXTI_Callback+0x6a>
		if (HAL_GPIO_ReadPin(GPIOB, C_ENC_PIN_DT) == GPIO_PIN_SET) {
 8001190:	2110      	movs	r1, #16
 8001192:	4814      	ldr	r0, [pc, #80]	@ (80011e4 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001194:	f002 fc7c 	bl	8003a90 <HAL_GPIO_ReadPin>
 8001198:	4603      	mov	r3, r0
 800119a:	2b01      	cmp	r3, #1
 800119c:	d103      	bne.n	80011a6 <HAL_GPIO_EXTI_Callback+0x62>
			enc_c_flag = 1;
 800119e:	4b13      	ldr	r3, [pc, #76]	@ (80011ec <HAL_GPIO_EXTI_Callback+0xa8>)
 80011a0:	2201      	movs	r2, #1
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	e003      	b.n	80011ae <HAL_GPIO_EXTI_Callback+0x6a>
		} else {
			enc_c_flag = -1;
 80011a6:	4b11      	ldr	r3, [pc, #68]	@ (80011ec <HAL_GPIO_EXTI_Callback+0xa8>)
 80011a8:	f04f 32ff 	mov.w	r2, #4294967295
 80011ac:	601a      	str	r2, [r3, #0]
		}
	}
    if (GPIO_Pin == R_ENC_PIN_CLK) {
 80011ae:	88fb      	ldrh	r3, [r7, #6]
 80011b0:	2b08      	cmp	r3, #8
 80011b2:	d111      	bne.n	80011d8 <HAL_GPIO_EXTI_Callback+0x94>
		if (HAL_GPIO_ReadPin(GPIOA, R_ENC_PIN_DT) == GPIO_PIN_SET) {
 80011b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011b8:	480d      	ldr	r0, [pc, #52]	@ (80011f0 <HAL_GPIO_EXTI_Callback+0xac>)
 80011ba:	f002 fc69 	bl	8003a90 <HAL_GPIO_ReadPin>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d103      	bne.n	80011cc <HAL_GPIO_EXTI_Callback+0x88>
			enc_r_flag = 1;
 80011c4:	4b0b      	ldr	r3, [pc, #44]	@ (80011f4 <HAL_GPIO_EXTI_Callback+0xb0>)
 80011c6:	2201      	movs	r2, #1
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	e005      	b.n	80011d8 <HAL_GPIO_EXTI_Callback+0x94>
		} else {
			enc_r_flag = -1;
 80011cc:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <HAL_GPIO_EXTI_Callback+0xb0>)
 80011ce:	f04f 32ff 	mov.w	r2, #4294967295
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	e000      	b.n	80011d8 <HAL_GPIO_EXTI_Callback+0x94>
	if (current_time - last_enc_interrupt_time < 250) return;  // Debounce (5ms)
 80011d6:	bf00      	nop
		}
	}
}
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200004e4 	.word	0x200004e4
 80011e4:	40010c00 	.word	0x40010c00
 80011e8:	200004c8 	.word	0x200004c8
 80011ec:	200004cc 	.word	0x200004cc
 80011f0:	40010800 	.word	0x40010800
 80011f4:	200004d0 	.word	0x200004d0

080011f8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);   // Turn LED off
 8001200:	2200      	movs	r2, #0
 8001202:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001206:	4807      	ldr	r0, [pc, #28]	@ (8001224 <StartDefaultTask+0x2c>)
 8001208:	f002 fc59 	bl	8003abe <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // Turn LED off
 800120c:	2201      	movs	r2, #1
 800120e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001212:	4804      	ldr	r0, [pc, #16]	@ (8001224 <StartDefaultTask+0x2c>)
 8001214:	f002 fc53 	bl	8003abe <HAL_GPIO_WritePin>
	  osDelay(5);
 8001218:	2005      	movs	r0, #5
 800121a:	f005 f8ed 	bl	80063f8 <osDelay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);   // Turn LED off
 800121e:	bf00      	nop
 8001220:	e7ee      	b.n	8001200 <StartDefaultTask+0x8>
 8001222:	bf00      	nop
 8001224:	40011000 	.word	0x40011000

08001228 <startNextionTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startNextionTask */
void startNextionTask(void const * argument)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startNextionTask */
  /* Infinite loop */
	neopixel_init();
 8001230:	f000 f830 	bl	8001294 <neopixel_init>
  for(;;)
  {
	  updateTelemetry();
 8001234:	f7ff fbb4 	bl	80009a0 <updateTelemetry>
	  updateNeopixels();
 8001238:	f7ff fcec 	bl	8000c14 <updateNeopixels>
	  osDelay(5);
 800123c:	2005      	movs	r0, #5
 800123e:	f005 f8db 	bl	80063f8 <osDelay>
	  updateTelemetry();
 8001242:	bf00      	nop
 8001244:	e7f6      	b.n	8001234 <startNextionTask+0xc>

08001246 <startCanTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startCanTask */
void startCanTask(void const * argument)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b082      	sub	sp, #8
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startCanTask */
  /* Infinite loop */
	Start_ADC_DMA();
 800124e:	f7ff fe1d 	bl	8000e8c <Start_ADC_DMA>
  for(;;)
  {
	  updateUserInput();
 8001252:	f7ff fd2b 	bl	8000cac <updateUserInput>
	  CAN_Transmit();
 8001256:	f7ff fe9d 	bl	8000f94 <CAN_Transmit>
	  osDelay(5);
 800125a:	2005      	movs	r0, #5
 800125c:	f005 f8cc 	bl	80063f8 <osDelay>
	  updateUserInput();
 8001260:	bf00      	nop
 8001262:	e7f6      	b.n	8001252 <startCanTask+0xc>

08001264 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a04      	ldr	r2, [pc, #16]	@ (8001284 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d101      	bne.n	800127a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001276:	f000 fc3d 	bl	8001af4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40000800 	.word	0x40000800

08001288 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800128c:	b672      	cpsid	i
}
 800128e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <Error_Handler+0x8>

08001294 <neopixel_init>:
static led_t leds[NUM_LEDS];

extern TIM_HandleTypeDef htim1; // You need to enable TIM1 in CubeMX
extern DMA_HandleTypeDef hdma_tim1_ch1;

void neopixel_init(void) {
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*)pwm_buffer, BUFFER_SIZE);
 8001298:	23f0      	movs	r3, #240	@ 0xf0
 800129a:	4a05      	ldr	r2, [pc, #20]	@ (80012b0 <neopixel_init+0x1c>)
 800129c:	2100      	movs	r1, #0
 800129e:	4805      	ldr	r0, [pc, #20]	@ (80012b4 <neopixel_init+0x20>)
 80012a0:	f003 fa2e 	bl	8004700 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 80012a4:	2100      	movs	r1, #0
 80012a6:	4803      	ldr	r0, [pc, #12]	@ (80012b4 <neopixel_init+0x20>)
 80012a8:	f003 fbcc 	bl	8004a44 <HAL_TIM_PWM_Stop_DMA>
}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200004e8 	.word	0x200004e8
 80012b4:	200003e8 	.word	0x200003e8

080012b8 <neopixel_set>:

void neopixel_set(uint16_t index, uint8_t r, uint8_t g, uint8_t b) {
 80012b8:	b490      	push	{r4, r7}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4604      	mov	r4, r0
 80012c0:	4608      	mov	r0, r1
 80012c2:	4611      	mov	r1, r2
 80012c4:	461a      	mov	r2, r3
 80012c6:	4623      	mov	r3, r4
 80012c8:	80fb      	strh	r3, [r7, #6]
 80012ca:	4603      	mov	r3, r0
 80012cc:	717b      	strb	r3, [r7, #5]
 80012ce:	460b      	mov	r3, r1
 80012d0:	713b      	strb	r3, [r7, #4]
 80012d2:	4613      	mov	r3, r2
 80012d4:	70fb      	strb	r3, [r7, #3]
    if (index >= NUM_LEDS) return;
 80012d6:	88fb      	ldrh	r3, [r7, #6]
 80012d8:	2b07      	cmp	r3, #7
 80012da:	d81a      	bhi.n	8001312 <neopixel_set+0x5a>
    leds[index].r = r;
 80012dc:	88fa      	ldrh	r2, [r7, #6]
 80012de:	490f      	ldr	r1, [pc, #60]	@ (800131c <neopixel_set+0x64>)
 80012e0:	4613      	mov	r3, r2
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	4413      	add	r3, r2
 80012e6:	440b      	add	r3, r1
 80012e8:	3301      	adds	r3, #1
 80012ea:	797a      	ldrb	r2, [r7, #5]
 80012ec:	701a      	strb	r2, [r3, #0]
    leds[index].g = g;
 80012ee:	88fa      	ldrh	r2, [r7, #6]
 80012f0:	490a      	ldr	r1, [pc, #40]	@ (800131c <neopixel_set+0x64>)
 80012f2:	4613      	mov	r3, r2
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	4413      	add	r3, r2
 80012f8:	440b      	add	r3, r1
 80012fa:	793a      	ldrb	r2, [r7, #4]
 80012fc:	701a      	strb	r2, [r3, #0]
    leds[index].b = b;
 80012fe:	88fa      	ldrh	r2, [r7, #6]
 8001300:	4906      	ldr	r1, [pc, #24]	@ (800131c <neopixel_set+0x64>)
 8001302:	4613      	mov	r3, r2
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	4413      	add	r3, r2
 8001308:	440b      	add	r3, r1
 800130a:	3302      	adds	r3, #2
 800130c:	78fa      	ldrb	r2, [r7, #3]
 800130e:	701a      	strb	r2, [r3, #0]
 8001310:	e000      	b.n	8001314 <neopixel_set+0x5c>
    if (index >= NUM_LEDS) return;
 8001312:	bf00      	nop
}
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bc90      	pop	{r4, r7}
 800131a:	4770      	bx	lr
 800131c:	200006c8 	.word	0x200006c8

08001320 <encode_byte>:
    for (int i = 0; i < NUM_LEDS; i++) {
        neopixel_set(i, 0, 0, 0);
    }
}

static void encode_byte(uint8_t byte, uint16_t *buf) {
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	6039      	str	r1, [r7, #0]
 800132a:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 800132c:	2300      	movs	r3, #0
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	e015      	b.n	800135e <encode_byte+0x3e>
        buf[i] = (byte & (1 << (7 - i))) ? HIGH_DUTY : LOW_DUTY;
 8001332:	79fa      	ldrb	r2, [r7, #7]
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f1c3 0307 	rsb	r3, r3, #7
 800133a:	fa42 f303 	asr.w	r3, r2, r3
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <encode_byte+0x2a>
 8001346:	2134      	movs	r1, #52	@ 0x34
 8001348:	e000      	b.n	800134c <encode_byte+0x2c>
 800134a:	211a      	movs	r1, #26
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	683a      	ldr	r2, [r7, #0]
 8001352:	4413      	add	r3, r2
 8001354:	460a      	mov	r2, r1
 8001356:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3301      	adds	r3, #1
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	2b07      	cmp	r3, #7
 8001362:	dde6      	ble.n	8001332 <encode_byte+0x12>
    }
}
 8001364:	bf00      	nop
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr

08001370 <neopixel_show>:

void neopixel_show(void) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
    uint16_t i = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	80fb      	strh	r3, [r7, #6]
    for (uint16_t led = 0; led < NUM_LEDS; led++) {
 800137a:	2300      	movs	r3, #0
 800137c:	80bb      	strh	r3, [r7, #4]
 800137e:	e03a      	b.n	80013f6 <neopixel_show+0x86>
        encode_byte(leds[led].g, &pwm_buffer[i]); i += 8;
 8001380:	88ba      	ldrh	r2, [r7, #4]
 8001382:	492f      	ldr	r1, [pc, #188]	@ (8001440 <neopixel_show+0xd0>)
 8001384:	4613      	mov	r3, r2
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	4413      	add	r3, r2
 800138a:	440b      	add	r3, r1
 800138c:	781a      	ldrb	r2, [r3, #0]
 800138e:	88fb      	ldrh	r3, [r7, #6]
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	492c      	ldr	r1, [pc, #176]	@ (8001444 <neopixel_show+0xd4>)
 8001394:	440b      	add	r3, r1
 8001396:	4619      	mov	r1, r3
 8001398:	4610      	mov	r0, r2
 800139a:	f7ff ffc1 	bl	8001320 <encode_byte>
 800139e:	88fb      	ldrh	r3, [r7, #6]
 80013a0:	3308      	adds	r3, #8
 80013a2:	80fb      	strh	r3, [r7, #6]
        encode_byte(leds[led].r, &pwm_buffer[i]); i += 8;
 80013a4:	88ba      	ldrh	r2, [r7, #4]
 80013a6:	4926      	ldr	r1, [pc, #152]	@ (8001440 <neopixel_show+0xd0>)
 80013a8:	4613      	mov	r3, r2
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	4413      	add	r3, r2
 80013ae:	440b      	add	r3, r1
 80013b0:	3301      	adds	r3, #1
 80013b2:	781a      	ldrb	r2, [r3, #0]
 80013b4:	88fb      	ldrh	r3, [r7, #6]
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	4922      	ldr	r1, [pc, #136]	@ (8001444 <neopixel_show+0xd4>)
 80013ba:	440b      	add	r3, r1
 80013bc:	4619      	mov	r1, r3
 80013be:	4610      	mov	r0, r2
 80013c0:	f7ff ffae 	bl	8001320 <encode_byte>
 80013c4:	88fb      	ldrh	r3, [r7, #6]
 80013c6:	3308      	adds	r3, #8
 80013c8:	80fb      	strh	r3, [r7, #6]
        encode_byte(leds[led].b, &pwm_buffer[i]); i += 8;
 80013ca:	88ba      	ldrh	r2, [r7, #4]
 80013cc:	491c      	ldr	r1, [pc, #112]	@ (8001440 <neopixel_show+0xd0>)
 80013ce:	4613      	mov	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	440b      	add	r3, r1
 80013d6:	3302      	adds	r3, #2
 80013d8:	781a      	ldrb	r2, [r3, #0]
 80013da:	88fb      	ldrh	r3, [r7, #6]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	4919      	ldr	r1, [pc, #100]	@ (8001444 <neopixel_show+0xd4>)
 80013e0:	440b      	add	r3, r1
 80013e2:	4619      	mov	r1, r3
 80013e4:	4610      	mov	r0, r2
 80013e6:	f7ff ff9b 	bl	8001320 <encode_byte>
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	3308      	adds	r3, #8
 80013ee:	80fb      	strh	r3, [r7, #6]
    for (uint16_t led = 0; led < NUM_LEDS; led++) {
 80013f0:	88bb      	ldrh	r3, [r7, #4]
 80013f2:	3301      	adds	r3, #1
 80013f4:	80bb      	strh	r3, [r7, #4]
 80013f6:	88bb      	ldrh	r3, [r7, #4]
 80013f8:	2b07      	cmp	r3, #7
 80013fa:	d9c1      	bls.n	8001380 <neopixel_show+0x10>
    }

    // Clear reset slot
    for (; i < BUFFER_SIZE; i++) {
 80013fc:	e007      	b.n	800140e <neopixel_show+0x9e>
        pwm_buffer[i] = 0;
 80013fe:	88fb      	ldrh	r3, [r7, #6]
 8001400:	4a10      	ldr	r2, [pc, #64]	@ (8001444 <neopixel_show+0xd4>)
 8001402:	2100      	movs	r1, #0
 8001404:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (; i < BUFFER_SIZE; i++) {
 8001408:	88fb      	ldrh	r3, [r7, #6]
 800140a:	3301      	adds	r3, #1
 800140c:	80fb      	strh	r3, [r7, #6]
 800140e:	88fb      	ldrh	r3, [r7, #6]
 8001410:	2bef      	cmp	r3, #239	@ 0xef
 8001412:	d9f4      	bls.n	80013fe <neopixel_show+0x8e>
    }

    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*)pwm_buffer, BUFFER_SIZE);
 8001414:	23f0      	movs	r3, #240	@ 0xf0
 8001416:	4a0b      	ldr	r2, [pc, #44]	@ (8001444 <neopixel_show+0xd4>)
 8001418:	2100      	movs	r1, #0
 800141a:	480b      	ldr	r0, [pc, #44]	@ (8001448 <neopixel_show+0xd8>)
 800141c:	f003 f970 	bl	8004700 <HAL_TIM_PWM_Start_DMA>
    while (HAL_DMA_GetState(&hdma_tim1_ch1) != HAL_DMA_STATE_READY); // Wait for complete
 8001420:	bf00      	nop
 8001422:	480a      	ldr	r0, [pc, #40]	@ (800144c <neopixel_show+0xdc>)
 8001424:	f002 f976 	bl	8003714 <HAL_DMA_GetState>
 8001428:	4603      	mov	r3, r0
 800142a:	2b01      	cmp	r3, #1
 800142c:	d1f9      	bne.n	8001422 <neopixel_show+0xb2>
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 800142e:	2100      	movs	r1, #0
 8001430:	4805      	ldr	r0, [pc, #20]	@ (8001448 <neopixel_show+0xd8>)
 8001432:	f003 fb07 	bl	8004a44 <HAL_TIM_PWM_Stop_DMA>
}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	200006c8 	.word	0x200006c8
 8001444:	200004e8 	.word	0x200004e8
 8001448:	200003e8 	.word	0x200003e8
 800144c:	20000430 	.word	0x20000430

08001450 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001456:	4b18      	ldr	r3, [pc, #96]	@ (80014b8 <HAL_MspInit+0x68>)
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	4a17      	ldr	r2, [pc, #92]	@ (80014b8 <HAL_MspInit+0x68>)
 800145c:	f043 0301 	orr.w	r3, r3, #1
 8001460:	6193      	str	r3, [r2, #24]
 8001462:	4b15      	ldr	r3, [pc, #84]	@ (80014b8 <HAL_MspInit+0x68>)
 8001464:	699b      	ldr	r3, [r3, #24]
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800146e:	4b12      	ldr	r3, [pc, #72]	@ (80014b8 <HAL_MspInit+0x68>)
 8001470:	69db      	ldr	r3, [r3, #28]
 8001472:	4a11      	ldr	r2, [pc, #68]	@ (80014b8 <HAL_MspInit+0x68>)
 8001474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001478:	61d3      	str	r3, [r2, #28]
 800147a:	4b0f      	ldr	r3, [pc, #60]	@ (80014b8 <HAL_MspInit+0x68>)
 800147c:	69db      	ldr	r3, [r3, #28]
 800147e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001486:	2200      	movs	r2, #0
 8001488:	210f      	movs	r1, #15
 800148a:	f06f 0001 	mvn.w	r0, #1
 800148e:	f001 fea2 	bl	80031d6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001492:	4b0a      	ldr	r3, [pc, #40]	@ (80014bc <HAL_MspInit+0x6c>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	4a04      	ldr	r2, [pc, #16]	@ (80014bc <HAL_MspInit+0x6c>)
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ae:	bf00      	nop
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40010000 	.word	0x40010000

080014c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b088      	sub	sp, #32
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c8:	f107 0310 	add.w	r3, r7, #16
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	605a      	str	r2, [r3, #4]
 80014d2:	609a      	str	r2, [r3, #8]
 80014d4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a29      	ldr	r2, [pc, #164]	@ (8001580 <HAL_ADC_MspInit+0xc0>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d14a      	bne.n	8001576 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014e0:	4b28      	ldr	r3, [pc, #160]	@ (8001584 <HAL_ADC_MspInit+0xc4>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a27      	ldr	r2, [pc, #156]	@ (8001584 <HAL_ADC_MspInit+0xc4>)
 80014e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b25      	ldr	r3, [pc, #148]	@ (8001584 <HAL_ADC_MspInit+0xc4>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f8:	4b22      	ldr	r3, [pc, #136]	@ (8001584 <HAL_ADC_MspInit+0xc4>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	4a21      	ldr	r2, [pc, #132]	@ (8001584 <HAL_ADC_MspInit+0xc4>)
 80014fe:	f043 0304 	orr.w	r3, r3, #4
 8001502:	6193      	str	r3, [r2, #24]
 8001504:	4b1f      	ldr	r3, [pc, #124]	@ (8001584 <HAL_ADC_MspInit+0xc4>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f003 0304 	and.w	r3, r3, #4
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001510:	230f      	movs	r3, #15
 8001512:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001514:	2303      	movs	r3, #3
 8001516:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001518:	f107 0310 	add.w	r3, r7, #16
 800151c:	4619      	mov	r1, r3
 800151e:	481a      	ldr	r0, [pc, #104]	@ (8001588 <HAL_ADC_MspInit+0xc8>)
 8001520:	f002 f932 	bl	8003788 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001524:	4b19      	ldr	r3, [pc, #100]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 8001526:	4a1a      	ldr	r2, [pc, #104]	@ (8001590 <HAL_ADC_MspInit+0xd0>)
 8001528:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800152a:	4b18      	ldr	r3, [pc, #96]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 800152c:	2200      	movs	r2, #0
 800152e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001530:	4b16      	ldr	r3, [pc, #88]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001536:	4b15      	ldr	r3, [pc, #84]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 8001538:	2280      	movs	r2, #128	@ 0x80
 800153a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 800153e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001542:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001544:	4b11      	ldr	r3, [pc, #68]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 8001546:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800154a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800154c:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 800154e:	2220      	movs	r2, #32
 8001550:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001552:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 8001554:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001558:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800155a:	480c      	ldr	r0, [pc, #48]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 800155c:	f001 fe66 	bl	800322c <HAL_DMA_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8001566:	f7ff fe8f 	bl	8001288 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a07      	ldr	r2, [pc, #28]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 800156e:	621a      	str	r2, [r3, #32]
 8001570:	4a06      	ldr	r2, [pc, #24]	@ (800158c <HAL_ADC_MspInit+0xcc>)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001576:	bf00      	nop
 8001578:	3720      	adds	r7, #32
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40012400 	.word	0x40012400
 8001584:	40021000 	.word	0x40021000
 8001588:	40010800 	.word	0x40010800
 800158c:	2000037c 	.word	0x2000037c
 8001590:	40020008 	.word	0x40020008

08001594 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b088      	sub	sp, #32
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159c:	f107 0310 	add.w	r3, r7, #16
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a2c      	ldr	r2, [pc, #176]	@ (8001660 <HAL_CAN_MspInit+0xcc>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d151      	bne.n	8001658 <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001664 <HAL_CAN_MspInit+0xd0>)
 80015b6:	69db      	ldr	r3, [r3, #28]
 80015b8:	4a2a      	ldr	r2, [pc, #168]	@ (8001664 <HAL_CAN_MspInit+0xd0>)
 80015ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015be:	61d3      	str	r3, [r2, #28]
 80015c0:	4b28      	ldr	r3, [pc, #160]	@ (8001664 <HAL_CAN_MspInit+0xd0>)
 80015c2:	69db      	ldr	r3, [r3, #28]
 80015c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015cc:	4b25      	ldr	r3, [pc, #148]	@ (8001664 <HAL_CAN_MspInit+0xd0>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4a24      	ldr	r2, [pc, #144]	@ (8001664 <HAL_CAN_MspInit+0xd0>)
 80015d2:	f043 0304 	orr.w	r3, r3, #4
 80015d6:	6193      	str	r3, [r2, #24]
 80015d8:	4b22      	ldr	r3, [pc, #136]	@ (8001664 <HAL_CAN_MspInit+0xd0>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	f003 0304 	and.w	r3, r3, #4
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80015e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80015e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015ee:	2301      	movs	r3, #1
 80015f0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f2:	f107 0310 	add.w	r3, r7, #16
 80015f6:	4619      	mov	r1, r3
 80015f8:	481b      	ldr	r0, [pc, #108]	@ (8001668 <HAL_CAN_MspInit+0xd4>)
 80015fa:	f002 f8c5 	bl	8003788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80015fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001602:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001604:	2302      	movs	r3, #2
 8001606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001608:	2303      	movs	r3, #3
 800160a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160c:	f107 0310 	add.w	r3, r7, #16
 8001610:	4619      	mov	r1, r3
 8001612:	4815      	ldr	r0, [pc, #84]	@ (8001668 <HAL_CAN_MspInit+0xd4>)
 8001614:	f002 f8b8 	bl	8003788 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 5, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	2105      	movs	r1, #5
 800161c:	2013      	movs	r0, #19
 800161e:	f001 fdda 	bl	80031d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8001622:	2013      	movs	r0, #19
 8001624:	f001 fdf3 	bl	800320e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	2105      	movs	r1, #5
 800162c:	2014      	movs	r0, #20
 800162e:	f001 fdd2 	bl	80031d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001632:	2014      	movs	r0, #20
 8001634:	f001 fdeb 	bl	800320e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001638:	2200      	movs	r2, #0
 800163a:	2105      	movs	r1, #5
 800163c:	2015      	movs	r0, #21
 800163e:	f001 fdca 	bl	80031d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001642:	2015      	movs	r0, #21
 8001644:	f001 fde3 	bl	800320e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 8001648:	2200      	movs	r2, #0
 800164a:	2105      	movs	r1, #5
 800164c:	2016      	movs	r0, #22
 800164e:	f001 fdc2 	bl	80031d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001652:	2016      	movs	r0, #22
 8001654:	f001 fddb 	bl	800320e <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001658:	bf00      	nop
 800165a:	3720      	adds	r7, #32
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40006400 	.word	0x40006400
 8001664:	40021000 	.word	0x40021000
 8001668:	40010800 	.word	0x40010800

0800166c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a1d      	ldr	r2, [pc, #116]	@ (80016f0 <HAL_TIM_PWM_MspInit+0x84>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d134      	bne.n	80016e8 <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800167e:	4b1d      	ldr	r3, [pc, #116]	@ (80016f4 <HAL_TIM_PWM_MspInit+0x88>)
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	4a1c      	ldr	r2, [pc, #112]	@ (80016f4 <HAL_TIM_PWM_MspInit+0x88>)
 8001684:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001688:	6193      	str	r3, [r2, #24]
 800168a:	4b1a      	ldr	r3, [pc, #104]	@ (80016f4 <HAL_TIM_PWM_MspInit+0x88>)
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8001696:	4b18      	ldr	r3, [pc, #96]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 8001698:	4a18      	ldr	r2, [pc, #96]	@ (80016fc <HAL_TIM_PWM_MspInit+0x90>)
 800169a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800169c:	4b16      	ldr	r3, [pc, #88]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 800169e:	2210      	movs	r2, #16
 80016a0:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016a2:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80016a8:	4b13      	ldr	r3, [pc, #76]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 80016aa:	2280      	movs	r2, #128	@ 0x80
 80016ac:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016ae:	4b12      	ldr	r3, [pc, #72]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 80016b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016b4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016b6:	4b10      	ldr	r3, [pc, #64]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 80016b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016bc:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 80016be:	4b0e      	ldr	r3, [pc, #56]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80016c4:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 80016c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016ca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80016cc:	480a      	ldr	r0, [pc, #40]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 80016ce:	f001 fdad 	bl	800322c <HAL_DMA_Init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <HAL_TIM_PWM_MspInit+0x70>
    {
      Error_Handler();
 80016d8:	f7ff fdd6 	bl	8001288 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4a06      	ldr	r2, [pc, #24]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 80016e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80016e2:	4a05      	ldr	r2, [pc, #20]	@ (80016f8 <HAL_TIM_PWM_MspInit+0x8c>)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80016e8:	bf00      	nop
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40012c00 	.word	0x40012c00
 80016f4:	40021000 	.word	0x40021000
 80016f8:	20000430 	.word	0x20000430
 80016fc:	4002001c 	.word	0x4002001c

08001700 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a10      	ldr	r2, [pc, #64]	@ (800175c <HAL_TIM_MspPostInit+0x5c>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d118      	bne.n	8001752 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001720:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <HAL_TIM_MspPostInit+0x60>)
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	4a0e      	ldr	r2, [pc, #56]	@ (8001760 <HAL_TIM_MspPostInit+0x60>)
 8001726:	f043 0304 	orr.w	r3, r3, #4
 800172a:	6193      	str	r3, [r2, #24]
 800172c:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <HAL_TIM_MspPostInit+0x60>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	f003 0304 	and.w	r3, r3, #4
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001738:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800173c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001742:	2302      	movs	r3, #2
 8001744:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001746:	f107 0310 	add.w	r3, r7, #16
 800174a:	4619      	mov	r1, r3
 800174c:	4805      	ldr	r0, [pc, #20]	@ (8001764 <HAL_TIM_MspPostInit+0x64>)
 800174e:	f002 f81b 	bl	8003788 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001752:	bf00      	nop
 8001754:	3720      	adds	r7, #32
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40012c00 	.word	0x40012c00
 8001760:	40021000 	.word	0x40021000
 8001764:	40010800 	.word	0x40010800

08001768 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	f107 0310 	add.w	r3, r7, #16
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a20      	ldr	r2, [pc, #128]	@ (8001804 <HAL_UART_MspInit+0x9c>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d139      	bne.n	80017fc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001788:	4b1f      	ldr	r3, [pc, #124]	@ (8001808 <HAL_UART_MspInit+0xa0>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	4a1e      	ldr	r2, [pc, #120]	@ (8001808 <HAL_UART_MspInit+0xa0>)
 800178e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001792:	6193      	str	r3, [r2, #24]
 8001794:	4b1c      	ldr	r3, [pc, #112]	@ (8001808 <HAL_UART_MspInit+0xa0>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a0:	4b19      	ldr	r3, [pc, #100]	@ (8001808 <HAL_UART_MspInit+0xa0>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	4a18      	ldr	r2, [pc, #96]	@ (8001808 <HAL_UART_MspInit+0xa0>)
 80017a6:	f043 0304 	orr.w	r3, r3, #4
 80017aa:	6193      	str	r3, [r2, #24]
 80017ac:	4b16      	ldr	r3, [pc, #88]	@ (8001808 <HAL_UART_MspInit+0xa0>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	f003 0304 	and.w	r3, r3, #4
 80017b4:	60bb      	str	r3, [r7, #8]
 80017b6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017be:	2302      	movs	r3, #2
 80017c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c2:	2303      	movs	r3, #3
 80017c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c6:	f107 0310 	add.w	r3, r7, #16
 80017ca:	4619      	mov	r1, r3
 80017cc:	480f      	ldr	r0, [pc, #60]	@ (800180c <HAL_UART_MspInit+0xa4>)
 80017ce:	f001 ffdb 	bl	8003788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017dc:	2300      	movs	r3, #0
 80017de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e0:	f107 0310 	add.w	r3, r7, #16
 80017e4:	4619      	mov	r1, r3
 80017e6:	4809      	ldr	r0, [pc, #36]	@ (800180c <HAL_UART_MspInit+0xa4>)
 80017e8:	f001 ffce 	bl	8003788 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80017ec:	2200      	movs	r2, #0
 80017ee:	2105      	movs	r1, #5
 80017f0:	2025      	movs	r0, #37	@ 0x25
 80017f2:	f001 fcf0 	bl	80031d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017f6:	2025      	movs	r0, #37	@ 0x25
 80017f8:	f001 fd09 	bl	800320e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80017fc:	bf00      	nop
 80017fe:	3720      	adds	r7, #32
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40013800 	.word	0x40013800
 8001808:	40021000 	.word	0x40021000
 800180c:	40010800 	.word	0x40010800

08001810 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08e      	sub	sp, #56	@ 0x38
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001818:	2300      	movs	r3, #0
 800181a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800181c:	2300      	movs	r3, #0
 800181e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001820:	2300      	movs	r3, #0
 8001822:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001826:	4b34      	ldr	r3, [pc, #208]	@ (80018f8 <HAL_InitTick+0xe8>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	4a33      	ldr	r2, [pc, #204]	@ (80018f8 <HAL_InitTick+0xe8>)
 800182c:	f043 0304 	orr.w	r3, r3, #4
 8001830:	61d3      	str	r3, [r2, #28]
 8001832:	4b31      	ldr	r3, [pc, #196]	@ (80018f8 <HAL_InitTick+0xe8>)
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	f003 0304 	and.w	r3, r3, #4
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800183e:	f107 0210 	add.w	r2, r7, #16
 8001842:	f107 0314 	add.w	r3, r7, #20
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f002 fd5b 	bl	8004304 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800184e:	6a3b      	ldr	r3, [r7, #32]
 8001850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001854:	2b00      	cmp	r3, #0
 8001856:	d103      	bne.n	8001860 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001858:	f002 fd2c 	bl	80042b4 <HAL_RCC_GetPCLK1Freq>
 800185c:	6378      	str	r0, [r7, #52]	@ 0x34
 800185e:	e004      	b.n	800186a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001860:	f002 fd28 	bl	80042b4 <HAL_RCC_GetPCLK1Freq>
 8001864:	4603      	mov	r3, r0
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800186a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800186c:	4a23      	ldr	r2, [pc, #140]	@ (80018fc <HAL_InitTick+0xec>)
 800186e:	fba2 2303 	umull	r2, r3, r2, r3
 8001872:	0c9b      	lsrs	r3, r3, #18
 8001874:	3b01      	subs	r3, #1
 8001876:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001878:	4b21      	ldr	r3, [pc, #132]	@ (8001900 <HAL_InitTick+0xf0>)
 800187a:	4a22      	ldr	r2, [pc, #136]	@ (8001904 <HAL_InitTick+0xf4>)
 800187c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800187e:	4b20      	ldr	r3, [pc, #128]	@ (8001900 <HAL_InitTick+0xf0>)
 8001880:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001884:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001886:	4a1e      	ldr	r2, [pc, #120]	@ (8001900 <HAL_InitTick+0xf0>)
 8001888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800188a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800188c:	4b1c      	ldr	r3, [pc, #112]	@ (8001900 <HAL_InitTick+0xf0>)
 800188e:	2200      	movs	r2, #0
 8001890:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001892:	4b1b      	ldr	r3, [pc, #108]	@ (8001900 <HAL_InitTick+0xf0>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001898:	4b19      	ldr	r3, [pc, #100]	@ (8001900 <HAL_InitTick+0xf0>)
 800189a:	2200      	movs	r2, #0
 800189c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 800189e:	4818      	ldr	r0, [pc, #96]	@ (8001900 <HAL_InitTick+0xf0>)
 80018a0:	f002 fe34 	bl	800450c <HAL_TIM_Base_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80018aa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d11b      	bne.n	80018ea <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80018b2:	4813      	ldr	r0, [pc, #76]	@ (8001900 <HAL_InitTick+0xf0>)
 80018b4:	f002 fe82 	bl	80045bc <HAL_TIM_Base_Start_IT>
 80018b8:	4603      	mov	r3, r0
 80018ba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80018be:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d111      	bne.n	80018ea <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80018c6:	201e      	movs	r0, #30
 80018c8:	f001 fca1 	bl	800320e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b0f      	cmp	r3, #15
 80018d0:	d808      	bhi.n	80018e4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80018d2:	2200      	movs	r2, #0
 80018d4:	6879      	ldr	r1, [r7, #4]
 80018d6:	201e      	movs	r0, #30
 80018d8:	f001 fc7d 	bl	80031d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001908 <HAL_InitTick+0xf8>)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	e002      	b.n	80018ea <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80018ea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3738      	adds	r7, #56	@ 0x38
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40021000 	.word	0x40021000
 80018fc:	431bde83 	.word	0x431bde83
 8001900:	200006e0 	.word	0x200006e0
 8001904:	40000800 	.word	0x40000800
 8001908:	20000004 	.word	0x20000004

0800190c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <NMI_Handler+0x4>

08001914 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <HardFault_Handler+0x4>

0800191c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <MemManage_Handler+0x4>

08001924 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <BusFault_Handler+0x4>

0800192c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <UsageFault_Handler+0x4>

08001934 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	bc80      	pop	{r7}
 800193e:	4770      	bx	lr

08001940 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001944:	2008      	movs	r0, #8
 8001946:	f002 f8d3 	bl	8003af0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
	...

08001950 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001954:	4802      	ldr	r0, [pc, #8]	@ (8001960 <DMA1_Channel1_IRQHandler+0x10>)
 8001956:	f001 fdd7 	bl	8003508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	2000037c 	.word	0x2000037c

08001964 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001968:	4802      	ldr	r0, [pc, #8]	@ (8001974 <DMA1_Channel2_IRQHandler+0x10>)
 800196a:	f001 fdcd 	bl	8003508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000430 	.word	0x20000430

08001978 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800197c:	4802      	ldr	r0, [pc, #8]	@ (8001988 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 800197e:	f001 f947 	bl	8002c10 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	200003c0 	.word	0x200003c0

0800198c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001990:	4802      	ldr	r0, [pc, #8]	@ (800199c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001992:	f001 f93d 	bl	8002c10 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	200003c0 	.word	0x200003c0

080019a0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80019a4:	4802      	ldr	r0, [pc, #8]	@ (80019b0 <CAN1_RX1_IRQHandler+0x10>)
 80019a6:	f001 f933 	bl	8002c10 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200003c0 	.word	0x200003c0

080019b4 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80019b8:	4802      	ldr	r0, [pc, #8]	@ (80019c4 <CAN1_SCE_IRQHandler+0x10>)
 80019ba:	f001 f929 	bl	8002c10 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	200003c0 	.word	0x200003c0

080019c8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80019cc:	2020      	movs	r0, #32
 80019ce:	f002 f88f 	bl	8003af0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80019d2:	2080      	movs	r0, #128	@ 0x80
 80019d4:	f002 f88c 	bl	8003af0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}

080019dc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80019e0:	4802      	ldr	r0, [pc, #8]	@ (80019ec <TIM4_IRQHandler+0x10>)
 80019e2:	f003 f8f5 	bl	8004bd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200006e0 	.word	0x200006e0

080019f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019f4:	4802      	ldr	r0, [pc, #8]	@ (8001a00 <USART1_IRQHandler+0x10>)
 80019f6:	f003 ff5b 	bl	80058b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000474 	.word	0x20000474

08001a04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a0c:	4a14      	ldr	r2, [pc, #80]	@ (8001a60 <_sbrk+0x5c>)
 8001a0e:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <_sbrk+0x60>)
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a18:	4b13      	ldr	r3, [pc, #76]	@ (8001a68 <_sbrk+0x64>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a20:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <_sbrk+0x64>)
 8001a22:	4a12      	ldr	r2, [pc, #72]	@ (8001a6c <_sbrk+0x68>)
 8001a24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a26:	4b10      	ldr	r3, [pc, #64]	@ (8001a68 <_sbrk+0x64>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d207      	bcs.n	8001a44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a34:	f005 fff8 	bl	8007a28 <__errno>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	e009      	b.n	8001a58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a44:	4b08      	ldr	r3, [pc, #32]	@ (8001a68 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a4a:	4b07      	ldr	r3, [pc, #28]	@ (8001a68 <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	4a05      	ldr	r2, [pc, #20]	@ (8001a68 <_sbrk+0x64>)
 8001a54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a56:	68fb      	ldr	r3, [r7, #12]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20005000 	.word	0x20005000
 8001a64:	00000400 	.word	0x00000400
 8001a68:	20000728 	.word	0x20000728
 8001a6c:	200015d0 	.word	0x200015d0

08001a70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a7c:	f7ff fff8 	bl	8001a70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a80:	480b      	ldr	r0, [pc, #44]	@ (8001ab0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a82:	490c      	ldr	r1, [pc, #48]	@ (8001ab4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a84:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a88:	e002      	b.n	8001a90 <LoopCopyDataInit>

08001a8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a8e:	3304      	adds	r3, #4

08001a90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a94:	d3f9      	bcc.n	8001a8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a96:	4a09      	ldr	r2, [pc, #36]	@ (8001abc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a98:	4c09      	ldr	r4, [pc, #36]	@ (8001ac0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a9c:	e001      	b.n	8001aa2 <LoopFillZerobss>

08001a9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aa0:	3204      	adds	r2, #4

08001aa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa4:	d3fb      	bcc.n	8001a9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aa6:	f005 ffc5 	bl	8007a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001aaa:	f7fe fc7f 	bl	80003ac <main>
  bx lr
 8001aae:	4770      	bx	lr
  ldr r0, =_sdata
 8001ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001ab8:	08008338 	.word	0x08008338
  ldr r2, =_sbss
 8001abc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001ac0:	200015cc 	.word	0x200015cc

08001ac4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ac4:	e7fe      	b.n	8001ac4 <ADC1_2_IRQHandler>
	...

08001ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001acc:	4b08      	ldr	r3, [pc, #32]	@ (8001af0 <HAL_Init+0x28>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a07      	ldr	r2, [pc, #28]	@ (8001af0 <HAL_Init+0x28>)
 8001ad2:	f043 0310 	orr.w	r3, r3, #16
 8001ad6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad8:	2003      	movs	r0, #3
 8001ada:	f001 fb71 	bl	80031c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ade:	200f      	movs	r0, #15
 8001ae0:	f7ff fe96 	bl	8001810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ae4:	f7ff fcb4 	bl	8001450 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40022000 	.word	0x40022000

08001af4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001af8:	4b05      	ldr	r3, [pc, #20]	@ (8001b10 <HAL_IncTick+0x1c>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	461a      	mov	r2, r3
 8001afe:	4b05      	ldr	r3, [pc, #20]	@ (8001b14 <HAL_IncTick+0x20>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4413      	add	r3, r2
 8001b04:	4a03      	ldr	r2, [pc, #12]	@ (8001b14 <HAL_IncTick+0x20>)
 8001b06:	6013      	str	r3, [r2, #0]
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr
 8001b10:	20000008 	.word	0x20000008
 8001b14:	2000072c 	.word	0x2000072c

08001b18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b1c:	4b02      	ldr	r3, [pc, #8]	@ (8001b28 <HAL_GetTick+0x10>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr
 8001b28:	2000072c 	.word	0x2000072c

08001b2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b34:	f7ff fff0 	bl	8001b18 <HAL_GetTick>
 8001b38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b44:	d005      	beq.n	8001b52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b46:	4b0a      	ldr	r3, [pc, #40]	@ (8001b70 <HAL_Delay+0x44>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4413      	add	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b52:	bf00      	nop
 8001b54:	f7ff ffe0 	bl	8001b18 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d8f7      	bhi.n	8001b54 <HAL_Delay+0x28>
  {
  }
}
 8001b64:	bf00      	nop
 8001b66:	bf00      	nop
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20000008 	.word	0x20000008

08001b74 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001b80:	2300      	movs	r3, #0
 8001b82:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d101      	bne.n	8001b96 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e0be      	b.n	8001d14 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d109      	bne.n	8001bb8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7ff fc84 	bl	80014c0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f000 faf5 	bl	80021a8 <ADC_ConversionStop_Disable>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc6:	f003 0310 	and.w	r3, r3, #16
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f040 8099 	bne.w	8001d02 <HAL_ADC_Init+0x18e>
 8001bd0:	7dfb      	ldrb	r3, [r7, #23]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	f040 8095 	bne.w	8001d02 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bdc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001be0:	f023 0302 	bic.w	r3, r3, #2
 8001be4:	f043 0202 	orr.w	r2, r3, #2
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001bf4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	7b1b      	ldrb	r3, [r3, #12]
 8001bfa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001bfc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c0c:	d003      	beq.n	8001c16 <HAL_ADC_Init+0xa2>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d102      	bne.n	8001c1c <HAL_ADC_Init+0xa8>
 8001c16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c1a:	e000      	b.n	8001c1e <HAL_ADC_Init+0xaa>
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	7d1b      	ldrb	r3, [r3, #20]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d119      	bne.n	8001c60 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	7b1b      	ldrb	r3, [r3, #12]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d109      	bne.n	8001c48 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	035a      	lsls	r2, r3, #13
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	e00b      	b.n	8001c60 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c4c:	f043 0220 	orr.w	r2, r3, #32
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c58:	f043 0201 	orr.w	r2, r3, #1
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	430a      	orrs	r2, r1
 8001c72:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	689a      	ldr	r2, [r3, #8]
 8001c7a:	4b28      	ldr	r3, [pc, #160]	@ (8001d1c <HAL_ADC_Init+0x1a8>)
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	6812      	ldr	r2, [r2, #0]
 8001c82:	68b9      	ldr	r1, [r7, #8]
 8001c84:	430b      	orrs	r3, r1
 8001c86:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c90:	d003      	beq.n	8001c9a <HAL_ADC_Init+0x126>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d104      	bne.n	8001ca4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	051b      	lsls	r3, r3, #20
 8001ca2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001caa:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	689a      	ldr	r2, [r3, #8]
 8001cbe:	4b18      	ldr	r3, [pc, #96]	@ (8001d20 <HAL_ADC_Init+0x1ac>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	68ba      	ldr	r2, [r7, #8]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d10b      	bne.n	8001ce0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cd2:	f023 0303 	bic.w	r3, r3, #3
 8001cd6:	f043 0201 	orr.w	r2, r3, #1
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001cde:	e018      	b.n	8001d12 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce4:	f023 0312 	bic.w	r3, r3, #18
 8001ce8:	f043 0210 	orr.w	r2, r3, #16
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf4:	f043 0201 	orr.w	r2, r3, #1
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d00:	e007      	b.n	8001d12 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d06:	f043 0210 	orr.w	r2, r3, #16
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d12:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3718      	adds	r7, #24
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	ffe1f7fd 	.word	0xffe1f7fd
 8001d20:	ff1f0efe 	.word	0xff1f0efe

08001d24 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d30:	2300      	movs	r3, #0
 8001d32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a64      	ldr	r2, [pc, #400]	@ (8001ecc <HAL_ADC_Start_DMA+0x1a8>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d004      	beq.n	8001d48 <HAL_ADC_Start_DMA+0x24>
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a63      	ldr	r2, [pc, #396]	@ (8001ed0 <HAL_ADC_Start_DMA+0x1ac>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d106      	bne.n	8001d56 <HAL_ADC_Start_DMA+0x32>
 8001d48:	4b60      	ldr	r3, [pc, #384]	@ (8001ecc <HAL_ADC_Start_DMA+0x1a8>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f040 80b3 	bne.w	8001ebc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d101      	bne.n	8001d64 <HAL_ADC_Start_DMA+0x40>
 8001d60:	2302      	movs	r3, #2
 8001d62:	e0ae      	b.n	8001ec2 <HAL_ADC_Start_DMA+0x19e>
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001d6c:	68f8      	ldr	r0, [r7, #12]
 8001d6e:	f000 f9c1 	bl	80020f4 <ADC_Enable>
 8001d72:	4603      	mov	r3, r0
 8001d74:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001d76:	7dfb      	ldrb	r3, [r7, #23]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f040 809a 	bne.w	8001eb2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d82:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001d86:	f023 0301 	bic.w	r3, r3, #1
 8001d8a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a4e      	ldr	r2, [pc, #312]	@ (8001ed0 <HAL_ADC_Start_DMA+0x1ac>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d105      	bne.n	8001da8 <HAL_ADC_Start_DMA+0x84>
 8001d9c:	4b4b      	ldr	r3, [pc, #300]	@ (8001ecc <HAL_ADC_Start_DMA+0x1a8>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d115      	bne.n	8001dd4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d026      	beq.n	8001e10 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001dca:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001dd2:	e01d      	b.n	8001e10 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a39      	ldr	r2, [pc, #228]	@ (8001ecc <HAL_ADC_Start_DMA+0x1a8>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d004      	beq.n	8001df4 <HAL_ADC_Start_DMA+0xd0>
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a38      	ldr	r2, [pc, #224]	@ (8001ed0 <HAL_ADC_Start_DMA+0x1ac>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d10d      	bne.n	8001e10 <HAL_ADC_Start_DMA+0xec>
 8001df4:	4b35      	ldr	r3, [pc, #212]	@ (8001ecc <HAL_ADC_Start_DMA+0x1a8>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d007      	beq.n	8001e10 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e04:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e08:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d006      	beq.n	8001e2a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e20:	f023 0206 	bic.w	r2, r3, #6
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001e28:	e002      	b.n	8001e30 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	4a25      	ldr	r2, [pc, #148]	@ (8001ed4 <HAL_ADC_Start_DMA+0x1b0>)
 8001e3e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	4a24      	ldr	r2, [pc, #144]	@ (8001ed8 <HAL_ADC_Start_DMA+0x1b4>)
 8001e46:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	4a23      	ldr	r2, [pc, #140]	@ (8001edc <HAL_ADC_Start_DMA+0x1b8>)
 8001e4e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f06f 0202 	mvn.w	r2, #2
 8001e58:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689a      	ldr	r2, [r3, #8]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e68:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	6a18      	ldr	r0, [r3, #32]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	334c      	adds	r3, #76	@ 0x4c
 8001e74:	4619      	mov	r1, r3
 8001e76:	68ba      	ldr	r2, [r7, #8]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f001 fa31 	bl	80032e0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e88:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e8c:	d108      	bne.n	8001ea0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001e9c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001e9e:	e00f      	b.n	8001ec0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001eae:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001eb0:	e006      	b.n	8001ec0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001eba:	e001      	b.n	8001ec0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ec0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3718      	adds	r7, #24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	40012400 	.word	0x40012400
 8001ed0:	40012800 	.word	0x40012800
 8001ed4:	0800222b 	.word	0x0800222b
 8001ed8:	080022a7 	.word	0x080022a7
 8001edc:	080022c3 	.word	0x080022c3

08001ee0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr

08001ef2 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bc80      	pop	{r7}
 8001f02:	4770      	bx	lr

08001f04 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d101      	bne.n	8001f24 <HAL_ADC_ConfigChannel+0x20>
 8001f20:	2302      	movs	r3, #2
 8001f22:	e0dc      	b.n	80020de <HAL_ADC_ConfigChannel+0x1da>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b06      	cmp	r3, #6
 8001f32:	d81c      	bhi.n	8001f6e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685a      	ldr	r2, [r3, #4]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4413      	add	r3, r2
 8001f44:	3b05      	subs	r3, #5
 8001f46:	221f      	movs	r2, #31
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	4019      	ands	r1, r3
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	6818      	ldr	r0, [r3, #0]
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	3b05      	subs	r3, #5
 8001f60:	fa00 f203 	lsl.w	r2, r0, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f6c:	e03c      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b0c      	cmp	r3, #12
 8001f74:	d81c      	bhi.n	8001fb0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685a      	ldr	r2, [r3, #4]
 8001f80:	4613      	mov	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4413      	add	r3, r2
 8001f86:	3b23      	subs	r3, #35	@ 0x23
 8001f88:	221f      	movs	r2, #31
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	4019      	ands	r1, r3
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	6818      	ldr	r0, [r3, #0]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	3b23      	subs	r3, #35	@ 0x23
 8001fa2:	fa00 f203 	lsl.w	r2, r0, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fae:	e01b      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	3b41      	subs	r3, #65	@ 0x41
 8001fc2:	221f      	movs	r2, #31
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	4019      	ands	r1, r3
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	6818      	ldr	r0, [r3, #0]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	3b41      	subs	r3, #65	@ 0x41
 8001fdc:	fa00 f203 	lsl.w	r2, r0, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2b09      	cmp	r3, #9
 8001fee:	d91c      	bls.n	800202a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	68d9      	ldr	r1, [r3, #12]
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4413      	add	r3, r2
 8002000:	3b1e      	subs	r3, #30
 8002002:	2207      	movs	r2, #7
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	43db      	mvns	r3, r3
 800200a:	4019      	ands	r1, r3
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	6898      	ldr	r0, [r3, #8]
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	4613      	mov	r3, r2
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	4413      	add	r3, r2
 800201a:	3b1e      	subs	r3, #30
 800201c:	fa00 f203 	lsl.w	r2, r0, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	430a      	orrs	r2, r1
 8002026:	60da      	str	r2, [r3, #12]
 8002028:	e019      	b.n	800205e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6919      	ldr	r1, [r3, #16]
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	4613      	mov	r3, r2
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	4413      	add	r3, r2
 800203a:	2207      	movs	r2, #7
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	43db      	mvns	r3, r3
 8002042:	4019      	ands	r1, r3
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	6898      	ldr	r0, [r3, #8]
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	4613      	mov	r3, r2
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4413      	add	r3, r2
 8002052:	fa00 f203 	lsl.w	r2, r0, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	430a      	orrs	r2, r1
 800205c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2b10      	cmp	r3, #16
 8002064:	d003      	beq.n	800206e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800206a:	2b11      	cmp	r3, #17
 800206c:	d132      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a1d      	ldr	r2, [pc, #116]	@ (80020e8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d125      	bne.n	80020c4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d126      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002094:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2b10      	cmp	r3, #16
 800209c:	d11a      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800209e:	4b13      	ldr	r3, [pc, #76]	@ (80020ec <HAL_ADC_ConfigChannel+0x1e8>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a13      	ldr	r2, [pc, #76]	@ (80020f0 <HAL_ADC_ConfigChannel+0x1ec>)
 80020a4:	fba2 2303 	umull	r2, r3, r2, r3
 80020a8:	0c9a      	lsrs	r2, r3, #18
 80020aa:	4613      	mov	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	4413      	add	r3, r2
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020b4:	e002      	b.n	80020bc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	3b01      	subs	r3, #1
 80020ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1f9      	bne.n	80020b6 <HAL_ADC_ConfigChannel+0x1b2>
 80020c2:	e007      	b.n	80020d4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020c8:	f043 0220 	orr.w	r2, r3, #32
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3714      	adds	r7, #20
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr
 80020e8:	40012400 	.word	0x40012400
 80020ec:	20000000 	.word	0x20000000
 80020f0:	431bde83 	.word	0x431bde83

080020f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020fc:	2300      	movs	r3, #0
 80020fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002100:	2300      	movs	r3, #0
 8002102:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	2b01      	cmp	r3, #1
 8002110:	d040      	beq.n	8002194 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f042 0201 	orr.w	r2, r2, #1
 8002120:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002122:	4b1f      	ldr	r3, [pc, #124]	@ (80021a0 <ADC_Enable+0xac>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a1f      	ldr	r2, [pc, #124]	@ (80021a4 <ADC_Enable+0xb0>)
 8002128:	fba2 2303 	umull	r2, r3, r2, r3
 800212c:	0c9b      	lsrs	r3, r3, #18
 800212e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002130:	e002      	b.n	8002138 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	3b01      	subs	r3, #1
 8002136:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1f9      	bne.n	8002132 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800213e:	f7ff fceb 	bl	8001b18 <HAL_GetTick>
 8002142:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002144:	e01f      	b.n	8002186 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002146:	f7ff fce7 	bl	8001b18 <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	2b02      	cmp	r3, #2
 8002152:	d918      	bls.n	8002186 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b01      	cmp	r3, #1
 8002160:	d011      	beq.n	8002186 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002166:	f043 0210 	orr.w	r2, r3, #16
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002172:	f043 0201 	orr.w	r2, r3, #1
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e007      	b.n	8002196 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f003 0301 	and.w	r3, r3, #1
 8002190:	2b01      	cmp	r3, #1
 8002192:	d1d8      	bne.n	8002146 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	20000000 	.word	0x20000000
 80021a4:	431bde83 	.word	0x431bde83

080021a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021b0:	2300      	movs	r3, #0
 80021b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d12e      	bne.n	8002220 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f022 0201 	bic.w	r2, r2, #1
 80021d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021d2:	f7ff fca1 	bl	8001b18 <HAL_GetTick>
 80021d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80021d8:	e01b      	b.n	8002212 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021da:	f7ff fc9d 	bl	8001b18 <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d914      	bls.n	8002212 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d10d      	bne.n	8002212 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fa:	f043 0210 	orr.w	r2, r3, #16
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002206:	f043 0201 	orr.w	r2, r3, #1
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e007      	b.n	8002222 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	2b01      	cmp	r3, #1
 800221e:	d0dc      	beq.n	80021da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b084      	sub	sp, #16
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002236:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002240:	2b00      	cmp	r3, #0
 8002242:	d127      	bne.n	8002294 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002248:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800225a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800225e:	d115      	bne.n	800228c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002264:	2b00      	cmp	r3, #0
 8002266:	d111      	bne.n	800228c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002278:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d105      	bne.n	800228c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002284:	f043 0201 	orr.w	r2, r3, #1
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800228c:	68f8      	ldr	r0, [r7, #12]
 800228e:	f7fe fe0b 	bl	8000ea8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002292:	e004      	b.n	800229e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	4798      	blx	r3
}
 800229e:	bf00      	nop
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b084      	sub	sp, #16
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f7ff fe13 	bl	8001ee0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022ba:	bf00      	nop
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b084      	sub	sp, #16
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ce:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e0:	f043 0204 	orr.w	r2, r3, #4
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80022e8:	68f8      	ldr	r0, [r7, #12]
 80022ea:	f7ff fe02 	bl	8001ef2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022ee:	bf00      	nop
 80022f0:	3710      	adds	r7, #16
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b084      	sub	sp, #16
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d101      	bne.n	8002308 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e0ed      	b.n	80024e4 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800230e:	b2db      	uxtb	r3, r3
 8002310:	2b00      	cmp	r3, #0
 8002312:	d102      	bne.n	800231a <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f7ff f93d 	bl	8001594 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f042 0201 	orr.w	r2, r2, #1
 8002328:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800232a:	f7ff fbf5 	bl	8001b18 <HAL_GetTick>
 800232e:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002330:	e012      	b.n	8002358 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002332:	f7ff fbf1 	bl	8001b18 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b0a      	cmp	r3, #10
 800233e:	d90b      	bls.n	8002358 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002344:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2205      	movs	r2, #5
 8002350:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e0c5      	b.n	80024e4 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b00      	cmp	r3, #0
 8002364:	d0e5      	beq.n	8002332 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0202 	bic.w	r2, r2, #2
 8002374:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002376:	f7ff fbcf 	bl	8001b18 <HAL_GetTick>
 800237a:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800237c:	e012      	b.n	80023a4 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800237e:	f7ff fbcb 	bl	8001b18 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b0a      	cmp	r3, #10
 800238a:	d90b      	bls.n	80023a4 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002390:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2205      	movs	r2, #5
 800239c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e09f      	b.n	80024e4 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1e5      	bne.n	800237e <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	7e1b      	ldrb	r3, [r3, #24]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d108      	bne.n	80023cc <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	e007      	b.n	80023dc <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023da:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	7e5b      	ldrb	r3, [r3, #25]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d108      	bne.n	80023f6 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	e007      	b.n	8002406 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002404:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	7e9b      	ldrb	r3, [r3, #26]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d108      	bne.n	8002420 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f042 0220 	orr.w	r2, r2, #32
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	e007      	b.n	8002430 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0220 	bic.w	r2, r2, #32
 800242e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	7edb      	ldrb	r3, [r3, #27]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d108      	bne.n	800244a <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f022 0210 	bic.w	r2, r2, #16
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	e007      	b.n	800245a <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f042 0210 	orr.w	r2, r2, #16
 8002458:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	7f1b      	ldrb	r3, [r3, #28]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d108      	bne.n	8002474 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f042 0208 	orr.w	r2, r2, #8
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	e007      	b.n	8002484 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f022 0208 	bic.w	r2, r2, #8
 8002482:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	7f5b      	ldrb	r3, [r3, #29]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d108      	bne.n	800249e <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 0204 	orr.w	r2, r2, #4
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	e007      	b.n	80024ae <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 0204 	bic.w	r2, r2, #4
 80024ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689a      	ldr	r2, [r3, #8]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	691b      	ldr	r3, [r3, #16]
 80024bc:	431a      	orrs	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	ea42 0103 	orr.w	r1, r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	1e5a      	subs	r2, r3, #1
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3710      	adds	r7, #16
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b087      	sub	sp, #28
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002502:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002504:	7cfb      	ldrb	r3, [r7, #19]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d003      	beq.n	8002512 <HAL_CAN_ConfigFilter+0x26>
 800250a:	7cfb      	ldrb	r3, [r7, #19]
 800250c:	2b02      	cmp	r3, #2
 800250e:	f040 80aa 	bne.w	8002666 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002518:	f043 0201 	orr.w	r2, r3, #1
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	f003 031f 	and.w	r3, r3, #31
 800252a:	2201      	movs	r2, #1
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	43db      	mvns	r3, r3
 800253c:	401a      	ands	r2, r3
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	69db      	ldr	r3, [r3, #28]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d123      	bne.n	8002594 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	43db      	mvns	r3, r3
 8002556:	401a      	ands	r2, r3
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800256e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	3248      	adds	r2, #72	@ 0x48
 8002574:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002588:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800258a:	6979      	ldr	r1, [r7, #20]
 800258c:	3348      	adds	r3, #72	@ 0x48
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	440b      	add	r3, r1
 8002592:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	69db      	ldr	r3, [r3, #28]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d122      	bne.n	80025e2 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	431a      	orrs	r2, r3
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80025bc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	3248      	adds	r2, #72	@ 0x48
 80025c2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025d6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025d8:	6979      	ldr	r1, [r7, #20]
 80025da:	3348      	adds	r3, #72	@ 0x48
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	440b      	add	r3, r1
 80025e0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d109      	bne.n	80025fe <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	43db      	mvns	r3, r3
 80025f4:	401a      	ands	r2, r3
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80025fc:	e007      	b.n	800260e <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	431a      	orrs	r2, r3
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d109      	bne.n	800262a <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	43db      	mvns	r3, r3
 8002620:	401a      	ands	r2, r3
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002628:	e007      	b.n	800263a <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	431a      	orrs	r2, r3
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	6a1b      	ldr	r3, [r3, #32]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d107      	bne.n	8002652 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	431a      	orrs	r2, r3
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002658:	f023 0201 	bic.w	r2, r3, #1
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002662:	2300      	movs	r3, #0
 8002664:	e006      	b.n	8002674 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
  }
}
 8002674:	4618      	mov	r0, r3
 8002676:	371c      	adds	r7, #28
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b084      	sub	sp, #16
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 3020 	ldrb.w	r3, [r3, #32]
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b01      	cmp	r3, #1
 8002690:	d12e      	bne.n	80026f0 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2202      	movs	r2, #2
 8002696:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0201 	bic.w	r2, r2, #1
 80026a8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80026aa:	f7ff fa35 	bl	8001b18 <HAL_GetTick>
 80026ae:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80026b0:	e012      	b.n	80026d8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80026b2:	f7ff fa31 	bl	8001b18 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b0a      	cmp	r3, #10
 80026be:	d90b      	bls.n	80026d8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2205      	movs	r2, #5
 80026d0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e012      	b.n	80026fe <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1e5      	bne.n	80026b2 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80026ec:	2300      	movs	r3, #0
 80026ee:	e006      	b.n	80026fe <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
  }
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b084      	sub	sp, #16
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d133      	bne.n	8002782 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f042 0201 	orr.w	r2, r2, #1
 8002728:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800272a:	f7ff f9f5 	bl	8001b18 <HAL_GetTick>
 800272e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002730:	e012      	b.n	8002758 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002732:	f7ff f9f1 	bl	8001b18 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b0a      	cmp	r3, #10
 800273e:	d90b      	bls.n	8002758 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002744:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2205      	movs	r2, #5
 8002750:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e01b      	b.n	8002790 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0e5      	beq.n	8002732 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 0202 	bic.w	r2, r2, #2
 8002774:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2201      	movs	r2, #1
 800277a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800277e:	2300      	movs	r3, #0
 8002780:	e006      	b.n	8002790 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002786:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
  }
}
 8002790:	4618      	mov	r0, r3
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002798:	b480      	push	{r7}
 800279a:	b089      	sub	sp, #36	@ 0x24
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
 80027a4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ac:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80027b6:	7ffb      	ldrb	r3, [r7, #31]
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d003      	beq.n	80027c4 <HAL_CAN_AddTxMessage+0x2c>
 80027bc:	7ffb      	ldrb	r3, [r7, #31]
 80027be:	2b02      	cmp	r3, #2
 80027c0:	f040 80ad 	bne.w	800291e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10a      	bne.n	80027e4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d105      	bne.n	80027e4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f000 8095 	beq.w	800290e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	0e1b      	lsrs	r3, r3, #24
 80027e8:	f003 0303 	and.w	r3, r3, #3
 80027ec:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80027ee:	2201      	movs	r2, #1
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	409a      	lsls	r2, r3
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d10d      	bne.n	800281c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800280a:	68f9      	ldr	r1, [r7, #12]
 800280c:	6809      	ldr	r1, [r1, #0]
 800280e:	431a      	orrs	r2, r3
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	3318      	adds	r3, #24
 8002814:	011b      	lsls	r3, r3, #4
 8002816:	440b      	add	r3, r1
 8002818:	601a      	str	r2, [r3, #0]
 800281a:	e00f      	b.n	800283c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002826:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800282c:	68f9      	ldr	r1, [r7, #12]
 800282e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002830:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	3318      	adds	r3, #24
 8002836:	011b      	lsls	r3, r3, #4
 8002838:	440b      	add	r3, r1
 800283a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6819      	ldr	r1, [r3, #0]
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	691a      	ldr	r2, [r3, #16]
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	3318      	adds	r3, #24
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	440b      	add	r3, r1
 800284c:	3304      	adds	r3, #4
 800284e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	7d1b      	ldrb	r3, [r3, #20]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d111      	bne.n	800287c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	3318      	adds	r3, #24
 8002860:	011b      	lsls	r3, r3, #4
 8002862:	4413      	add	r3, r2
 8002864:	3304      	adds	r3, #4
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	6811      	ldr	r1, [r2, #0]
 800286c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	3318      	adds	r3, #24
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	440b      	add	r3, r1
 8002878:	3304      	adds	r3, #4
 800287a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3307      	adds	r3, #7
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	061a      	lsls	r2, r3, #24
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3306      	adds	r3, #6
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	041b      	lsls	r3, r3, #16
 800288c:	431a      	orrs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	3305      	adds	r3, #5
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	021b      	lsls	r3, r3, #8
 8002896:	4313      	orrs	r3, r2
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	3204      	adds	r2, #4
 800289c:	7812      	ldrb	r2, [r2, #0]
 800289e:	4610      	mov	r0, r2
 80028a0:	68fa      	ldr	r2, [r7, #12]
 80028a2:	6811      	ldr	r1, [r2, #0]
 80028a4:	ea43 0200 	orr.w	r2, r3, r0
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	440b      	add	r3, r1
 80028ae:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80028b2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3303      	adds	r3, #3
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	061a      	lsls	r2, r3, #24
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3302      	adds	r3, #2
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	041b      	lsls	r3, r3, #16
 80028c4:	431a      	orrs	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	3301      	adds	r3, #1
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	021b      	lsls	r3, r3, #8
 80028ce:	4313      	orrs	r3, r2
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	7812      	ldrb	r2, [r2, #0]
 80028d4:	4610      	mov	r0, r2
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	6811      	ldr	r1, [r2, #0]
 80028da:	ea43 0200 	orr.w	r2, r3, r0
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	011b      	lsls	r3, r3, #4
 80028e2:	440b      	add	r3, r1
 80028e4:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80028e8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	3318      	adds	r3, #24
 80028f2:	011b      	lsls	r3, r3, #4
 80028f4:	4413      	add	r3, r2
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	6811      	ldr	r1, [r2, #0]
 80028fc:	f043 0201 	orr.w	r2, r3, #1
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	3318      	adds	r3, #24
 8002904:	011b      	lsls	r3, r3, #4
 8002906:	440b      	add	r3, r1
 8002908:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	e00e      	b.n	800292c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002912:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e006      	b.n	800292c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002922:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
  }
}
 800292c:	4618      	mov	r0, r3
 800292e:	3724      	adds	r7, #36	@ 0x24
 8002930:	46bd      	mov	sp, r7
 8002932:	bc80      	pop	{r7}
 8002934:	4770      	bx	lr

08002936 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002936:	b480      	push	{r7}
 8002938:	b087      	sub	sp, #28
 800293a:	af00      	add	r7, sp, #0
 800293c:	60f8      	str	r0, [r7, #12]
 800293e:	60b9      	str	r1, [r7, #8]
 8002940:	607a      	str	r2, [r7, #4]
 8002942:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f893 3020 	ldrb.w	r3, [r3, #32]
 800294a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800294c:	7dfb      	ldrb	r3, [r7, #23]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d003      	beq.n	800295a <HAL_CAN_GetRxMessage+0x24>
 8002952:	7dfb      	ldrb	r3, [r7, #23]
 8002954:	2b02      	cmp	r3, #2
 8002956:	f040 8103 	bne.w	8002b60 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d10e      	bne.n	800297e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d116      	bne.n	800299c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002972:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e0f7      	b.n	8002b6e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	f003 0303 	and.w	r3, r3, #3
 8002988:	2b00      	cmp	r3, #0
 800298a:	d107      	bne.n	800299c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002990:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e0e8      	b.n	8002b6e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	331b      	adds	r3, #27
 80029a4:	011b      	lsls	r3, r3, #4
 80029a6:	4413      	add	r3, r2
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0204 	and.w	r2, r3, #4
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10c      	bne.n	80029d4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	331b      	adds	r3, #27
 80029c2:	011b      	lsls	r3, r3, #4
 80029c4:	4413      	add	r3, r2
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	0d5b      	lsrs	r3, r3, #21
 80029ca:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	601a      	str	r2, [r3, #0]
 80029d2:	e00b      	b.n	80029ec <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	331b      	adds	r3, #27
 80029dc:	011b      	lsls	r3, r3, #4
 80029de:	4413      	add	r3, r2
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	08db      	lsrs	r3, r3, #3
 80029e4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	331b      	adds	r3, #27
 80029f4:	011b      	lsls	r3, r3, #4
 80029f6:	4413      	add	r3, r2
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0202 	and.w	r2, r3, #2
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	331b      	adds	r3, #27
 8002a0a:	011b      	lsls	r3, r3, #4
 8002a0c:	4413      	add	r3, r2
 8002a0e:	3304      	adds	r3, #4
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2208      	movs	r2, #8
 8002a1e:	611a      	str	r2, [r3, #16]
 8002a20:	e00b      	b.n	8002a3a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	331b      	adds	r3, #27
 8002a2a:	011b      	lsls	r3, r3, #4
 8002a2c:	4413      	add	r3, r2
 8002a2e:	3304      	adds	r3, #4
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 020f 	and.w	r2, r3, #15
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	331b      	adds	r3, #27
 8002a42:	011b      	lsls	r3, r3, #4
 8002a44:	4413      	add	r3, r2
 8002a46:	3304      	adds	r3, #4
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	0a1b      	lsrs	r3, r3, #8
 8002a4c:	b2da      	uxtb	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	331b      	adds	r3, #27
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	4413      	add	r3, r2
 8002a5e:	3304      	adds	r3, #4
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	0c1b      	lsrs	r3, r3, #16
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	011b      	lsls	r3, r3, #4
 8002a72:	4413      	add	r3, r2
 8002a74:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	011b      	lsls	r3, r3, #4
 8002a88:	4413      	add	r3, r2
 8002a8a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	0a1a      	lsrs	r2, r3, #8
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	3301      	adds	r3, #1
 8002a96:	b2d2      	uxtb	r2, r2
 8002a98:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	011b      	lsls	r3, r3, #4
 8002aa2:	4413      	add	r3, r2
 8002aa4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	0c1a      	lsrs	r2, r3, #16
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	3302      	adds	r3, #2
 8002ab0:	b2d2      	uxtb	r2, r2
 8002ab2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	011b      	lsls	r3, r3, #4
 8002abc:	4413      	add	r3, r2
 8002abe:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	0e1a      	lsrs	r2, r3, #24
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	3303      	adds	r3, #3
 8002aca:	b2d2      	uxtb	r2, r2
 8002acc:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	011b      	lsls	r3, r3, #4
 8002ad6:	4413      	add	r3, r2
 8002ad8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	011b      	lsls	r3, r3, #4
 8002aee:	4413      	add	r3, r2
 8002af0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	0a1a      	lsrs	r2, r3, #8
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	3305      	adds	r3, #5
 8002afc:	b2d2      	uxtb	r2, r2
 8002afe:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	011b      	lsls	r3, r3, #4
 8002b08:	4413      	add	r3, r2
 8002b0a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	0c1a      	lsrs	r2, r3, #16
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	3306      	adds	r3, #6
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	011b      	lsls	r3, r3, #4
 8002b22:	4413      	add	r3, r2
 8002b24:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	0e1a      	lsrs	r2, r3, #24
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	3307      	adds	r3, #7
 8002b30:	b2d2      	uxtb	r2, r2
 8002b32:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d108      	bne.n	8002b4c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68da      	ldr	r2, [r3, #12]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f042 0220 	orr.w	r2, r2, #32
 8002b48:	60da      	str	r2, [r3, #12]
 8002b4a:	e007      	b.n	8002b5c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691a      	ldr	r2, [r3, #16]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0220 	orr.w	r2, r2, #32
 8002b5a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	e006      	b.n	8002b6e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b64:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
  }
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	371c      	adds	r7, #28
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr

08002b78 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002b82:	2300      	movs	r3, #0
 8002b84:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b8c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b8e:	7afb      	ldrb	r3, [r7, #11]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d002      	beq.n	8002b9a <HAL_CAN_GetRxFifoFillLevel+0x22>
 8002b94:	7afb      	ldrb	r3, [r7, #11]
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d10f      	bne.n	8002bba <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d106      	bne.n	8002bae <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	f003 0303 	and.w	r3, r3, #3
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	e005      	b.n	8002bba <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	f003 0303 	and.w	r3, r3, #3
 8002bb8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8002bba:	68fb      	ldr	r3, [r7, #12]
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3714      	adds	r7, #20
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bc80      	pop	{r7}
 8002bc4:	4770      	bx	lr

08002bc6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	b085      	sub	sp, #20
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
 8002bce:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bd6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002bd8:	7bfb      	ldrb	r3, [r7, #15]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d002      	beq.n	8002be4 <HAL_CAN_ActivateNotification+0x1e>
 8002bde:	7bfb      	ldrb	r3, [r7, #15]
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d109      	bne.n	8002bf8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6959      	ldr	r1, [r3, #20]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	e006      	b.n	8002c06 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
  }
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3714      	adds	r7, #20
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr

08002c10 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b08a      	sub	sp, #40	@ 0x28
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002c4c:	6a3b      	ldr	r3, [r7, #32]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d07c      	beq.n	8002d50 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	f003 0301 	and.w	r3, r3, #1
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d023      	beq.n	8002ca8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2201      	movs	r2, #1
 8002c66:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f983 	bl	8002f7e <HAL_CAN_TxMailbox0CompleteCallback>
 8002c78:	e016      	b.n	8002ca8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	f003 0304 	and.w	r3, r3, #4
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d004      	beq.n	8002c8e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c86:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c8c:	e00c      	b.n	8002ca8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	f003 0308 	and.w	r3, r3, #8
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d004      	beq.n	8002ca2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ca0:	e002      	b.n	8002ca8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 f986 	bl	8002fb4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d024      	beq.n	8002cfc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cba:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f962 	bl	8002f90 <HAL_CAN_TxMailbox1CompleteCallback>
 8002ccc:	e016      	b.n	8002cfc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d004      	beq.n	8002ce2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cda:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002cde:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ce0:	e00c      	b.n	8002cfc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d004      	beq.n	8002cf6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cf4:	e002      	b.n	8002cfc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 f965 	bl	8002fc6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d024      	beq.n	8002d50 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002d0e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 f941 	bl	8002fa2 <HAL_CAN_TxMailbox2CompleteCallback>
 8002d20:	e016      	b.n	8002d50 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d004      	beq.n	8002d36 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d32:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d34:	e00c      	b.n	8002d50 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d004      	beq.n	8002d4a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d46:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d48:	e002      	b.n	8002d50 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 f944 	bl	8002fd8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00c      	beq.n	8002d74 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	f003 0310 	and.w	r3, r3, #16
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d007      	beq.n	8002d74 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d6a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2210      	movs	r2, #16
 8002d72:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002d74:	6a3b      	ldr	r3, [r7, #32]
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00b      	beq.n	8002d96 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	f003 0308 	and.w	r3, r3, #8
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d006      	beq.n	8002d96 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2208      	movs	r2, #8
 8002d8e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 f933 	bl	8002ffc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002d96:	6a3b      	ldr	r3, [r7, #32]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d009      	beq.n	8002db4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 f91b 	bl	8002fea <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002db4:	6a3b      	ldr	r3, [r7, #32]
 8002db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d00c      	beq.n	8002dd8 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	f003 0310 	and.w	r3, r3, #16
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d007      	beq.n	8002dd8 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dce:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2210      	movs	r2, #16
 8002dd6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002dd8:	6a3b      	ldr	r3, [r7, #32]
 8002dda:	f003 0320 	and.w	r3, r3, #32
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00b      	beq.n	8002dfa <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	f003 0308 	and.w	r3, r3, #8
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d006      	beq.n	8002dfa <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2208      	movs	r2, #8
 8002df2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f000 f90a 	bl	800300e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002dfa:	6a3b      	ldr	r3, [r7, #32]
 8002dfc:	f003 0310 	and.w	r3, r3, #16
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d009      	beq.n	8002e18 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	f003 0303 	and.w	r3, r3, #3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f7fe f92e 	bl	8001074 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002e18:	6a3b      	ldr	r3, [r7, #32]
 8002e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00b      	beq.n	8002e3a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	f003 0310 	and.w	r3, r3, #16
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d006      	beq.n	8002e3a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2210      	movs	r2, #16
 8002e32:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 f8f3 	bl	8003020 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00b      	beq.n	8002e5c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	f003 0308 	and.w	r3, r3, #8
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d006      	beq.n	8002e5c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2208      	movs	r2, #8
 8002e54:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f000 f8eb 	bl	8003032 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002e5c:	6a3b      	ldr	r3, [r7, #32]
 8002e5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d07b      	beq.n	8002f5e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	f003 0304 	and.w	r3, r3, #4
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d072      	beq.n	8002f56 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d008      	beq.n	8002e8c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d003      	beq.n	8002e8c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e86:	f043 0301 	orr.w	r3, r3, #1
 8002e8a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e8c:	6a3b      	ldr	r3, [r7, #32]
 8002e8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d008      	beq.n	8002ea8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d003      	beq.n	8002ea8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea2:	f043 0302 	orr.w	r3, r3, #2
 8002ea6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d008      	beq.n	8002ec4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d003      	beq.n	8002ec4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebe:	f043 0304 	orr.w	r3, r3, #4
 8002ec2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002ec4:	6a3b      	ldr	r3, [r7, #32]
 8002ec6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d043      	beq.n	8002f56 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d03e      	beq.n	8002f56 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ede:	2b60      	cmp	r3, #96	@ 0x60
 8002ee0:	d02b      	beq.n	8002f3a <HAL_CAN_IRQHandler+0x32a>
 8002ee2:	2b60      	cmp	r3, #96	@ 0x60
 8002ee4:	d82e      	bhi.n	8002f44 <HAL_CAN_IRQHandler+0x334>
 8002ee6:	2b50      	cmp	r3, #80	@ 0x50
 8002ee8:	d022      	beq.n	8002f30 <HAL_CAN_IRQHandler+0x320>
 8002eea:	2b50      	cmp	r3, #80	@ 0x50
 8002eec:	d82a      	bhi.n	8002f44 <HAL_CAN_IRQHandler+0x334>
 8002eee:	2b40      	cmp	r3, #64	@ 0x40
 8002ef0:	d019      	beq.n	8002f26 <HAL_CAN_IRQHandler+0x316>
 8002ef2:	2b40      	cmp	r3, #64	@ 0x40
 8002ef4:	d826      	bhi.n	8002f44 <HAL_CAN_IRQHandler+0x334>
 8002ef6:	2b30      	cmp	r3, #48	@ 0x30
 8002ef8:	d010      	beq.n	8002f1c <HAL_CAN_IRQHandler+0x30c>
 8002efa:	2b30      	cmp	r3, #48	@ 0x30
 8002efc:	d822      	bhi.n	8002f44 <HAL_CAN_IRQHandler+0x334>
 8002efe:	2b10      	cmp	r3, #16
 8002f00:	d002      	beq.n	8002f08 <HAL_CAN_IRQHandler+0x2f8>
 8002f02:	2b20      	cmp	r3, #32
 8002f04:	d005      	beq.n	8002f12 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002f06:	e01d      	b.n	8002f44 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0a:	f043 0308 	orr.w	r3, r3, #8
 8002f0e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f10:	e019      	b.n	8002f46 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f14:	f043 0310 	orr.w	r3, r3, #16
 8002f18:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f1a:	e014      	b.n	8002f46 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1e:	f043 0320 	orr.w	r3, r3, #32
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f24:	e00f      	b.n	8002f46 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f2c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f2e:	e00a      	b.n	8002f46 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f36:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f38:	e005      	b.n	8002f46 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f40:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f42:	e000      	b.n	8002f46 <HAL_CAN_IRQHandler+0x336>
            break;
 8002f44:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	699a      	ldr	r2, [r3, #24]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002f54:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2204      	movs	r2, #4
 8002f5c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d008      	beq.n	8002f76 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 f867 	bl	8003044 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002f76:	bf00      	nop
 8002f78:	3728      	adds	r7, #40	@ 0x28
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f7e:	b480      	push	{r7}
 8002f80:	b083      	sub	sp, #12
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002f86:	bf00      	nop
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bc80      	pop	{r7}
 8002f8e:	4770      	bx	lr

08002f90 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002f98:	bf00      	nop
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bc80      	pop	{r7}
 8002fa0:	4770      	bx	lr

08002fa2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b083      	sub	sp, #12
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bc80      	pop	{r7}
 8002fb2:	4770      	bx	lr

08002fb4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bc80      	pop	{r7}
 8002fc4:	4770      	bx	lr

08002fc6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	b083      	sub	sp, #12
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002fce:	bf00      	nop
 8002fd0:	370c      	adds	r7, #12
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bc80      	pop	{r7}
 8002fd6:	4770      	bx	lr

08002fd8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bc80      	pop	{r7}
 8002fe8:	4770      	bx	lr

08002fea <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b083      	sub	sp, #12
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr

08002ffc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	bc80      	pop	{r7}
 800300c:	4770      	bx	lr

0800300e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800300e:	b480      	push	{r7}
 8003010:	b083      	sub	sp, #12
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003016:	bf00      	nop
 8003018:	370c      	adds	r7, #12
 800301a:	46bd      	mov	sp, r7
 800301c:	bc80      	pop	{r7}
 800301e:	4770      	bx	lr

08003020 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	bc80      	pop	{r7}
 8003030:	4770      	bx	lr

08003032 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003032:	b480      	push	{r7}
 8003034:	b083      	sub	sp, #12
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800303a:	bf00      	nop
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr

08003044 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	bc80      	pop	{r7}
 8003054:	4770      	bx	lr

08003056 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8003062:	4618      	mov	r0, r3
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr

0800306c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800307c:	4b0c      	ldr	r3, [pc, #48]	@ (80030b0 <__NVIC_SetPriorityGrouping+0x44>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003088:	4013      	ands	r3, r2
 800308a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003094:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003098:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800309c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800309e:	4a04      	ldr	r2, [pc, #16]	@ (80030b0 <__NVIC_SetPriorityGrouping+0x44>)
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	60d3      	str	r3, [r2, #12]
}
 80030a4:	bf00      	nop
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bc80      	pop	{r7}
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030b8:	4b04      	ldr	r3, [pc, #16]	@ (80030cc <__NVIC_GetPriorityGrouping+0x18>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	0a1b      	lsrs	r3, r3, #8
 80030be:	f003 0307 	and.w	r3, r3, #7
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	e000ed00 	.word	0xe000ed00

080030d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	db0b      	blt.n	80030fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030e2:	79fb      	ldrb	r3, [r7, #7]
 80030e4:	f003 021f 	and.w	r2, r3, #31
 80030e8:	4906      	ldr	r1, [pc, #24]	@ (8003104 <__NVIC_EnableIRQ+0x34>)
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	095b      	lsrs	r3, r3, #5
 80030f0:	2001      	movs	r0, #1
 80030f2:	fa00 f202 	lsl.w	r2, r0, r2
 80030f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	bc80      	pop	{r7}
 8003102:	4770      	bx	lr
 8003104:	e000e100 	.word	0xe000e100

08003108 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	4603      	mov	r3, r0
 8003110:	6039      	str	r1, [r7, #0]
 8003112:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003118:	2b00      	cmp	r3, #0
 800311a:	db0a      	blt.n	8003132 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	b2da      	uxtb	r2, r3
 8003120:	490c      	ldr	r1, [pc, #48]	@ (8003154 <__NVIC_SetPriority+0x4c>)
 8003122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003126:	0112      	lsls	r2, r2, #4
 8003128:	b2d2      	uxtb	r2, r2
 800312a:	440b      	add	r3, r1
 800312c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003130:	e00a      	b.n	8003148 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	b2da      	uxtb	r2, r3
 8003136:	4908      	ldr	r1, [pc, #32]	@ (8003158 <__NVIC_SetPriority+0x50>)
 8003138:	79fb      	ldrb	r3, [r7, #7]
 800313a:	f003 030f 	and.w	r3, r3, #15
 800313e:	3b04      	subs	r3, #4
 8003140:	0112      	lsls	r2, r2, #4
 8003142:	b2d2      	uxtb	r2, r2
 8003144:	440b      	add	r3, r1
 8003146:	761a      	strb	r2, [r3, #24]
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	bc80      	pop	{r7}
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	e000e100 	.word	0xe000e100
 8003158:	e000ed00 	.word	0xe000ed00

0800315c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800315c:	b480      	push	{r7}
 800315e:	b089      	sub	sp, #36	@ 0x24
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	f1c3 0307 	rsb	r3, r3, #7
 8003176:	2b04      	cmp	r3, #4
 8003178:	bf28      	it	cs
 800317a:	2304      	movcs	r3, #4
 800317c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	3304      	adds	r3, #4
 8003182:	2b06      	cmp	r3, #6
 8003184:	d902      	bls.n	800318c <NVIC_EncodePriority+0x30>
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	3b03      	subs	r3, #3
 800318a:	e000      	b.n	800318e <NVIC_EncodePriority+0x32>
 800318c:	2300      	movs	r3, #0
 800318e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003190:	f04f 32ff 	mov.w	r2, #4294967295
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	43da      	mvns	r2, r3
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	401a      	ands	r2, r3
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031a4:	f04f 31ff 	mov.w	r1, #4294967295
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	fa01 f303 	lsl.w	r3, r1, r3
 80031ae:	43d9      	mvns	r1, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b4:	4313      	orrs	r3, r2
         );
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3724      	adds	r7, #36	@ 0x24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr

080031c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f7ff ff4f 	bl	800306c <__NVIC_SetPriorityGrouping>
}
 80031ce:	bf00      	nop
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b086      	sub	sp, #24
 80031da:	af00      	add	r7, sp, #0
 80031dc:	4603      	mov	r3, r0
 80031de:	60b9      	str	r1, [r7, #8]
 80031e0:	607a      	str	r2, [r7, #4]
 80031e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031e4:	2300      	movs	r3, #0
 80031e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031e8:	f7ff ff64 	bl	80030b4 <__NVIC_GetPriorityGrouping>
 80031ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	68b9      	ldr	r1, [r7, #8]
 80031f2:	6978      	ldr	r0, [r7, #20]
 80031f4:	f7ff ffb2 	bl	800315c <NVIC_EncodePriority>
 80031f8:	4602      	mov	r2, r0
 80031fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031fe:	4611      	mov	r1, r2
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff ff81 	bl	8003108 <__NVIC_SetPriority>
}
 8003206:	bf00      	nop
 8003208:	3718      	adds	r7, #24
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b082      	sub	sp, #8
 8003212:	af00      	add	r7, sp, #0
 8003214:	4603      	mov	r3, r0
 8003216:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff ff57 	bl	80030d0 <__NVIC_EnableIRQ>
}
 8003222:	bf00      	nop
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
	...

0800322c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e043      	b.n	80032ca <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	461a      	mov	r2, r3
 8003248:	4b22      	ldr	r3, [pc, #136]	@ (80032d4 <HAL_DMA_Init+0xa8>)
 800324a:	4413      	add	r3, r2
 800324c:	4a22      	ldr	r2, [pc, #136]	@ (80032d8 <HAL_DMA_Init+0xac>)
 800324e:	fba2 2303 	umull	r2, r3, r2, r3
 8003252:	091b      	lsrs	r3, r3, #4
 8003254:	009a      	lsls	r2, r3, #2
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a1f      	ldr	r2, [pc, #124]	@ (80032dc <HAL_DMA_Init+0xb0>)
 800325e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2202      	movs	r2, #2
 8003264:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003276:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800327a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003284:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003290:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800329c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68fa      	ldr	r2, [r7, #12]
 80032b0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bc80      	pop	{r7}
 80032d2:	4770      	bx	lr
 80032d4:	bffdfff8 	.word	0xbffdfff8
 80032d8:	cccccccd 	.word	0xcccccccd
 80032dc:	40020000 	.word	0x40020000

080032e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b086      	sub	sp, #24
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
 80032ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032ee:	2300      	movs	r3, #0
 80032f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d101      	bne.n	8003300 <HAL_DMA_Start_IT+0x20>
 80032fc:	2302      	movs	r3, #2
 80032fe:	e04b      	b.n	8003398 <HAL_DMA_Start_IT+0xb8>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2b01      	cmp	r3, #1
 8003312:	d13a      	bne.n	800338a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2202      	movs	r2, #2
 8003318:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2200      	movs	r2, #0
 8003320:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f022 0201 	bic.w	r2, r2, #1
 8003330:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	68b9      	ldr	r1, [r7, #8]
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f000 f9f8 	bl	800372e <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003342:	2b00      	cmp	r3, #0
 8003344:	d008      	beq.n	8003358 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f042 020e 	orr.w	r2, r2, #14
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	e00f      	b.n	8003378 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0204 	bic.w	r2, r2, #4
 8003366:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 020a 	orr.w	r2, r2, #10
 8003376:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f042 0201 	orr.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	e005      	b.n	8003396 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003392:	2302      	movs	r3, #2
 8003394:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003396:	7dfb      	ldrb	r3, [r7, #23]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033a8:	2300      	movs	r3, #0
 80033aa:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d008      	beq.n	80033ca <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2204      	movs	r2, #4
 80033bc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e020      	b.n	800340c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f022 020e 	bic.w	r2, r2, #14
 80033d8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 0201 	bic.w	r2, r2, #1
 80033e8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f2:	2101      	movs	r1, #1
 80033f4:	fa01 f202 	lsl.w	r2, r1, r2
 80033f8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800340a:	7bfb      	ldrb	r3, [r7, #15]
}
 800340c:	4618      	mov	r0, r3
 800340e:	3714      	adds	r7, #20
 8003410:	46bd      	mov	sp, r7
 8003412:	bc80      	pop	{r7}
 8003414:	4770      	bx	lr
	...

08003418 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003420:	2300      	movs	r3, #0
 8003422:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d005      	beq.n	800343c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2204      	movs	r2, #4
 8003434:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	73fb      	strb	r3, [r7, #15]
 800343a:	e051      	b.n	80034e0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f022 020e 	bic.w	r2, r2, #14
 800344a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0201 	bic.w	r2, r2, #1
 800345a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a22      	ldr	r2, [pc, #136]	@ (80034ec <HAL_DMA_Abort_IT+0xd4>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d029      	beq.n	80034ba <HAL_DMA_Abort_IT+0xa2>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a21      	ldr	r2, [pc, #132]	@ (80034f0 <HAL_DMA_Abort_IT+0xd8>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d022      	beq.n	80034b6 <HAL_DMA_Abort_IT+0x9e>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a1f      	ldr	r2, [pc, #124]	@ (80034f4 <HAL_DMA_Abort_IT+0xdc>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d01a      	beq.n	80034b0 <HAL_DMA_Abort_IT+0x98>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a1e      	ldr	r2, [pc, #120]	@ (80034f8 <HAL_DMA_Abort_IT+0xe0>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d012      	beq.n	80034aa <HAL_DMA_Abort_IT+0x92>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a1c      	ldr	r2, [pc, #112]	@ (80034fc <HAL_DMA_Abort_IT+0xe4>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d00a      	beq.n	80034a4 <HAL_DMA_Abort_IT+0x8c>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a1b      	ldr	r2, [pc, #108]	@ (8003500 <HAL_DMA_Abort_IT+0xe8>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d102      	bne.n	800349e <HAL_DMA_Abort_IT+0x86>
 8003498:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800349c:	e00e      	b.n	80034bc <HAL_DMA_Abort_IT+0xa4>
 800349e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034a2:	e00b      	b.n	80034bc <HAL_DMA_Abort_IT+0xa4>
 80034a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80034a8:	e008      	b.n	80034bc <HAL_DMA_Abort_IT+0xa4>
 80034aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034ae:	e005      	b.n	80034bc <HAL_DMA_Abort_IT+0xa4>
 80034b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80034b4:	e002      	b.n	80034bc <HAL_DMA_Abort_IT+0xa4>
 80034b6:	2310      	movs	r3, #16
 80034b8:	e000      	b.n	80034bc <HAL_DMA_Abort_IT+0xa4>
 80034ba:	2301      	movs	r3, #1
 80034bc:	4a11      	ldr	r2, [pc, #68]	@ (8003504 <HAL_DMA_Abort_IT+0xec>)
 80034be:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	4798      	blx	r3
    } 
  }
  return status;
 80034e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	40020008 	.word	0x40020008
 80034f0:	4002001c 	.word	0x4002001c
 80034f4:	40020030 	.word	0x40020030
 80034f8:	40020044 	.word	0x40020044
 80034fc:	40020058 	.word	0x40020058
 8003500:	4002006c 	.word	0x4002006c
 8003504:	40020000 	.word	0x40020000

08003508 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003524:	2204      	movs	r2, #4
 8003526:	409a      	lsls	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	4013      	ands	r3, r2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d04f      	beq.n	80035d0 <HAL_DMA_IRQHandler+0xc8>
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	f003 0304 	and.w	r3, r3, #4
 8003536:	2b00      	cmp	r3, #0
 8003538:	d04a      	beq.n	80035d0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0320 	and.w	r3, r3, #32
 8003544:	2b00      	cmp	r3, #0
 8003546:	d107      	bne.n	8003558 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0204 	bic.w	r2, r2, #4
 8003556:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a66      	ldr	r2, [pc, #408]	@ (80036f8 <HAL_DMA_IRQHandler+0x1f0>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d029      	beq.n	80035b6 <HAL_DMA_IRQHandler+0xae>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a65      	ldr	r2, [pc, #404]	@ (80036fc <HAL_DMA_IRQHandler+0x1f4>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d022      	beq.n	80035b2 <HAL_DMA_IRQHandler+0xaa>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a63      	ldr	r2, [pc, #396]	@ (8003700 <HAL_DMA_IRQHandler+0x1f8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d01a      	beq.n	80035ac <HAL_DMA_IRQHandler+0xa4>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a62      	ldr	r2, [pc, #392]	@ (8003704 <HAL_DMA_IRQHandler+0x1fc>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d012      	beq.n	80035a6 <HAL_DMA_IRQHandler+0x9e>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a60      	ldr	r2, [pc, #384]	@ (8003708 <HAL_DMA_IRQHandler+0x200>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d00a      	beq.n	80035a0 <HAL_DMA_IRQHandler+0x98>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a5f      	ldr	r2, [pc, #380]	@ (800370c <HAL_DMA_IRQHandler+0x204>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d102      	bne.n	800359a <HAL_DMA_IRQHandler+0x92>
 8003594:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003598:	e00e      	b.n	80035b8 <HAL_DMA_IRQHandler+0xb0>
 800359a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800359e:	e00b      	b.n	80035b8 <HAL_DMA_IRQHandler+0xb0>
 80035a0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80035a4:	e008      	b.n	80035b8 <HAL_DMA_IRQHandler+0xb0>
 80035a6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80035aa:	e005      	b.n	80035b8 <HAL_DMA_IRQHandler+0xb0>
 80035ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80035b0:	e002      	b.n	80035b8 <HAL_DMA_IRQHandler+0xb0>
 80035b2:	2340      	movs	r3, #64	@ 0x40
 80035b4:	e000      	b.n	80035b8 <HAL_DMA_IRQHandler+0xb0>
 80035b6:	2304      	movs	r3, #4
 80035b8:	4a55      	ldr	r2, [pc, #340]	@ (8003710 <HAL_DMA_IRQHandler+0x208>)
 80035ba:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 8094 	beq.w	80036ee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80035ce:	e08e      	b.n	80036ee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d4:	2202      	movs	r2, #2
 80035d6:	409a      	lsls	r2, r3
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4013      	ands	r3, r2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d056      	beq.n	800368e <HAL_DMA_IRQHandler+0x186>
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d051      	beq.n	800368e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0320 	and.w	r3, r3, #32
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d10b      	bne.n	8003610 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f022 020a 	bic.w	r2, r2, #10
 8003606:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a38      	ldr	r2, [pc, #224]	@ (80036f8 <HAL_DMA_IRQHandler+0x1f0>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d029      	beq.n	800366e <HAL_DMA_IRQHandler+0x166>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a37      	ldr	r2, [pc, #220]	@ (80036fc <HAL_DMA_IRQHandler+0x1f4>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d022      	beq.n	800366a <HAL_DMA_IRQHandler+0x162>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a35      	ldr	r2, [pc, #212]	@ (8003700 <HAL_DMA_IRQHandler+0x1f8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d01a      	beq.n	8003664 <HAL_DMA_IRQHandler+0x15c>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a34      	ldr	r2, [pc, #208]	@ (8003704 <HAL_DMA_IRQHandler+0x1fc>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d012      	beq.n	800365e <HAL_DMA_IRQHandler+0x156>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a32      	ldr	r2, [pc, #200]	@ (8003708 <HAL_DMA_IRQHandler+0x200>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d00a      	beq.n	8003658 <HAL_DMA_IRQHandler+0x150>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a31      	ldr	r2, [pc, #196]	@ (800370c <HAL_DMA_IRQHandler+0x204>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d102      	bne.n	8003652 <HAL_DMA_IRQHandler+0x14a>
 800364c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003650:	e00e      	b.n	8003670 <HAL_DMA_IRQHandler+0x168>
 8003652:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003656:	e00b      	b.n	8003670 <HAL_DMA_IRQHandler+0x168>
 8003658:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800365c:	e008      	b.n	8003670 <HAL_DMA_IRQHandler+0x168>
 800365e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003662:	e005      	b.n	8003670 <HAL_DMA_IRQHandler+0x168>
 8003664:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003668:	e002      	b.n	8003670 <HAL_DMA_IRQHandler+0x168>
 800366a:	2320      	movs	r3, #32
 800366c:	e000      	b.n	8003670 <HAL_DMA_IRQHandler+0x168>
 800366e:	2302      	movs	r3, #2
 8003670:	4a27      	ldr	r2, [pc, #156]	@ (8003710 <HAL_DMA_IRQHandler+0x208>)
 8003672:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003680:	2b00      	cmp	r3, #0
 8003682:	d034      	beq.n	80036ee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800368c:	e02f      	b.n	80036ee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003692:	2208      	movs	r2, #8
 8003694:	409a      	lsls	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	4013      	ands	r3, r2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d028      	beq.n	80036f0 <HAL_DMA_IRQHandler+0x1e8>
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	f003 0308 	and.w	r3, r3, #8
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d023      	beq.n	80036f0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 020e 	bic.w	r2, r2, #14
 80036b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036c0:	2101      	movs	r1, #1
 80036c2:	fa01 f202 	lsl.w	r2, r1, r2
 80036c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d004      	beq.n	80036f0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	4798      	blx	r3
    }
  }
  return;
 80036ee:	bf00      	nop
 80036f0:	bf00      	nop
}
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40020008 	.word	0x40020008
 80036fc:	4002001c 	.word	0x4002001c
 8003700:	40020030 	.word	0x40020030
 8003704:	40020044 	.word	0x40020044
 8003708:	40020058 	.word	0x40020058
 800370c:	4002006c 	.word	0x4002006c
 8003710:	40020000 	.word	0x40020000

08003714 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003722:	b2db      	uxtb	r3, r3
}
 8003724:	4618      	mov	r0, r3
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	bc80      	pop	{r7}
 800372c:	4770      	bx	lr

0800372e <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800372e:	b480      	push	{r7}
 8003730:	b085      	sub	sp, #20
 8003732:	af00      	add	r7, sp, #0
 8003734:	60f8      	str	r0, [r7, #12]
 8003736:	60b9      	str	r1, [r7, #8]
 8003738:	607a      	str	r2, [r7, #4]
 800373a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003744:	2101      	movs	r1, #1
 8003746:	fa01 f202 	lsl.w	r2, r1, r2
 800374a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	2b10      	cmp	r3, #16
 800375a:	d108      	bne.n	800376e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800376c:	e007      	b.n	800377e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	60da      	str	r2, [r3, #12]
}
 800377e:	bf00      	nop
 8003780:	3714      	adds	r7, #20
 8003782:	46bd      	mov	sp, r7
 8003784:	bc80      	pop	{r7}
 8003786:	4770      	bx	lr

08003788 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003788:	b480      	push	{r7}
 800378a:	b08b      	sub	sp, #44	@ 0x2c
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003792:	2300      	movs	r3, #0
 8003794:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003796:	2300      	movs	r3, #0
 8003798:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800379a:	e169      	b.n	8003a70 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800379c:	2201      	movs	r2, #1
 800379e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	69fa      	ldr	r2, [r7, #28]
 80037ac:	4013      	ands	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	f040 8158 	bne.w	8003a6a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	4a9a      	ldr	r2, [pc, #616]	@ (8003a28 <HAL_GPIO_Init+0x2a0>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d05e      	beq.n	8003882 <HAL_GPIO_Init+0xfa>
 80037c4:	4a98      	ldr	r2, [pc, #608]	@ (8003a28 <HAL_GPIO_Init+0x2a0>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d875      	bhi.n	80038b6 <HAL_GPIO_Init+0x12e>
 80037ca:	4a98      	ldr	r2, [pc, #608]	@ (8003a2c <HAL_GPIO_Init+0x2a4>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d058      	beq.n	8003882 <HAL_GPIO_Init+0xfa>
 80037d0:	4a96      	ldr	r2, [pc, #600]	@ (8003a2c <HAL_GPIO_Init+0x2a4>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d86f      	bhi.n	80038b6 <HAL_GPIO_Init+0x12e>
 80037d6:	4a96      	ldr	r2, [pc, #600]	@ (8003a30 <HAL_GPIO_Init+0x2a8>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d052      	beq.n	8003882 <HAL_GPIO_Init+0xfa>
 80037dc:	4a94      	ldr	r2, [pc, #592]	@ (8003a30 <HAL_GPIO_Init+0x2a8>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d869      	bhi.n	80038b6 <HAL_GPIO_Init+0x12e>
 80037e2:	4a94      	ldr	r2, [pc, #592]	@ (8003a34 <HAL_GPIO_Init+0x2ac>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d04c      	beq.n	8003882 <HAL_GPIO_Init+0xfa>
 80037e8:	4a92      	ldr	r2, [pc, #584]	@ (8003a34 <HAL_GPIO_Init+0x2ac>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d863      	bhi.n	80038b6 <HAL_GPIO_Init+0x12e>
 80037ee:	4a92      	ldr	r2, [pc, #584]	@ (8003a38 <HAL_GPIO_Init+0x2b0>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d046      	beq.n	8003882 <HAL_GPIO_Init+0xfa>
 80037f4:	4a90      	ldr	r2, [pc, #576]	@ (8003a38 <HAL_GPIO_Init+0x2b0>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d85d      	bhi.n	80038b6 <HAL_GPIO_Init+0x12e>
 80037fa:	2b12      	cmp	r3, #18
 80037fc:	d82a      	bhi.n	8003854 <HAL_GPIO_Init+0xcc>
 80037fe:	2b12      	cmp	r3, #18
 8003800:	d859      	bhi.n	80038b6 <HAL_GPIO_Init+0x12e>
 8003802:	a201      	add	r2, pc, #4	@ (adr r2, 8003808 <HAL_GPIO_Init+0x80>)
 8003804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003808:	08003883 	.word	0x08003883
 800380c:	0800385d 	.word	0x0800385d
 8003810:	0800386f 	.word	0x0800386f
 8003814:	080038b1 	.word	0x080038b1
 8003818:	080038b7 	.word	0x080038b7
 800381c:	080038b7 	.word	0x080038b7
 8003820:	080038b7 	.word	0x080038b7
 8003824:	080038b7 	.word	0x080038b7
 8003828:	080038b7 	.word	0x080038b7
 800382c:	080038b7 	.word	0x080038b7
 8003830:	080038b7 	.word	0x080038b7
 8003834:	080038b7 	.word	0x080038b7
 8003838:	080038b7 	.word	0x080038b7
 800383c:	080038b7 	.word	0x080038b7
 8003840:	080038b7 	.word	0x080038b7
 8003844:	080038b7 	.word	0x080038b7
 8003848:	080038b7 	.word	0x080038b7
 800384c:	08003865 	.word	0x08003865
 8003850:	08003879 	.word	0x08003879
 8003854:	4a79      	ldr	r2, [pc, #484]	@ (8003a3c <HAL_GPIO_Init+0x2b4>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d013      	beq.n	8003882 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800385a:	e02c      	b.n	80038b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	623b      	str	r3, [r7, #32]
          break;
 8003862:	e029      	b.n	80038b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	3304      	adds	r3, #4
 800386a:	623b      	str	r3, [r7, #32]
          break;
 800386c:	e024      	b.n	80038b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	3308      	adds	r3, #8
 8003874:	623b      	str	r3, [r7, #32]
          break;
 8003876:	e01f      	b.n	80038b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	330c      	adds	r3, #12
 800387e:	623b      	str	r3, [r7, #32]
          break;
 8003880:	e01a      	b.n	80038b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d102      	bne.n	8003890 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800388a:	2304      	movs	r3, #4
 800388c:	623b      	str	r3, [r7, #32]
          break;
 800388e:	e013      	b.n	80038b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d105      	bne.n	80038a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003898:	2308      	movs	r3, #8
 800389a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	69fa      	ldr	r2, [r7, #28]
 80038a0:	611a      	str	r2, [r3, #16]
          break;
 80038a2:	e009      	b.n	80038b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80038a4:	2308      	movs	r3, #8
 80038a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	69fa      	ldr	r2, [r7, #28]
 80038ac:	615a      	str	r2, [r3, #20]
          break;
 80038ae:	e003      	b.n	80038b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80038b0:	2300      	movs	r3, #0
 80038b2:	623b      	str	r3, [r7, #32]
          break;
 80038b4:	e000      	b.n	80038b8 <HAL_GPIO_Init+0x130>
          break;
 80038b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	2bff      	cmp	r3, #255	@ 0xff
 80038bc:	d801      	bhi.n	80038c2 <HAL_GPIO_Init+0x13a>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	e001      	b.n	80038c6 <HAL_GPIO_Init+0x13e>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	3304      	adds	r3, #4
 80038c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	2bff      	cmp	r3, #255	@ 0xff
 80038cc:	d802      	bhi.n	80038d4 <HAL_GPIO_Init+0x14c>
 80038ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	e002      	b.n	80038da <HAL_GPIO_Init+0x152>
 80038d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d6:	3b08      	subs	r3, #8
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	210f      	movs	r1, #15
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	fa01 f303 	lsl.w	r3, r1, r3
 80038e8:	43db      	mvns	r3, r3
 80038ea:	401a      	ands	r2, r3
 80038ec:	6a39      	ldr	r1, [r7, #32]
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	fa01 f303 	lsl.w	r3, r1, r3
 80038f4:	431a      	orrs	r2, r3
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003902:	2b00      	cmp	r3, #0
 8003904:	f000 80b1 	beq.w	8003a6a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003908:	4b4d      	ldr	r3, [pc, #308]	@ (8003a40 <HAL_GPIO_Init+0x2b8>)
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	4a4c      	ldr	r2, [pc, #304]	@ (8003a40 <HAL_GPIO_Init+0x2b8>)
 800390e:	f043 0301 	orr.w	r3, r3, #1
 8003912:	6193      	str	r3, [r2, #24]
 8003914:	4b4a      	ldr	r3, [pc, #296]	@ (8003a40 <HAL_GPIO_Init+0x2b8>)
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	60bb      	str	r3, [r7, #8]
 800391e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003920:	4a48      	ldr	r2, [pc, #288]	@ (8003a44 <HAL_GPIO_Init+0x2bc>)
 8003922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003924:	089b      	lsrs	r3, r3, #2
 8003926:	3302      	adds	r3, #2
 8003928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800392c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800392e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003930:	f003 0303 	and.w	r3, r3, #3
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	220f      	movs	r2, #15
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	43db      	mvns	r3, r3
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	4013      	ands	r3, r2
 8003942:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a40      	ldr	r2, [pc, #256]	@ (8003a48 <HAL_GPIO_Init+0x2c0>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d013      	beq.n	8003974 <HAL_GPIO_Init+0x1ec>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a3f      	ldr	r2, [pc, #252]	@ (8003a4c <HAL_GPIO_Init+0x2c4>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d00d      	beq.n	8003970 <HAL_GPIO_Init+0x1e8>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a3e      	ldr	r2, [pc, #248]	@ (8003a50 <HAL_GPIO_Init+0x2c8>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d007      	beq.n	800396c <HAL_GPIO_Init+0x1e4>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a3d      	ldr	r2, [pc, #244]	@ (8003a54 <HAL_GPIO_Init+0x2cc>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d101      	bne.n	8003968 <HAL_GPIO_Init+0x1e0>
 8003964:	2303      	movs	r3, #3
 8003966:	e006      	b.n	8003976 <HAL_GPIO_Init+0x1ee>
 8003968:	2304      	movs	r3, #4
 800396a:	e004      	b.n	8003976 <HAL_GPIO_Init+0x1ee>
 800396c:	2302      	movs	r3, #2
 800396e:	e002      	b.n	8003976 <HAL_GPIO_Init+0x1ee>
 8003970:	2301      	movs	r3, #1
 8003972:	e000      	b.n	8003976 <HAL_GPIO_Init+0x1ee>
 8003974:	2300      	movs	r3, #0
 8003976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003978:	f002 0203 	and.w	r2, r2, #3
 800397c:	0092      	lsls	r2, r2, #2
 800397e:	4093      	lsls	r3, r2
 8003980:	68fa      	ldr	r2, [r7, #12]
 8003982:	4313      	orrs	r3, r2
 8003984:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003986:	492f      	ldr	r1, [pc, #188]	@ (8003a44 <HAL_GPIO_Init+0x2bc>)
 8003988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398a:	089b      	lsrs	r3, r3, #2
 800398c:	3302      	adds	r3, #2
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d006      	beq.n	80039ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80039a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 80039a2:	689a      	ldr	r2, [r3, #8]
 80039a4:	492c      	ldr	r1, [pc, #176]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	608b      	str	r3, [r1, #8]
 80039ac:	e006      	b.n	80039bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80039ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 80039b0:	689a      	ldr	r2, [r3, #8]
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	43db      	mvns	r3, r3
 80039b6:	4928      	ldr	r1, [pc, #160]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 80039b8:	4013      	ands	r3, r2
 80039ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d006      	beq.n	80039d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80039c8:	4b23      	ldr	r3, [pc, #140]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 80039ca:	68da      	ldr	r2, [r3, #12]
 80039cc:	4922      	ldr	r1, [pc, #136]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	60cb      	str	r3, [r1, #12]
 80039d4:	e006      	b.n	80039e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80039d6:	4b20      	ldr	r3, [pc, #128]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 80039d8:	68da      	ldr	r2, [r3, #12]
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	43db      	mvns	r3, r3
 80039de:	491e      	ldr	r1, [pc, #120]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 80039e0:	4013      	ands	r3, r2
 80039e2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d006      	beq.n	80039fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80039f0:	4b19      	ldr	r3, [pc, #100]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	4918      	ldr	r1, [pc, #96]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	604b      	str	r3, [r1, #4]
 80039fc:	e006      	b.n	8003a0c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80039fe:	4b16      	ldr	r3, [pc, #88]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	43db      	mvns	r3, r3
 8003a06:	4914      	ldr	r1, [pc, #80]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 8003a08:	4013      	ands	r3, r2
 8003a0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d021      	beq.n	8003a5c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003a18:	4b0f      	ldr	r3, [pc, #60]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	490e      	ldr	r1, [pc, #56]	@ (8003a58 <HAL_GPIO_Init+0x2d0>)
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	600b      	str	r3, [r1, #0]
 8003a24:	e021      	b.n	8003a6a <HAL_GPIO_Init+0x2e2>
 8003a26:	bf00      	nop
 8003a28:	10320000 	.word	0x10320000
 8003a2c:	10310000 	.word	0x10310000
 8003a30:	10220000 	.word	0x10220000
 8003a34:	10210000 	.word	0x10210000
 8003a38:	10120000 	.word	0x10120000
 8003a3c:	10110000 	.word	0x10110000
 8003a40:	40021000 	.word	0x40021000
 8003a44:	40010000 	.word	0x40010000
 8003a48:	40010800 	.word	0x40010800
 8003a4c:	40010c00 	.word	0x40010c00
 8003a50:	40011000 	.word	0x40011000
 8003a54:	40011400 	.word	0x40011400
 8003a58:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a8c <HAL_GPIO_Init+0x304>)
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	43db      	mvns	r3, r3
 8003a64:	4909      	ldr	r1, [pc, #36]	@ (8003a8c <HAL_GPIO_Init+0x304>)
 8003a66:	4013      	ands	r3, r2
 8003a68:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a76:	fa22 f303 	lsr.w	r3, r2, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f47f ae8e 	bne.w	800379c <HAL_GPIO_Init+0x14>
  }
}
 8003a80:	bf00      	nop
 8003a82:	bf00      	nop
 8003a84:	372c      	adds	r7, #44	@ 0x2c
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bc80      	pop	{r7}
 8003a8a:	4770      	bx	lr
 8003a8c:	40010400 	.word	0x40010400

08003a90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	887b      	ldrh	r3, [r7, #2]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d002      	beq.n	8003aae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	73fb      	strb	r3, [r7, #15]
 8003aac:	e001      	b.n	8003ab2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3714      	adds	r7, #20
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc80      	pop	{r7}
 8003abc:	4770      	bx	lr

08003abe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	b083      	sub	sp, #12
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	807b      	strh	r3, [r7, #2]
 8003aca:	4613      	mov	r3, r2
 8003acc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003ace:	787b      	ldrb	r3, [r7, #1]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d003      	beq.n	8003adc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ad4:	887a      	ldrh	r2, [r7, #2]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003ada:	e003      	b.n	8003ae4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003adc:	887b      	ldrh	r3, [r7, #2]
 8003ade:	041a      	lsls	r2, r3, #16
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	611a      	str	r2, [r3, #16]
}
 8003ae4:	bf00      	nop
 8003ae6:	370c      	adds	r7, #12
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bc80      	pop	{r7}
 8003aec:	4770      	bx	lr
	...

08003af0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	4603      	mov	r3, r0
 8003af8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003afa:	4b08      	ldr	r3, [pc, #32]	@ (8003b1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003afc:	695a      	ldr	r2, [r3, #20]
 8003afe:	88fb      	ldrh	r3, [r7, #6]
 8003b00:	4013      	ands	r3, r2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d006      	beq.n	8003b14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b06:	4a05      	ldr	r2, [pc, #20]	@ (8003b1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b08:	88fb      	ldrh	r3, [r7, #6]
 8003b0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b0c:	88fb      	ldrh	r3, [r7, #6]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7fd fb18 	bl	8001144 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b14:	bf00      	nop
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	40010400 	.word	0x40010400

08003b20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e272      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	f000 8087 	beq.w	8003c4e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b40:	4b92      	ldr	r3, [pc, #584]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f003 030c 	and.w	r3, r3, #12
 8003b48:	2b04      	cmp	r3, #4
 8003b4a:	d00c      	beq.n	8003b66 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b4c:	4b8f      	ldr	r3, [pc, #572]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f003 030c 	and.w	r3, r3, #12
 8003b54:	2b08      	cmp	r3, #8
 8003b56:	d112      	bne.n	8003b7e <HAL_RCC_OscConfig+0x5e>
 8003b58:	4b8c      	ldr	r3, [pc, #560]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b64:	d10b      	bne.n	8003b7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b66:	4b89      	ldr	r3, [pc, #548]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d06c      	beq.n	8003c4c <HAL_RCC_OscConfig+0x12c>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d168      	bne.n	8003c4c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e24c      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b86:	d106      	bne.n	8003b96 <HAL_RCC_OscConfig+0x76>
 8003b88:	4b80      	ldr	r3, [pc, #512]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a7f      	ldr	r2, [pc, #508]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b92:	6013      	str	r3, [r2, #0]
 8003b94:	e02e      	b.n	8003bf4 <HAL_RCC_OscConfig+0xd4>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10c      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x98>
 8003b9e:	4b7b      	ldr	r3, [pc, #492]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a7a      	ldr	r2, [pc, #488]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003ba4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ba8:	6013      	str	r3, [r2, #0]
 8003baa:	4b78      	ldr	r3, [pc, #480]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a77      	ldr	r2, [pc, #476]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bb0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	e01d      	b.n	8003bf4 <HAL_RCC_OscConfig+0xd4>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bc0:	d10c      	bne.n	8003bdc <HAL_RCC_OscConfig+0xbc>
 8003bc2:	4b72      	ldr	r3, [pc, #456]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a71      	ldr	r2, [pc, #452]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	4b6f      	ldr	r3, [pc, #444]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a6e      	ldr	r2, [pc, #440]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	e00b      	b.n	8003bf4 <HAL_RCC_OscConfig+0xd4>
 8003bdc:	4b6b      	ldr	r3, [pc, #428]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a6a      	ldr	r2, [pc, #424]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003be2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	4b68      	ldr	r3, [pc, #416]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a67      	ldr	r2, [pc, #412]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bf2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d013      	beq.n	8003c24 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bfc:	f7fd ff8c 	bl	8001b18 <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c04:	f7fd ff88 	bl	8001b18 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b64      	cmp	r3, #100	@ 0x64
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e200      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c16:	4b5d      	ldr	r3, [pc, #372]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0f0      	beq.n	8003c04 <HAL_RCC_OscConfig+0xe4>
 8003c22:	e014      	b.n	8003c4e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c24:	f7fd ff78 	bl	8001b18 <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c2c:	f7fd ff74 	bl	8001b18 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b64      	cmp	r3, #100	@ 0x64
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e1ec      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c3e:	4b53      	ldr	r3, [pc, #332]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f0      	bne.n	8003c2c <HAL_RCC_OscConfig+0x10c>
 8003c4a:	e000      	b.n	8003c4e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d063      	beq.n	8003d22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c5a:	4b4c      	ldr	r3, [pc, #304]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00b      	beq.n	8003c7e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c66:	4b49      	ldr	r3, [pc, #292]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f003 030c 	and.w	r3, r3, #12
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d11c      	bne.n	8003cac <HAL_RCC_OscConfig+0x18c>
 8003c72:	4b46      	ldr	r3, [pc, #280]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d116      	bne.n	8003cac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c7e:	4b43      	ldr	r3, [pc, #268]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d005      	beq.n	8003c96 <HAL_RCC_OscConfig+0x176>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d001      	beq.n	8003c96 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e1c0      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c96:	4b3d      	ldr	r3, [pc, #244]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	4939      	ldr	r1, [pc, #228]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003caa:	e03a      	b.n	8003d22 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d020      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cb4:	4b36      	ldr	r3, [pc, #216]	@ (8003d90 <HAL_RCC_OscConfig+0x270>)
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cba:	f7fd ff2d 	bl	8001b18 <HAL_GetTick>
 8003cbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc0:	e008      	b.n	8003cd4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc2:	f7fd ff29 	bl	8001b18 <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d901      	bls.n	8003cd4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e1a1      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0f0      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	00db      	lsls	r3, r3, #3
 8003cee:	4927      	ldr	r1, [pc, #156]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	600b      	str	r3, [r1, #0]
 8003cf4:	e015      	b.n	8003d22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cf6:	4b26      	ldr	r3, [pc, #152]	@ (8003d90 <HAL_RCC_OscConfig+0x270>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cfc:	f7fd ff0c 	bl	8001b18 <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d04:	f7fd ff08 	bl	8001b18 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e180      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d16:	4b1d      	ldr	r3, [pc, #116]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f0      	bne.n	8003d04 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d03a      	beq.n	8003da4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d019      	beq.n	8003d6a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d36:	4b17      	ldr	r3, [pc, #92]	@ (8003d94 <HAL_RCC_OscConfig+0x274>)
 8003d38:	2201      	movs	r2, #1
 8003d3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d3c:	f7fd feec 	bl	8001b18 <HAL_GetTick>
 8003d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d44:	f7fd fee8 	bl	8001b18 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e160      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d56:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d0f0      	beq.n	8003d44 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d62:	2001      	movs	r0, #1
 8003d64:	f000 fafe 	bl	8004364 <RCC_Delay>
 8003d68:	e01c      	b.n	8003da4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d94 <HAL_RCC_OscConfig+0x274>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d70:	f7fd fed2 	bl	8001b18 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d76:	e00f      	b.n	8003d98 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d78:	f7fd fece 	bl	8001b18 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d908      	bls.n	8003d98 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e146      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
 8003d8a:	bf00      	nop
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	42420000 	.word	0x42420000
 8003d94:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d98:	4b92      	ldr	r3, [pc, #584]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1e9      	bne.n	8003d78 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 80a6 	beq.w	8003efe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003db2:	2300      	movs	r3, #0
 8003db4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003db6:	4b8b      	ldr	r3, [pc, #556]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10d      	bne.n	8003dde <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dc2:	4b88      	ldr	r3, [pc, #544]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003dc4:	69db      	ldr	r3, [r3, #28]
 8003dc6:	4a87      	ldr	r2, [pc, #540]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003dc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dcc:	61d3      	str	r3, [r2, #28]
 8003dce:	4b85      	ldr	r3, [pc, #532]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003dd0:	69db      	ldr	r3, [r3, #28]
 8003dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dd6:	60bb      	str	r3, [r7, #8]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dde:	4b82      	ldr	r3, [pc, #520]	@ (8003fe8 <HAL_RCC_OscConfig+0x4c8>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d118      	bne.n	8003e1c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dea:	4b7f      	ldr	r3, [pc, #508]	@ (8003fe8 <HAL_RCC_OscConfig+0x4c8>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a7e      	ldr	r2, [pc, #504]	@ (8003fe8 <HAL_RCC_OscConfig+0x4c8>)
 8003df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003df4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003df6:	f7fd fe8f 	bl	8001b18 <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dfe:	f7fd fe8b 	bl	8001b18 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b64      	cmp	r3, #100	@ 0x64
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e103      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e10:	4b75      	ldr	r3, [pc, #468]	@ (8003fe8 <HAL_RCC_OscConfig+0x4c8>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0f0      	beq.n	8003dfe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d106      	bne.n	8003e32 <HAL_RCC_OscConfig+0x312>
 8003e24:	4b6f      	ldr	r3, [pc, #444]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	4a6e      	ldr	r2, [pc, #440]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e2a:	f043 0301 	orr.w	r3, r3, #1
 8003e2e:	6213      	str	r3, [r2, #32]
 8003e30:	e02d      	b.n	8003e8e <HAL_RCC_OscConfig+0x36e>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10c      	bne.n	8003e54 <HAL_RCC_OscConfig+0x334>
 8003e3a:	4b6a      	ldr	r3, [pc, #424]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	4a69      	ldr	r2, [pc, #420]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	f023 0301 	bic.w	r3, r3, #1
 8003e44:	6213      	str	r3, [r2, #32]
 8003e46:	4b67      	ldr	r3, [pc, #412]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e48:	6a1b      	ldr	r3, [r3, #32]
 8003e4a:	4a66      	ldr	r2, [pc, #408]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e4c:	f023 0304 	bic.w	r3, r3, #4
 8003e50:	6213      	str	r3, [r2, #32]
 8003e52:	e01c      	b.n	8003e8e <HAL_RCC_OscConfig+0x36e>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b05      	cmp	r3, #5
 8003e5a:	d10c      	bne.n	8003e76 <HAL_RCC_OscConfig+0x356>
 8003e5c:	4b61      	ldr	r3, [pc, #388]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	4a60      	ldr	r2, [pc, #384]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e62:	f043 0304 	orr.w	r3, r3, #4
 8003e66:	6213      	str	r3, [r2, #32]
 8003e68:	4b5e      	ldr	r3, [pc, #376]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e6a:	6a1b      	ldr	r3, [r3, #32]
 8003e6c:	4a5d      	ldr	r2, [pc, #372]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e6e:	f043 0301 	orr.w	r3, r3, #1
 8003e72:	6213      	str	r3, [r2, #32]
 8003e74:	e00b      	b.n	8003e8e <HAL_RCC_OscConfig+0x36e>
 8003e76:	4b5b      	ldr	r3, [pc, #364]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e78:	6a1b      	ldr	r3, [r3, #32]
 8003e7a:	4a5a      	ldr	r2, [pc, #360]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e7c:	f023 0301 	bic.w	r3, r3, #1
 8003e80:	6213      	str	r3, [r2, #32]
 8003e82:	4b58      	ldr	r3, [pc, #352]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	4a57      	ldr	r2, [pc, #348]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e88:	f023 0304 	bic.w	r3, r3, #4
 8003e8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d015      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e96:	f7fd fe3f 	bl	8001b18 <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e9c:	e00a      	b.n	8003eb4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e9e:	f7fd fe3b 	bl	8001b18 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e0b1      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb4:	4b4b      	ldr	r3, [pc, #300]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d0ee      	beq.n	8003e9e <HAL_RCC_OscConfig+0x37e>
 8003ec0:	e014      	b.n	8003eec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ec2:	f7fd fe29 	bl	8001b18 <HAL_GetTick>
 8003ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ec8:	e00a      	b.n	8003ee0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eca:	f7fd fe25 	bl	8001b18 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d901      	bls.n	8003ee0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e09b      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ee0:	4b40      	ldr	r3, [pc, #256]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d1ee      	bne.n	8003eca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003eec:	7dfb      	ldrb	r3, [r7, #23]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d105      	bne.n	8003efe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ef2:	4b3c      	ldr	r3, [pc, #240]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	4a3b      	ldr	r2, [pc, #236]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003ef8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003efc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	69db      	ldr	r3, [r3, #28]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f000 8087 	beq.w	8004016 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f08:	4b36      	ldr	r3, [pc, #216]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f003 030c 	and.w	r3, r3, #12
 8003f10:	2b08      	cmp	r3, #8
 8003f12:	d061      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	69db      	ldr	r3, [r3, #28]
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d146      	bne.n	8003faa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f1c:	4b33      	ldr	r3, [pc, #204]	@ (8003fec <HAL_RCC_OscConfig+0x4cc>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f22:	f7fd fdf9 	bl	8001b18 <HAL_GetTick>
 8003f26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f28:	e008      	b.n	8003f3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f2a:	f7fd fdf5 	bl	8001b18 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d901      	bls.n	8003f3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e06d      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f3c:	4b29      	ldr	r3, [pc, #164]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d1f0      	bne.n	8003f2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f50:	d108      	bne.n	8003f64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f52:	4b24      	ldr	r3, [pc, #144]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	4921      	ldr	r1, [pc, #132]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f64:	4b1f      	ldr	r3, [pc, #124]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a19      	ldr	r1, [r3, #32]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f74:	430b      	orrs	r3, r1
 8003f76:	491b      	ldr	r1, [pc, #108]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8003fec <HAL_RCC_OscConfig+0x4cc>)
 8003f7e:	2201      	movs	r2, #1
 8003f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f82:	f7fd fdc9 	bl	8001b18 <HAL_GetTick>
 8003f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f88:	e008      	b.n	8003f9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f8a:	f7fd fdc5 	bl	8001b18 <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d901      	bls.n	8003f9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e03d      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f9c:	4b11      	ldr	r3, [pc, #68]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0f0      	beq.n	8003f8a <HAL_RCC_OscConfig+0x46a>
 8003fa8:	e035      	b.n	8004016 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003faa:	4b10      	ldr	r3, [pc, #64]	@ (8003fec <HAL_RCC_OscConfig+0x4cc>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb0:	f7fd fdb2 	bl	8001b18 <HAL_GetTick>
 8003fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fb6:	e008      	b.n	8003fca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fb8:	f7fd fdae 	bl	8001b18 <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e026      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fca:	4b06      	ldr	r3, [pc, #24]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1f0      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x498>
 8003fd6:	e01e      	b.n	8004016 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69db      	ldr	r3, [r3, #28]
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d107      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e019      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	40007000 	.word	0x40007000
 8003fec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8004020 <HAL_RCC_OscConfig+0x500>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	429a      	cmp	r2, r3
 8004002:	d106      	bne.n	8004012 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800400e:	429a      	cmp	r2, r3
 8004010:	d001      	beq.n	8004016 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e000      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40021000 	.word	0x40021000

08004024 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d101      	bne.n	8004038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e0d0      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004038:	4b6a      	ldr	r3, [pc, #424]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	429a      	cmp	r2, r3
 8004044:	d910      	bls.n	8004068 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004046:	4b67      	ldr	r3, [pc, #412]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f023 0207 	bic.w	r2, r3, #7
 800404e:	4965      	ldr	r1, [pc, #404]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	4313      	orrs	r3, r2
 8004054:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004056:	4b63      	ldr	r3, [pc, #396]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	683a      	ldr	r2, [r7, #0]
 8004060:	429a      	cmp	r2, r3
 8004062:	d001      	beq.n	8004068 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e0b8      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d020      	beq.n	80040b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b00      	cmp	r3, #0
 800407e:	d005      	beq.n	800408c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004080:	4b59      	ldr	r3, [pc, #356]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	4a58      	ldr	r2, [pc, #352]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004086:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800408a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0308 	and.w	r3, r3, #8
 8004094:	2b00      	cmp	r3, #0
 8004096:	d005      	beq.n	80040a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004098:	4b53      	ldr	r3, [pc, #332]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	4a52      	ldr	r2, [pc, #328]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 800409e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80040a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040a4:	4b50      	ldr	r3, [pc, #320]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	494d      	ldr	r1, [pc, #308]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d040      	beq.n	8004144 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d107      	bne.n	80040da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ca:	4b47      	ldr	r3, [pc, #284]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d115      	bne.n	8004102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e07f      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d107      	bne.n	80040f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040e2:	4b41      	ldr	r3, [pc, #260]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d109      	bne.n	8004102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e073      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040f2:	4b3d      	ldr	r3, [pc, #244]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e06b      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004102:	4b39      	ldr	r3, [pc, #228]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f023 0203 	bic.w	r2, r3, #3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	4936      	ldr	r1, [pc, #216]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004110:	4313      	orrs	r3, r2
 8004112:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004114:	f7fd fd00 	bl	8001b18 <HAL_GetTick>
 8004118:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800411a:	e00a      	b.n	8004132 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800411c:	f7fd fcfc 	bl	8001b18 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	f241 3288 	movw	r2, #5000	@ 0x1388
 800412a:	4293      	cmp	r3, r2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e053      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004132:	4b2d      	ldr	r3, [pc, #180]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f003 020c 	and.w	r2, r3, #12
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	429a      	cmp	r2, r3
 8004142:	d1eb      	bne.n	800411c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004144:	4b27      	ldr	r3, [pc, #156]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	429a      	cmp	r2, r3
 8004150:	d210      	bcs.n	8004174 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004152:	4b24      	ldr	r3, [pc, #144]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f023 0207 	bic.w	r2, r3, #7
 800415a:	4922      	ldr	r1, [pc, #136]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	4313      	orrs	r3, r2
 8004160:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004162:	4b20      	ldr	r3, [pc, #128]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	429a      	cmp	r2, r3
 800416e:	d001      	beq.n	8004174 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e032      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0304 	and.w	r3, r3, #4
 800417c:	2b00      	cmp	r3, #0
 800417e:	d008      	beq.n	8004192 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004180:	4b19      	ldr	r3, [pc, #100]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	4916      	ldr	r1, [pc, #88]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 800418e:	4313      	orrs	r3, r2
 8004190:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b00      	cmp	r3, #0
 800419c:	d009      	beq.n	80041b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800419e:	4b12      	ldr	r3, [pc, #72]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	00db      	lsls	r3, r3, #3
 80041ac:	490e      	ldr	r1, [pc, #56]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041b2:	f000 f821 	bl	80041f8 <HAL_RCC_GetSysClockFreq>
 80041b6:	4602      	mov	r2, r0
 80041b8:	4b0b      	ldr	r3, [pc, #44]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	091b      	lsrs	r3, r3, #4
 80041be:	f003 030f 	and.w	r3, r3, #15
 80041c2:	490a      	ldr	r1, [pc, #40]	@ (80041ec <HAL_RCC_ClockConfig+0x1c8>)
 80041c4:	5ccb      	ldrb	r3, [r1, r3]
 80041c6:	fa22 f303 	lsr.w	r3, r2, r3
 80041ca:	4a09      	ldr	r2, [pc, #36]	@ (80041f0 <HAL_RCC_ClockConfig+0x1cc>)
 80041cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041ce:	4b09      	ldr	r3, [pc, #36]	@ (80041f4 <HAL_RCC_ClockConfig+0x1d0>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7fd fb1c 	bl	8001810 <HAL_InitTick>

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40022000 	.word	0x40022000
 80041e8:	40021000 	.word	0x40021000
 80041ec:	080082c8 	.word	0x080082c8
 80041f0:	20000000 	.word	0x20000000
 80041f4:	20000004 	.word	0x20000004

080041f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b087      	sub	sp, #28
 80041fc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041fe:	2300      	movs	r3, #0
 8004200:	60fb      	str	r3, [r7, #12]
 8004202:	2300      	movs	r3, #0
 8004204:	60bb      	str	r3, [r7, #8]
 8004206:	2300      	movs	r3, #0
 8004208:	617b      	str	r3, [r7, #20]
 800420a:	2300      	movs	r3, #0
 800420c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800420e:	2300      	movs	r3, #0
 8004210:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004212:	4b1e      	ldr	r3, [pc, #120]	@ (800428c <HAL_RCC_GetSysClockFreq+0x94>)
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f003 030c 	and.w	r3, r3, #12
 800421e:	2b04      	cmp	r3, #4
 8004220:	d002      	beq.n	8004228 <HAL_RCC_GetSysClockFreq+0x30>
 8004222:	2b08      	cmp	r3, #8
 8004224:	d003      	beq.n	800422e <HAL_RCC_GetSysClockFreq+0x36>
 8004226:	e027      	b.n	8004278 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004228:	4b19      	ldr	r3, [pc, #100]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x98>)
 800422a:	613b      	str	r3, [r7, #16]
      break;
 800422c:	e027      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	0c9b      	lsrs	r3, r3, #18
 8004232:	f003 030f 	and.w	r3, r3, #15
 8004236:	4a17      	ldr	r2, [pc, #92]	@ (8004294 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004238:	5cd3      	ldrb	r3, [r2, r3]
 800423a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d010      	beq.n	8004268 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004246:	4b11      	ldr	r3, [pc, #68]	@ (800428c <HAL_RCC_GetSysClockFreq+0x94>)
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	0c5b      	lsrs	r3, r3, #17
 800424c:	f003 0301 	and.w	r3, r3, #1
 8004250:	4a11      	ldr	r2, [pc, #68]	@ (8004298 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004252:	5cd3      	ldrb	r3, [r2, r3]
 8004254:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a0d      	ldr	r2, [pc, #52]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x98>)
 800425a:	fb03 f202 	mul.w	r2, r3, r2
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	fbb2 f3f3 	udiv	r3, r2, r3
 8004264:	617b      	str	r3, [r7, #20]
 8004266:	e004      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a0c      	ldr	r2, [pc, #48]	@ (800429c <HAL_RCC_GetSysClockFreq+0xa4>)
 800426c:	fb02 f303 	mul.w	r3, r2, r3
 8004270:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	613b      	str	r3, [r7, #16]
      break;
 8004276:	e002      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004278:	4b05      	ldr	r3, [pc, #20]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x98>)
 800427a:	613b      	str	r3, [r7, #16]
      break;
 800427c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800427e:	693b      	ldr	r3, [r7, #16]
}
 8004280:	4618      	mov	r0, r3
 8004282:	371c      	adds	r7, #28
 8004284:	46bd      	mov	sp, r7
 8004286:	bc80      	pop	{r7}
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	40021000 	.word	0x40021000
 8004290:	007a1200 	.word	0x007a1200
 8004294:	080082e0 	.word	0x080082e0
 8004298:	080082f0 	.word	0x080082f0
 800429c:	003d0900 	.word	0x003d0900

080042a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042a0:	b480      	push	{r7}
 80042a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042a4:	4b02      	ldr	r3, [pc, #8]	@ (80042b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80042a6:	681b      	ldr	r3, [r3, #0]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bc80      	pop	{r7}
 80042ae:	4770      	bx	lr
 80042b0:	20000000 	.word	0x20000000

080042b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042b8:	f7ff fff2 	bl	80042a0 <HAL_RCC_GetHCLKFreq>
 80042bc:	4602      	mov	r2, r0
 80042be:	4b05      	ldr	r3, [pc, #20]	@ (80042d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	0a1b      	lsrs	r3, r3, #8
 80042c4:	f003 0307 	and.w	r3, r3, #7
 80042c8:	4903      	ldr	r1, [pc, #12]	@ (80042d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ca:	5ccb      	ldrb	r3, [r1, r3]
 80042cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	40021000 	.word	0x40021000
 80042d8:	080082d8 	.word	0x080082d8

080042dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042e0:	f7ff ffde 	bl	80042a0 <HAL_RCC_GetHCLKFreq>
 80042e4:	4602      	mov	r2, r0
 80042e6:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	0adb      	lsrs	r3, r3, #11
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	4903      	ldr	r1, [pc, #12]	@ (8004300 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042f2:	5ccb      	ldrb	r3, [r1, r3]
 80042f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40021000 	.word	0x40021000
 8004300:	080082d8 	.word	0x080082d8

08004304 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	220f      	movs	r2, #15
 8004312:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004314:	4b11      	ldr	r3, [pc, #68]	@ (800435c <HAL_RCC_GetClockConfig+0x58>)
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f003 0203 	and.w	r2, r3, #3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004320:	4b0e      	ldr	r3, [pc, #56]	@ (800435c <HAL_RCC_GetClockConfig+0x58>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800432c:	4b0b      	ldr	r3, [pc, #44]	@ (800435c <HAL_RCC_GetClockConfig+0x58>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004338:	4b08      	ldr	r3, [pc, #32]	@ (800435c <HAL_RCC_GetClockConfig+0x58>)
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	08db      	lsrs	r3, r3, #3
 800433e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004346:	4b06      	ldr	r3, [pc, #24]	@ (8004360 <HAL_RCC_GetClockConfig+0x5c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0207 	and.w	r2, r3, #7
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004352:	bf00      	nop
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	bc80      	pop	{r7}
 800435a:	4770      	bx	lr
 800435c:	40021000 	.word	0x40021000
 8004360:	40022000 	.word	0x40022000

08004364 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800436c:	4b0a      	ldr	r3, [pc, #40]	@ (8004398 <RCC_Delay+0x34>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a0a      	ldr	r2, [pc, #40]	@ (800439c <RCC_Delay+0x38>)
 8004372:	fba2 2303 	umull	r2, r3, r2, r3
 8004376:	0a5b      	lsrs	r3, r3, #9
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	fb02 f303 	mul.w	r3, r2, r3
 800437e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004380:	bf00      	nop
  }
  while (Delay --);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	1e5a      	subs	r2, r3, #1
 8004386:	60fa      	str	r2, [r7, #12]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d1f9      	bne.n	8004380 <RCC_Delay+0x1c>
}
 800438c:	bf00      	nop
 800438e:	bf00      	nop
 8004390:	3714      	adds	r7, #20
 8004392:	46bd      	mov	sp, r7
 8004394:	bc80      	pop	{r7}
 8004396:	4770      	bx	lr
 8004398:	20000000 	.word	0x20000000
 800439c:	10624dd3 	.word	0x10624dd3

080043a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80043a8:	2300      	movs	r3, #0
 80043aa:	613b      	str	r3, [r7, #16]
 80043ac:	2300      	movs	r3, #0
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d07d      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80043bc:	2300      	movs	r3, #0
 80043be:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043c0:	4b4f      	ldr	r3, [pc, #316]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043c2:	69db      	ldr	r3, [r3, #28]
 80043c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d10d      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043cc:	4b4c      	ldr	r3, [pc, #304]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ce:	69db      	ldr	r3, [r3, #28]
 80043d0:	4a4b      	ldr	r2, [pc, #300]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043d6:	61d3      	str	r3, [r2, #28]
 80043d8:	4b49      	ldr	r3, [pc, #292]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043da:	69db      	ldr	r3, [r3, #28]
 80043dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043e0:	60bb      	str	r3, [r7, #8]
 80043e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043e4:	2301      	movs	r3, #1
 80043e6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e8:	4b46      	ldr	r3, [pc, #280]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d118      	bne.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043f4:	4b43      	ldr	r3, [pc, #268]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a42      	ldr	r2, [pc, #264]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004400:	f7fd fb8a 	bl	8001b18 <HAL_GetTick>
 8004404:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004406:	e008      	b.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004408:	f7fd fb86 	bl	8001b18 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b64      	cmp	r3, #100	@ 0x64
 8004414:	d901      	bls.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e06d      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441a:	4b3a      	ldr	r3, [pc, #232]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004422:	2b00      	cmp	r3, #0
 8004424:	d0f0      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004426:	4b36      	ldr	r3, [pc, #216]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004428:	6a1b      	ldr	r3, [r3, #32]
 800442a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800442e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d02e      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	429a      	cmp	r2, r3
 8004442:	d027      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004444:	4b2e      	ldr	r3, [pc, #184]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004446:	6a1b      	ldr	r3, [r3, #32]
 8004448:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800444c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800444e:	4b2e      	ldr	r3, [pc, #184]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004450:	2201      	movs	r2, #1
 8004452:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004454:	4b2c      	ldr	r3, [pc, #176]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004456:	2200      	movs	r2, #0
 8004458:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800445a:	4a29      	ldr	r2, [pc, #164]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d014      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800446a:	f7fd fb55 	bl	8001b18 <HAL_GetTick>
 800446e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004470:	e00a      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004472:	f7fd fb51 	bl	8001b18 <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004480:	4293      	cmp	r3, r2
 8004482:	d901      	bls.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e036      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004488:	4b1d      	ldr	r3, [pc, #116]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	f003 0302 	and.w	r3, r3, #2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d0ee      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004494:	4b1a      	ldr	r3, [pc, #104]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004496:	6a1b      	ldr	r3, [r3, #32]
 8004498:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	4917      	ldr	r1, [pc, #92]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80044a6:	7dfb      	ldrb	r3, [r7, #23]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d105      	bne.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044ac:	4b14      	ldr	r3, [pc, #80]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	4a13      	ldr	r2, [pc, #76]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044b6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d008      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	490b      	ldr	r1, [pc, #44]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0310 	and.w	r3, r3, #16
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d008      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044e2:	4b07      	ldr	r3, [pc, #28]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	4904      	ldr	r1, [pc, #16]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	40021000 	.word	0x40021000
 8004504:	40007000 	.word	0x40007000
 8004508:	42420440 	.word	0x42420440

0800450c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e041      	b.n	80045a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004524:	b2db      	uxtb	r3, r3
 8004526:	2b00      	cmp	r3, #0
 8004528:	d106      	bne.n	8004538 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f839 	bl	80045aa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	3304      	adds	r3, #4
 8004548:	4619      	mov	r1, r3
 800454a:	4610      	mov	r0, r2
 800454c:	f000 fdfa 	bl	8005144 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3708      	adds	r7, #8
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}

080045aa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b083      	sub	sp, #12
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bc80      	pop	{r7}
 80045ba:	4770      	bx	lr

080045bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d001      	beq.n	80045d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e03a      	b.n	800464a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2202      	movs	r2, #2
 80045d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68da      	ldr	r2, [r3, #12]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f042 0201 	orr.w	r2, r2, #1
 80045ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a18      	ldr	r2, [pc, #96]	@ (8004654 <HAL_TIM_Base_Start_IT+0x98>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d00e      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x58>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045fe:	d009      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x58>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a14      	ldr	r2, [pc, #80]	@ (8004658 <HAL_TIM_Base_Start_IT+0x9c>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d004      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x58>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a13      	ldr	r2, [pc, #76]	@ (800465c <HAL_TIM_Base_Start_IT+0xa0>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d111      	bne.n	8004638 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 0307 	and.w	r3, r3, #7
 800461e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2b06      	cmp	r3, #6
 8004624:	d010      	beq.n	8004648 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f042 0201 	orr.w	r2, r2, #1
 8004634:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004636:	e007      	b.n	8004648 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0201 	orr.w	r2, r2, #1
 8004646:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3714      	adds	r7, #20
 800464e:	46bd      	mov	sp, r7
 8004650:	bc80      	pop	{r7}
 8004652:	4770      	bx	lr
 8004654:	40012c00 	.word	0x40012c00
 8004658:	40000400 	.word	0x40000400
 800465c:	40000800 	.word	0x40000800

08004660 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e041      	b.n	80046f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d106      	bne.n	800468c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7fc fff0 	bl	800166c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2202      	movs	r2, #2
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	3304      	adds	r3, #4
 800469c:	4619      	mov	r1, r3
 800469e:	4610      	mov	r0, r2
 80046a0:	f000 fd50 	bl	8005144 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
	...

08004700 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b086      	sub	sp, #24
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]
 800470c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d109      	bne.n	800472c <HAL_TIM_PWM_Start_DMA+0x2c>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b02      	cmp	r3, #2
 8004722:	bf0c      	ite	eq
 8004724:	2301      	moveq	r3, #1
 8004726:	2300      	movne	r3, #0
 8004728:	b2db      	uxtb	r3, r3
 800472a:	e022      	b.n	8004772 <HAL_TIM_PWM_Start_DMA+0x72>
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2b04      	cmp	r3, #4
 8004730:	d109      	bne.n	8004746 <HAL_TIM_PWM_Start_DMA+0x46>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b02      	cmp	r3, #2
 800473c:	bf0c      	ite	eq
 800473e:	2301      	moveq	r3, #1
 8004740:	2300      	movne	r3, #0
 8004742:	b2db      	uxtb	r3, r3
 8004744:	e015      	b.n	8004772 <HAL_TIM_PWM_Start_DMA+0x72>
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	2b08      	cmp	r3, #8
 800474a:	d109      	bne.n	8004760 <HAL_TIM_PWM_Start_DMA+0x60>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b02      	cmp	r3, #2
 8004756:	bf0c      	ite	eq
 8004758:	2301      	moveq	r3, #1
 800475a:	2300      	movne	r3, #0
 800475c:	b2db      	uxtb	r3, r3
 800475e:	e008      	b.n	8004772 <HAL_TIM_PWM_Start_DMA+0x72>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004766:	b2db      	uxtb	r3, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	bf0c      	ite	eq
 800476c:	2301      	moveq	r3, #1
 800476e:	2300      	movne	r3, #0
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004776:	2302      	movs	r3, #2
 8004778:	e153      	b.n	8004a22 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d109      	bne.n	8004794 <HAL_TIM_PWM_Start_DMA+0x94>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2b01      	cmp	r3, #1
 800478a:	bf0c      	ite	eq
 800478c:	2301      	moveq	r3, #1
 800478e:	2300      	movne	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	e022      	b.n	80047da <HAL_TIM_PWM_Start_DMA+0xda>
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b04      	cmp	r3, #4
 8004798:	d109      	bne.n	80047ae <HAL_TIM_PWM_Start_DMA+0xae>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	bf0c      	ite	eq
 80047a6:	2301      	moveq	r3, #1
 80047a8:	2300      	movne	r3, #0
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	e015      	b.n	80047da <HAL_TIM_PWM_Start_DMA+0xda>
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	2b08      	cmp	r3, #8
 80047b2:	d109      	bne.n	80047c8 <HAL_TIM_PWM_Start_DMA+0xc8>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b01      	cmp	r3, #1
 80047be:	bf0c      	ite	eq
 80047c0:	2301      	moveq	r3, #1
 80047c2:	2300      	movne	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	e008      	b.n	80047da <HAL_TIM_PWM_Start_DMA+0xda>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	bf0c      	ite	eq
 80047d4:	2301      	moveq	r3, #1
 80047d6:	2300      	movne	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d024      	beq.n	8004828 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d002      	beq.n	80047ea <HAL_TIM_PWM_Start_DMA+0xea>
 80047e4:	887b      	ldrh	r3, [r7, #2]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d101      	bne.n	80047ee <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e119      	b.n	8004a22 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d104      	bne.n	80047fe <HAL_TIM_PWM_Start_DMA+0xfe>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047fc:	e016      	b.n	800482c <HAL_TIM_PWM_Start_DMA+0x12c>
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	2b04      	cmp	r3, #4
 8004802:	d104      	bne.n	800480e <HAL_TIM_PWM_Start_DMA+0x10e>
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2202      	movs	r2, #2
 8004808:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800480c:	e00e      	b.n	800482c <HAL_TIM_PWM_Start_DMA+0x12c>
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	2b08      	cmp	r3, #8
 8004812:	d104      	bne.n	800481e <HAL_TIM_PWM_Start_DMA+0x11e>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800481c:	e006      	b.n	800482c <HAL_TIM_PWM_Start_DMA+0x12c>
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2202      	movs	r2, #2
 8004822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004826:	e001      	b.n	800482c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e0fa      	b.n	8004a22 <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	2b0c      	cmp	r3, #12
 8004830:	f200 80ae 	bhi.w	8004990 <HAL_TIM_PWM_Start_DMA+0x290>
 8004834:	a201      	add	r2, pc, #4	@ (adr r2, 800483c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800483a:	bf00      	nop
 800483c:	08004871 	.word	0x08004871
 8004840:	08004991 	.word	0x08004991
 8004844:	08004991 	.word	0x08004991
 8004848:	08004991 	.word	0x08004991
 800484c:	080048b9 	.word	0x080048b9
 8004850:	08004991 	.word	0x08004991
 8004854:	08004991 	.word	0x08004991
 8004858:	08004991 	.word	0x08004991
 800485c:	08004901 	.word	0x08004901
 8004860:	08004991 	.word	0x08004991
 8004864:	08004991 	.word	0x08004991
 8004868:	08004991 	.word	0x08004991
 800486c:	08004949 	.word	0x08004949
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004874:	4a6d      	ldr	r2, [pc, #436]	@ (8004a2c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004876:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487c:	4a6c      	ldr	r2, [pc, #432]	@ (8004a30 <HAL_TIM_PWM_Start_DMA+0x330>)
 800487e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004884:	4a6b      	ldr	r2, [pc, #428]	@ (8004a34 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004886:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800488c:	6879      	ldr	r1, [r7, #4]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	3334      	adds	r3, #52	@ 0x34
 8004894:	461a      	mov	r2, r3
 8004896:	887b      	ldrh	r3, [r7, #2]
 8004898:	f7fe fd22 	bl	80032e0 <HAL_DMA_Start_IT>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e0bd      	b.n	8004a22 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68da      	ldr	r2, [r3, #12]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048b4:	60da      	str	r2, [r3, #12]
      break;
 80048b6:	e06e      	b.n	8004996 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048bc:	4a5b      	ldr	r2, [pc, #364]	@ (8004a2c <HAL_TIM_PWM_Start_DMA+0x32c>)
 80048be:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c4:	4a5a      	ldr	r2, [pc, #360]	@ (8004a30 <HAL_TIM_PWM_Start_DMA+0x330>)
 80048c6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048cc:	4a59      	ldr	r2, [pc, #356]	@ (8004a34 <HAL_TIM_PWM_Start_DMA+0x334>)
 80048ce:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80048d4:	6879      	ldr	r1, [r7, #4]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	3338      	adds	r3, #56	@ 0x38
 80048dc:	461a      	mov	r2, r3
 80048de:	887b      	ldrh	r3, [r7, #2]
 80048e0:	f7fe fcfe 	bl	80032e0 <HAL_DMA_Start_IT>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e099      	b.n	8004a22 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68da      	ldr	r2, [r3, #12]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048fc:	60da      	str	r2, [r3, #12]
      break;
 80048fe:	e04a      	b.n	8004996 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004904:	4a49      	ldr	r2, [pc, #292]	@ (8004a2c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004906:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800490c:	4a48      	ldr	r2, [pc, #288]	@ (8004a30 <HAL_TIM_PWM_Start_DMA+0x330>)
 800490e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004914:	4a47      	ldr	r2, [pc, #284]	@ (8004a34 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004916:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800491c:	6879      	ldr	r1, [r7, #4]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	333c      	adds	r3, #60	@ 0x3c
 8004924:	461a      	mov	r2, r3
 8004926:	887b      	ldrh	r3, [r7, #2]
 8004928:	f7fe fcda 	bl	80032e0 <HAL_DMA_Start_IT>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e075      	b.n	8004a22 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68da      	ldr	r2, [r3, #12]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004944:	60da      	str	r2, [r3, #12]
      break;
 8004946:	e026      	b.n	8004996 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494c:	4a37      	ldr	r2, [pc, #220]	@ (8004a2c <HAL_TIM_PWM_Start_DMA+0x32c>)
 800494e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004954:	4a36      	ldr	r2, [pc, #216]	@ (8004a30 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004956:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800495c:	4a35      	ldr	r2, [pc, #212]	@ (8004a34 <HAL_TIM_PWM_Start_DMA+0x334>)
 800495e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004964:	6879      	ldr	r1, [r7, #4]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	3340      	adds	r3, #64	@ 0x40
 800496c:	461a      	mov	r2, r3
 800496e:	887b      	ldrh	r3, [r7, #2]
 8004970:	f7fe fcb6 	bl	80032e0 <HAL_DMA_Start_IT>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e051      	b.n	8004a22 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68da      	ldr	r2, [r3, #12]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800498c:	60da      	str	r2, [r3, #12]
      break;
 800498e:	e002      	b.n	8004996 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	75fb      	strb	r3, [r7, #23]
      break;
 8004994:	bf00      	nop
  }

  if (status == HAL_OK)
 8004996:	7dfb      	ldrb	r3, [r7, #23]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d141      	bne.n	8004a20 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2201      	movs	r2, #1
 80049a2:	68b9      	ldr	r1, [r7, #8]
 80049a4:	4618      	mov	r0, r3
 80049a6:	f000 fdc3 	bl	8005530 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a22      	ldr	r2, [pc, #136]	@ (8004a38 <HAL_TIM_PWM_Start_DMA+0x338>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d107      	bne.n	80049c4 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049c2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a1b      	ldr	r2, [pc, #108]	@ (8004a38 <HAL_TIM_PWM_Start_DMA+0x338>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d00e      	beq.n	80049ec <HAL_TIM_PWM_Start_DMA+0x2ec>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049d6:	d009      	beq.n	80049ec <HAL_TIM_PWM_Start_DMA+0x2ec>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a17      	ldr	r2, [pc, #92]	@ (8004a3c <HAL_TIM_PWM_Start_DMA+0x33c>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d004      	beq.n	80049ec <HAL_TIM_PWM_Start_DMA+0x2ec>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a16      	ldr	r2, [pc, #88]	@ (8004a40 <HAL_TIM_PWM_Start_DMA+0x340>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d111      	bne.n	8004a10 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 0307 	and.w	r3, r3, #7
 80049f6:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	2b06      	cmp	r3, #6
 80049fc:	d010      	beq.n	8004a20 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f042 0201 	orr.w	r2, r2, #1
 8004a0c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a0e:	e007      	b.n	8004a20 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f042 0201 	orr.w	r2, r2, #1
 8004a1e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004a20:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3718      	adds	r7, #24
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	08005033 	.word	0x08005033
 8004a30:	080050db 	.word	0x080050db
 8004a34:	08004fa1 	.word	0x08004fa1
 8004a38:	40012c00 	.word	0x40012c00
 8004a3c:	40000400 	.word	0x40000400
 8004a40:	40000800 	.word	0x40000800

08004a44 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b0c      	cmp	r3, #12
 8004a56:	d855      	bhi.n	8004b04 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004a58:	a201      	add	r2, pc, #4	@ (adr r2, 8004a60 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a5e:	bf00      	nop
 8004a60:	08004a95 	.word	0x08004a95
 8004a64:	08004b05 	.word	0x08004b05
 8004a68:	08004b05 	.word	0x08004b05
 8004a6c:	08004b05 	.word	0x08004b05
 8004a70:	08004ab1 	.word	0x08004ab1
 8004a74:	08004b05 	.word	0x08004b05
 8004a78:	08004b05 	.word	0x08004b05
 8004a7c:	08004b05 	.word	0x08004b05
 8004a80:	08004acd 	.word	0x08004acd
 8004a84:	08004b05 	.word	0x08004b05
 8004a88:	08004b05 	.word	0x08004b05
 8004a8c:	08004b05 	.word	0x08004b05
 8004a90:	08004ae9 	.word	0x08004ae9
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004aa2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7fe fcb5 	bl	8003418 <HAL_DMA_Abort_IT>
      break;
 8004aae:	e02c      	b.n	8004b0a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68da      	ldr	r2, [r3, #12]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004abe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f7fe fca7 	bl	8003418 <HAL_DMA_Abort_IT>
      break;
 8004aca:	e01e      	b.n	8004b0a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68da      	ldr	r2, [r3, #12]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ada:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7fe fc99 	bl	8003418 <HAL_DMA_Abort_IT>
      break;
 8004ae6:	e010      	b.n	8004b0a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68da      	ldr	r2, [r3, #12]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004af6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7fe fc8b 	bl	8003418 <HAL_DMA_Abort_IT>
      break;
 8004b02:	e002      	b.n	8004b0a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	73fb      	strb	r3, [r7, #15]
      break;
 8004b08:	bf00      	nop
  }

  if (status == HAL_OK)
 8004b0a:	7bfb      	ldrb	r3, [r7, #15]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d157      	bne.n	8004bc0 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2200      	movs	r2, #0
 8004b16:	6839      	ldr	r1, [r7, #0]
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f000 fd09 	bl	8005530 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a2a      	ldr	r2, [pc, #168]	@ (8004bcc <HAL_TIM_PWM_Stop_DMA+0x188>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d117      	bne.n	8004b58 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	6a1a      	ldr	r2, [r3, #32]
 8004b2e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b32:	4013      	ands	r3, r2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d10f      	bne.n	8004b58 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	6a1a      	ldr	r2, [r3, #32]
 8004b3e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b42:	4013      	ands	r3, r2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d107      	bne.n	8004b58 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b56:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6a1a      	ldr	r2, [r3, #32]
 8004b5e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b62:	4013      	ands	r3, r2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10f      	bne.n	8004b88 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	6a1a      	ldr	r2, [r3, #32]
 8004b6e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b72:	4013      	ands	r3, r2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d107      	bne.n	8004b88 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f022 0201 	bic.w	r2, r2, #1
 8004b86:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d104      	bne.n	8004b98 <HAL_TIM_PWM_Stop_DMA+0x154>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b96:	e013      	b.n	8004bc0 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	2b04      	cmp	r3, #4
 8004b9c:	d104      	bne.n	8004ba8 <HAL_TIM_PWM_Stop_DMA+0x164>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ba6:	e00b      	b.n	8004bc0 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	2b08      	cmp	r3, #8
 8004bac:	d104      	bne.n	8004bb8 <HAL_TIM_PWM_Stop_DMA+0x174>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bb6:	e003      	b.n	8004bc0 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8004bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3710      	adds	r7, #16
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	40012c00 	.word	0x40012c00

08004bd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d020      	beq.n	8004c34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d01b      	beq.n	8004c34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f06f 0202 	mvn.w	r2, #2
 8004c04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d003      	beq.n	8004c22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 f993 	bl	8004f46 <HAL_TIM_IC_CaptureCallback>
 8004c20:	e005      	b.n	8004c2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f986 	bl	8004f34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f000 f995 	bl	8004f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	f003 0304 	and.w	r3, r3, #4
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d020      	beq.n	8004c80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f003 0304 	and.w	r3, r3, #4
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d01b      	beq.n	8004c80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f06f 0204 	mvn.w	r2, #4
 8004c50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2202      	movs	r2, #2
 8004c56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d003      	beq.n	8004c6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f96d 	bl	8004f46 <HAL_TIM_IC_CaptureCallback>
 8004c6c:	e005      	b.n	8004c7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 f960 	bl	8004f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 f96f 	bl	8004f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	f003 0308 	and.w	r3, r3, #8
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d020      	beq.n	8004ccc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f003 0308 	and.w	r3, r3, #8
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d01b      	beq.n	8004ccc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f06f 0208 	mvn.w	r2, #8
 8004c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2204      	movs	r2, #4
 8004ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	69db      	ldr	r3, [r3, #28]
 8004caa:	f003 0303 	and.w	r3, r3, #3
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d003      	beq.n	8004cba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 f947 	bl	8004f46 <HAL_TIM_IC_CaptureCallback>
 8004cb8:	e005      	b.n	8004cc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 f93a 	bl	8004f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f949 	bl	8004f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	f003 0310 	and.w	r3, r3, #16
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d020      	beq.n	8004d18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f003 0310 	and.w	r3, r3, #16
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d01b      	beq.n	8004d18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f06f 0210 	mvn.w	r2, #16
 8004ce8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2208      	movs	r2, #8
 8004cee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d003      	beq.n	8004d06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 f921 	bl	8004f46 <HAL_TIM_IC_CaptureCallback>
 8004d04:	e005      	b.n	8004d12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 f914 	bl	8004f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f000 f923 	bl	8004f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00c      	beq.n	8004d3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f003 0301 	and.w	r3, r3, #1
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d007      	beq.n	8004d3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f06f 0201 	mvn.w	r2, #1
 8004d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f7fc fa94 	bl	8001264 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00c      	beq.n	8004d60 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d007      	beq.n	8004d60 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 fcc4 	bl	80056e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00c      	beq.n	8004d84 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d007      	beq.n	8004d84 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f8fc 	bl	8004f7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	f003 0320 	and.w	r3, r3, #32
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00c      	beq.n	8004da8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f003 0320 	and.w	r3, r3, #32
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d007      	beq.n	8004da8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f06f 0220 	mvn.w	r2, #32
 8004da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 fc97 	bl	80056d6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004da8:	bf00      	nop
 8004daa:	3710      	adds	r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e0ae      	b.n	8004f2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b0c      	cmp	r3, #12
 8004dda:	f200 809f 	bhi.w	8004f1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004dde:	a201      	add	r2, pc, #4	@ (adr r2, 8004de4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de4:	08004e19 	.word	0x08004e19
 8004de8:	08004f1d 	.word	0x08004f1d
 8004dec:	08004f1d 	.word	0x08004f1d
 8004df0:	08004f1d 	.word	0x08004f1d
 8004df4:	08004e59 	.word	0x08004e59
 8004df8:	08004f1d 	.word	0x08004f1d
 8004dfc:	08004f1d 	.word	0x08004f1d
 8004e00:	08004f1d 	.word	0x08004f1d
 8004e04:	08004e9b 	.word	0x08004e9b
 8004e08:	08004f1d 	.word	0x08004f1d
 8004e0c:	08004f1d 	.word	0x08004f1d
 8004e10:	08004f1d 	.word	0x08004f1d
 8004e14:	08004edb 	.word	0x08004edb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68b9      	ldr	r1, [r7, #8]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f000 f9fe 	bl	8005220 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	699a      	ldr	r2, [r3, #24]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f042 0208 	orr.w	r2, r2, #8
 8004e32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699a      	ldr	r2, [r3, #24]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 0204 	bic.w	r2, r2, #4
 8004e42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6999      	ldr	r1, [r3, #24]
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	691a      	ldr	r2, [r3, #16]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	430a      	orrs	r2, r1
 8004e54:	619a      	str	r2, [r3, #24]
      break;
 8004e56:	e064      	b.n	8004f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68b9      	ldr	r1, [r7, #8]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 fa44 	bl	80052ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	699a      	ldr	r2, [r3, #24]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699a      	ldr	r2, [r3, #24]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	6999      	ldr	r1, [r3, #24]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	021a      	lsls	r2, r3, #8
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	430a      	orrs	r2, r1
 8004e96:	619a      	str	r2, [r3, #24]
      break;
 8004e98:	e043      	b.n	8004f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68b9      	ldr	r1, [r7, #8]
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f000 fa8d 	bl	80053c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	69da      	ldr	r2, [r3, #28]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f042 0208 	orr.w	r2, r2, #8
 8004eb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	69da      	ldr	r2, [r3, #28]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0204 	bic.w	r2, r2, #4
 8004ec4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	69d9      	ldr	r1, [r3, #28]
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	691a      	ldr	r2, [r3, #16]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	61da      	str	r2, [r3, #28]
      break;
 8004ed8:	e023      	b.n	8004f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68b9      	ldr	r1, [r7, #8]
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 fad7 	bl	8005494 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	69da      	ldr	r2, [r3, #28]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ef4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	69da      	ldr	r2, [r3, #28]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	69d9      	ldr	r1, [r3, #28]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	021a      	lsls	r2, r3, #8
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	61da      	str	r2, [r3, #28]
      break;
 8004f1a:	e002      	b.n	8004f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	75fb      	strb	r3, [r7, #23]
      break;
 8004f20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3718      	adds	r7, #24
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bc80      	pop	{r7}
 8004f44:	4770      	bx	lr

08004f46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b083      	sub	sp, #12
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f4e:	bf00      	nop
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bc80      	pop	{r7}
 8004f56:	4770      	bx	lr

08004f58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bc80      	pop	{r7}
 8004f68:	4770      	bx	lr

08004f6a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	b083      	sub	sp, #12
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004f72:	bf00      	nop
 8004f74:	370c      	adds	r7, #12
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bc80      	pop	{r7}
 8004f7a:	4770      	bx	lr

08004f7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bc80      	pop	{r7}
 8004f8c:	4770      	bx	lr

08004f8e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004f8e:	b480      	push	{r7}
 8004f90:	b083      	sub	sp, #12
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bc80      	pop	{r7}
 8004f9e:	4770      	bx	lr

08004fa0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fac:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d107      	bne.n	8004fc8 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fc6:	e02a      	b.n	800501e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d107      	bne.n	8004fe2 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2202      	movs	r2, #2
 8004fd6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fe0:	e01d      	b.n	800501e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d107      	bne.n	8004ffc <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2204      	movs	r2, #4
 8004ff0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ffa:	e010      	b.n	800501e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	429a      	cmp	r2, r3
 8005004:	d107      	bne.n	8005016 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2208      	movs	r2, #8
 800500a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005014:	e003      	b.n	800501e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f7ff ffb5 	bl	8004f8e <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	771a      	strb	r2, [r3, #28]
}
 800502a:	bf00      	nop
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005032:	b580      	push	{r7, lr}
 8005034:	b084      	sub	sp, #16
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	429a      	cmp	r2, r3
 8005048:	d10b      	bne.n	8005062 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d136      	bne.n	80050c6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005060:	e031      	b.n	80050c6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	429a      	cmp	r2, r3
 800506a:	d10b      	bne.n	8005084 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2202      	movs	r2, #2
 8005070:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d125      	bne.n	80050c6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005082:	e020      	b.n	80050c6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	429a      	cmp	r2, r3
 800508c:	d10b      	bne.n	80050a6 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2204      	movs	r2, #4
 8005092:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d114      	bne.n	80050c6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050a4:	e00f      	b.n	80050c6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d10a      	bne.n	80050c6 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2208      	movs	r2, #8
 80050b4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d103      	bne.n	80050c6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f7ff ff46 	bl	8004f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	771a      	strb	r2, [r3, #28]
}
 80050d2:	bf00      	nop
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}

080050da <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80050da:	b580      	push	{r7, lr}
 80050dc:	b084      	sub	sp, #16
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d103      	bne.n	80050fa <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2201      	movs	r2, #1
 80050f6:	771a      	strb	r2, [r3, #28]
 80050f8:	e019      	b.n	800512e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	429a      	cmp	r2, r3
 8005102:	d103      	bne.n	800510c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2202      	movs	r2, #2
 8005108:	771a      	strb	r2, [r3, #28]
 800510a:	e010      	b.n	800512e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	429a      	cmp	r2, r3
 8005114:	d103      	bne.n	800511e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2204      	movs	r2, #4
 800511a:	771a      	strb	r2, [r3, #28]
 800511c:	e007      	b.n	800512e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	429a      	cmp	r2, r3
 8005126:	d102      	bne.n	800512e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2208      	movs	r2, #8
 800512c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f7ff ff1b 	bl	8004f6a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	771a      	strb	r2, [r3, #28]
}
 800513a:	bf00      	nop
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
	...

08005144 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a2f      	ldr	r2, [pc, #188]	@ (8005214 <TIM_Base_SetConfig+0xd0>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d00b      	beq.n	8005174 <TIM_Base_SetConfig+0x30>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005162:	d007      	beq.n	8005174 <TIM_Base_SetConfig+0x30>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a2c      	ldr	r2, [pc, #176]	@ (8005218 <TIM_Base_SetConfig+0xd4>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d003      	beq.n	8005174 <TIM_Base_SetConfig+0x30>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a2b      	ldr	r2, [pc, #172]	@ (800521c <TIM_Base_SetConfig+0xd8>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d108      	bne.n	8005186 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800517a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	4313      	orrs	r3, r2
 8005184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a22      	ldr	r2, [pc, #136]	@ (8005214 <TIM_Base_SetConfig+0xd0>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d00b      	beq.n	80051a6 <TIM_Base_SetConfig+0x62>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005194:	d007      	beq.n	80051a6 <TIM_Base_SetConfig+0x62>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a1f      	ldr	r2, [pc, #124]	@ (8005218 <TIM_Base_SetConfig+0xd4>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d003      	beq.n	80051a6 <TIM_Base_SetConfig+0x62>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a1e      	ldr	r2, [pc, #120]	@ (800521c <TIM_Base_SetConfig+0xd8>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d108      	bne.n	80051b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a0d      	ldr	r2, [pc, #52]	@ (8005214 <TIM_Base_SetConfig+0xd0>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d103      	bne.n	80051ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	691a      	ldr	r2, [r3, #16]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d005      	beq.n	800520a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	f023 0201 	bic.w	r2, r3, #1
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	611a      	str	r2, [r3, #16]
  }
}
 800520a:	bf00      	nop
 800520c:	3714      	adds	r7, #20
 800520e:	46bd      	mov	sp, r7
 8005210:	bc80      	pop	{r7}
 8005212:	4770      	bx	lr
 8005214:	40012c00 	.word	0x40012c00
 8005218:	40000400 	.word	0x40000400
 800521c:	40000800 	.word	0x40000800

08005220 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a1b      	ldr	r3, [r3, #32]
 800522e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a1b      	ldr	r3, [r3, #32]
 8005234:	f023 0201 	bic.w	r2, r3, #1
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800524e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f023 0303 	bic.w	r3, r3, #3
 8005256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	4313      	orrs	r3, r2
 8005260:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	f023 0302 	bic.w	r3, r3, #2
 8005268:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	4313      	orrs	r3, r2
 8005272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a1c      	ldr	r2, [pc, #112]	@ (80052e8 <TIM_OC1_SetConfig+0xc8>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d10c      	bne.n	8005296 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f023 0308 	bic.w	r3, r3, #8
 8005282:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	4313      	orrs	r3, r2
 800528c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	f023 0304 	bic.w	r3, r3, #4
 8005294:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a13      	ldr	r2, [pc, #76]	@ (80052e8 <TIM_OC1_SetConfig+0xc8>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d111      	bne.n	80052c2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	4313      	orrs	r3, r2
 80052c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	693a      	ldr	r2, [r7, #16]
 80052c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685a      	ldr	r2, [r3, #4]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	621a      	str	r2, [r3, #32]
}
 80052dc:	bf00      	nop
 80052de:	371c      	adds	r7, #28
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bc80      	pop	{r7}
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	40012c00 	.word	0x40012c00

080052ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b087      	sub	sp, #28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6a1b      	ldr	r3, [r3, #32]
 8005300:	f023 0210 	bic.w	r2, r3, #16
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800531a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005322:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	021b      	lsls	r3, r3, #8
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	4313      	orrs	r3, r2
 800532e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	f023 0320 	bic.w	r3, r3, #32
 8005336:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	011b      	lsls	r3, r3, #4
 800533e:	697a      	ldr	r2, [r7, #20]
 8005340:	4313      	orrs	r3, r2
 8005342:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a1d      	ldr	r2, [pc, #116]	@ (80053bc <TIM_OC2_SetConfig+0xd0>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d10d      	bne.n	8005368 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005352:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	011b      	lsls	r3, r3, #4
 800535a:	697a      	ldr	r2, [r7, #20]
 800535c:	4313      	orrs	r3, r2
 800535e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005366:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a14      	ldr	r2, [pc, #80]	@ (80053bc <TIM_OC2_SetConfig+0xd0>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d113      	bne.n	8005398 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800537e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	693a      	ldr	r2, [r7, #16]
 8005388:	4313      	orrs	r3, r2
 800538a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	4313      	orrs	r3, r2
 8005396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	621a      	str	r2, [r3, #32]
}
 80053b2:	bf00      	nop
 80053b4:	371c      	adds	r7, #28
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bc80      	pop	{r7}
 80053ba:	4770      	bx	lr
 80053bc:	40012c00 	.word	0x40012c00

080053c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b087      	sub	sp, #28
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a1b      	ldr	r3, [r3, #32]
 80053ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6a1b      	ldr	r3, [r3, #32]
 80053d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f023 0303 	bic.w	r3, r3, #3
 80053f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	4313      	orrs	r3, r2
 8005400:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005408:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	021b      	lsls	r3, r3, #8
 8005410:	697a      	ldr	r2, [r7, #20]
 8005412:	4313      	orrs	r3, r2
 8005414:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a1d      	ldr	r2, [pc, #116]	@ (8005490 <TIM_OC3_SetConfig+0xd0>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d10d      	bne.n	800543a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005424:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	021b      	lsls	r3, r3, #8
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	4313      	orrs	r3, r2
 8005430:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005438:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a14      	ldr	r2, [pc, #80]	@ (8005490 <TIM_OC3_SetConfig+0xd0>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d113      	bne.n	800546a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005448:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005450:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	011b      	lsls	r3, r3, #4
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	4313      	orrs	r3, r2
 800545c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	699b      	ldr	r3, [r3, #24]
 8005462:	011b      	lsls	r3, r3, #4
 8005464:	693a      	ldr	r2, [r7, #16]
 8005466:	4313      	orrs	r3, r2
 8005468:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	693a      	ldr	r2, [r7, #16]
 800546e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	685a      	ldr	r2, [r3, #4]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	697a      	ldr	r2, [r7, #20]
 8005482:	621a      	str	r2, [r3, #32]
}
 8005484:	bf00      	nop
 8005486:	371c      	adds	r7, #28
 8005488:	46bd      	mov	sp, r7
 800548a:	bc80      	pop	{r7}
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	40012c00 	.word	0x40012c00

08005494 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005494:	b480      	push	{r7}
 8005496:	b087      	sub	sp, #28
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a1b      	ldr	r3, [r3, #32]
 80054a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	69db      	ldr	r3, [r3, #28]
 80054ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	021b      	lsls	r3, r3, #8
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80054de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	031b      	lsls	r3, r3, #12
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a0f      	ldr	r2, [pc, #60]	@ (800552c <TIM_OC4_SetConfig+0x98>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d109      	bne.n	8005508 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	019b      	lsls	r3, r3, #6
 8005502:	697a      	ldr	r2, [r7, #20]
 8005504:	4313      	orrs	r3, r2
 8005506:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	68fa      	ldr	r2, [r7, #12]
 8005512:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	685a      	ldr	r2, [r3, #4]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	693a      	ldr	r2, [r7, #16]
 8005520:	621a      	str	r2, [r3, #32]
}
 8005522:	bf00      	nop
 8005524:	371c      	adds	r7, #28
 8005526:	46bd      	mov	sp, r7
 8005528:	bc80      	pop	{r7}
 800552a:	4770      	bx	lr
 800552c:	40012c00 	.word	0x40012c00

08005530 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005530:	b480      	push	{r7}
 8005532:	b087      	sub	sp, #28
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	f003 031f 	and.w	r3, r3, #31
 8005542:	2201      	movs	r2, #1
 8005544:	fa02 f303 	lsl.w	r3, r2, r3
 8005548:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6a1a      	ldr	r2, [r3, #32]
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	43db      	mvns	r3, r3
 8005552:	401a      	ands	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6a1a      	ldr	r2, [r3, #32]
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	f003 031f 	and.w	r3, r3, #31
 8005562:	6879      	ldr	r1, [r7, #4]
 8005564:	fa01 f303 	lsl.w	r3, r1, r3
 8005568:	431a      	orrs	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	621a      	str	r2, [r3, #32]
}
 800556e:	bf00      	nop
 8005570:	371c      	adds	r7, #28
 8005572:	46bd      	mov	sp, r7
 8005574:	bc80      	pop	{r7}
 8005576:	4770      	bx	lr

08005578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005588:	2b01      	cmp	r3, #1
 800558a:	d101      	bne.n	8005590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800558c:	2302      	movs	r3, #2
 800558e:	e046      	b.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2202      	movs	r2, #2
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a16      	ldr	r2, [pc, #88]	@ (8005628 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d00e      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055dc:	d009      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a12      	ldr	r2, [pc, #72]	@ (800562c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d004      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a10      	ldr	r2, [pc, #64]	@ (8005630 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d10c      	bne.n	800560c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	4313      	orrs	r3, r2
 8005602:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	bc80      	pop	{r7}
 8005626:	4770      	bx	lr
 8005628:	40012c00 	.word	0x40012c00
 800562c:	40000400 	.word	0x40000400
 8005630:	40000800 	.word	0x40000800

08005634 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800563e:	2300      	movs	r3, #0
 8005640:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005648:	2b01      	cmp	r3, #1
 800564a:	d101      	bne.n	8005650 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800564c:	2302      	movs	r3, #2
 800564e:	e03d      	b.n	80056cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	4313      	orrs	r3, r2
 8005664:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	4313      	orrs	r3, r2
 8005672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	4313      	orrs	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4313      	orrs	r3, r2
 800568e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	4313      	orrs	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	695b      	ldr	r3, [r3, #20]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	69db      	ldr	r3, [r3, #28]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bc80      	pop	{r7}
 80056d4:	4770      	bx	lr

080056d6 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056d6:	b480      	push	{r7}
 80056d8:	b083      	sub	sp, #12
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056de:	bf00      	nop
 80056e0:	370c      	adds	r7, #12
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bc80      	pop	{r7}
 80056e6:	4770      	bx	lr

080056e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056f0:	bf00      	nop
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bc80      	pop	{r7}
 80056f8:	4770      	bx	lr

080056fa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056fa:	b580      	push	{r7, lr}
 80056fc:	b082      	sub	sp, #8
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e042      	b.n	8005792 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b00      	cmp	r3, #0
 8005716:	d106      	bne.n	8005726 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f7fc f821 	bl	8001768 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2224      	movs	r2, #36	@ 0x24
 800572a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	68da      	ldr	r2, [r3, #12]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800573c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 fd62 	bl	8006208 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	691a      	ldr	r2, [r3, #16]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005752:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	695a      	ldr	r2, [r3, #20]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005762:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	68da      	ldr	r2, [r3, #12]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005772:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2220      	movs	r2, #32
 800577e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2220      	movs	r2, #32
 8005786:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3708      	adds	r7, #8
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b08a      	sub	sp, #40	@ 0x28
 800579e:	af02      	add	r7, sp, #8
 80057a0:	60f8      	str	r0, [r7, #12]
 80057a2:	60b9      	str	r1, [r7, #8]
 80057a4:	603b      	str	r3, [r7, #0]
 80057a6:	4613      	mov	r3, r2
 80057a8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057aa:	2300      	movs	r3, #0
 80057ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	2b20      	cmp	r3, #32
 80057b8:	d175      	bne.n	80058a6 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <HAL_UART_Transmit+0x2c>
 80057c0:	88fb      	ldrh	r3, [r7, #6]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d101      	bne.n	80057ca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e06e      	b.n	80058a8 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2221      	movs	r2, #33	@ 0x21
 80057d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057d8:	f7fc f99e 	bl	8001b18 <HAL_GetTick>
 80057dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	88fa      	ldrh	r2, [r7, #6]
 80057e2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	88fa      	ldrh	r2, [r7, #6]
 80057e8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057f2:	d108      	bne.n	8005806 <HAL_UART_Transmit+0x6c>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d104      	bne.n	8005806 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80057fc:	2300      	movs	r3, #0
 80057fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	61bb      	str	r3, [r7, #24]
 8005804:	e003      	b.n	800580e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800580a:	2300      	movs	r3, #0
 800580c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800580e:	e02e      	b.n	800586e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	9300      	str	r3, [sp, #0]
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	2200      	movs	r2, #0
 8005818:	2180      	movs	r1, #128	@ 0x80
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f000 fb00 	bl	8005e20 <UART_WaitOnFlagUntilTimeout>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d005      	beq.n	8005832 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2220      	movs	r2, #32
 800582a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e03a      	b.n	80058a8 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10b      	bne.n	8005850 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	881b      	ldrh	r3, [r3, #0]
 800583c:	461a      	mov	r2, r3
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005846:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005848:	69bb      	ldr	r3, [r7, #24]
 800584a:	3302      	adds	r3, #2
 800584c:	61bb      	str	r3, [r7, #24]
 800584e:	e007      	b.n	8005860 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	781a      	ldrb	r2, [r3, #0]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	3301      	adds	r3, #1
 800585e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005864:	b29b      	uxth	r3, r3
 8005866:	3b01      	subs	r3, #1
 8005868:	b29a      	uxth	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005872:	b29b      	uxth	r3, r3
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1cb      	bne.n	8005810 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	2200      	movs	r2, #0
 8005880:	2140      	movs	r1, #64	@ 0x40
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f000 facc 	bl	8005e20 <UART_WaitOnFlagUntilTimeout>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d005      	beq.n	800589a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2220      	movs	r2, #32
 8005892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e006      	b.n	80058a8 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2220      	movs	r2, #32
 800589e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80058a2:	2300      	movs	r3, #0
 80058a4:	e000      	b.n	80058a8 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80058a6:	2302      	movs	r3, #2
  }
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3720      	adds	r7, #32
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b0ba      	sub	sp, #232	@ 0xe8
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80058d6:	2300      	movs	r3, #0
 80058d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80058dc:	2300      	movs	r3, #0
 80058de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80058e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058e6:	f003 030f 	and.w	r3, r3, #15
 80058ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80058ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d10f      	bne.n	8005916 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058fa:	f003 0320 	and.w	r3, r3, #32
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d009      	beq.n	8005916 <HAL_UART_IRQHandler+0x66>
 8005902:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005906:	f003 0320 	and.w	r3, r3, #32
 800590a:	2b00      	cmp	r3, #0
 800590c:	d003      	beq.n	8005916 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 fbbc 	bl	800608c <UART_Receive_IT>
      return;
 8005914:	e25b      	b.n	8005dce <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005916:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800591a:	2b00      	cmp	r3, #0
 800591c:	f000 80de 	beq.w	8005adc <HAL_UART_IRQHandler+0x22c>
 8005920:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005924:	f003 0301 	and.w	r3, r3, #1
 8005928:	2b00      	cmp	r3, #0
 800592a:	d106      	bne.n	800593a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800592c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005930:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005934:	2b00      	cmp	r3, #0
 8005936:	f000 80d1 	beq.w	8005adc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800593a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d00b      	beq.n	800595e <HAL_UART_IRQHandler+0xae>
 8005946:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800594a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800594e:	2b00      	cmp	r3, #0
 8005950:	d005      	beq.n	800595e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005956:	f043 0201 	orr.w	r2, r3, #1
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800595e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005962:	f003 0304 	and.w	r3, r3, #4
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00b      	beq.n	8005982 <HAL_UART_IRQHandler+0xd2>
 800596a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d005      	beq.n	8005982 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597a:	f043 0202 	orr.w	r2, r3, #2
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00b      	beq.n	80059a6 <HAL_UART_IRQHandler+0xf6>
 800598e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b00      	cmp	r3, #0
 8005998:	d005      	beq.n	80059a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800599e:	f043 0204 	orr.w	r2, r3, #4
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80059a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059aa:	f003 0308 	and.w	r3, r3, #8
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d011      	beq.n	80059d6 <HAL_UART_IRQHandler+0x126>
 80059b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059b6:	f003 0320 	and.w	r3, r3, #32
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d105      	bne.n	80059ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80059be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059c2:	f003 0301 	and.w	r3, r3, #1
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d005      	beq.n	80059d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ce:	f043 0208 	orr.w	r2, r3, #8
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059da:	2b00      	cmp	r3, #0
 80059dc:	f000 81f2 	beq.w	8005dc4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e4:	f003 0320 	and.w	r3, r3, #32
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d008      	beq.n	80059fe <HAL_UART_IRQHandler+0x14e>
 80059ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059f0:	f003 0320 	and.w	r3, r3, #32
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d002      	beq.n	80059fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 fb47 	bl	800608c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	695b      	ldr	r3, [r3, #20]
 8005a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	bf14      	ite	ne
 8005a0c:	2301      	movne	r3, #1
 8005a0e:	2300      	moveq	r3, #0
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a1a:	f003 0308 	and.w	r3, r3, #8
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d103      	bne.n	8005a2a <HAL_UART_IRQHandler+0x17a>
 8005a22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d04f      	beq.n	8005aca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 fa51 	bl	8005ed2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d041      	beq.n	8005ac2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	3314      	adds	r3, #20
 8005a44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a4c:	e853 3f00 	ldrex	r3, [r3]
 8005a50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005a54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	3314      	adds	r3, #20
 8005a66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005a6a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005a6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005a76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a7a:	e841 2300 	strex	r3, r2, [r1]
 8005a7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1d9      	bne.n	8005a3e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d013      	beq.n	8005aba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a96:	4a7e      	ldr	r2, [pc, #504]	@ (8005c90 <HAL_UART_IRQHandler+0x3e0>)
 8005a98:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f7fd fcba 	bl	8003418 <HAL_DMA_Abort_IT>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d016      	beq.n	8005ad8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ab0:	687a      	ldr	r2, [r7, #4]
 8005ab2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005ab4:	4610      	mov	r0, r2
 8005ab6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ab8:	e00e      	b.n	8005ad8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f99c 	bl	8005df8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac0:	e00a      	b.n	8005ad8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 f998 	bl	8005df8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac8:	e006      	b.n	8005ad8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 f994 	bl	8005df8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005ad6:	e175      	b.n	8005dc4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ad8:	bf00      	nop
    return;
 8005ada:	e173      	b.n	8005dc4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	f040 814f 	bne.w	8005d84 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005ae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aea:	f003 0310 	and.w	r3, r3, #16
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	f000 8148 	beq.w	8005d84 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005af8:	f003 0310 	and.w	r3, r3, #16
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	f000 8141 	beq.w	8005d84 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b02:	2300      	movs	r3, #0
 8005b04:	60bb      	str	r3, [r7, #8]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	60bb      	str	r3, [r7, #8]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	60bb      	str	r3, [r7, #8]
 8005b16:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	695b      	ldr	r3, [r3, #20]
 8005b1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f000 80b6 	beq.w	8005c94 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005b34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f000 8145 	beq.w	8005dc8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b46:	429a      	cmp	r2, r3
 8005b48:	f080 813e 	bcs.w	8005dc8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b52:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	2b20      	cmp	r3, #32
 8005b5c:	f000 8088 	beq.w	8005c70 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	330c      	adds	r3, #12
 8005b66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b6e:	e853 3f00 	ldrex	r3, [r3]
 8005b72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005b76:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b7a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b7e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	330c      	adds	r3, #12
 8005b88:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005b8c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b90:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b94:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005b98:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b9c:	e841 2300 	strex	r3, r2, [r1]
 8005ba0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005ba4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1d9      	bne.n	8005b60 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	3314      	adds	r3, #20
 8005bb2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005bb6:	e853 3f00 	ldrex	r3, [r3]
 8005bba:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005bbc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005bbe:	f023 0301 	bic.w	r3, r3, #1
 8005bc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	3314      	adds	r3, #20
 8005bcc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005bd0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005bd4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005bd8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005bdc:	e841 2300 	strex	r3, r2, [r1]
 8005be0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005be2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1e1      	bne.n	8005bac <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	3314      	adds	r3, #20
 8005bee:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005bf2:	e853 3f00 	ldrex	r3, [r3]
 8005bf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005bf8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005bfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bfe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	3314      	adds	r3, #20
 8005c08:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005c0c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005c0e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c10:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005c12:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005c14:	e841 2300 	strex	r3, r2, [r1]
 8005c18:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005c1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1e3      	bne.n	8005be8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2220      	movs	r2, #32
 8005c24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	330c      	adds	r3, #12
 8005c34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c38:	e853 3f00 	ldrex	r3, [r3]
 8005c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005c3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c40:	f023 0310 	bic.w	r3, r3, #16
 8005c44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	330c      	adds	r3, #12
 8005c4e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005c52:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005c54:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005c58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c5a:	e841 2300 	strex	r3, r2, [r1]
 8005c5e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005c60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d1e3      	bne.n	8005c2e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f7fd fb98 	bl	80033a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2202      	movs	r2, #2
 8005c74:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	4619      	mov	r1, r3
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 f8bf 	bl	8005e0a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c8c:	e09c      	b.n	8005dc8 <HAL_UART_IRQHandler+0x518>
 8005c8e:	bf00      	nop
 8005c90:	08005f97 	.word	0x08005f97
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f000 808e 	beq.w	8005dcc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005cb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	f000 8089 	beq.w	8005dcc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	330c      	adds	r3, #12
 8005cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc4:	e853 3f00 	ldrex	r3, [r3]
 8005cc8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005cca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ccc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cd0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	330c      	adds	r3, #12
 8005cda:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005cde:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ce0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ce4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ce6:	e841 2300 	strex	r3, r2, [r1]
 8005cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d1e3      	bne.n	8005cba <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	3314      	adds	r3, #20
 8005cf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfc:	e853 3f00 	ldrex	r3, [r3]
 8005d00:	623b      	str	r3, [r7, #32]
   return(result);
 8005d02:	6a3b      	ldr	r3, [r7, #32]
 8005d04:	f023 0301 	bic.w	r3, r3, #1
 8005d08:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	3314      	adds	r3, #20
 8005d12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005d16:	633a      	str	r2, [r7, #48]	@ 0x30
 8005d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d1e:	e841 2300 	strex	r3, r2, [r1]
 8005d22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1e3      	bne.n	8005cf2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2220      	movs	r2, #32
 8005d2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	330c      	adds	r3, #12
 8005d3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	e853 3f00 	ldrex	r3, [r3]
 8005d46:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f023 0310 	bic.w	r3, r3, #16
 8005d4e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	330c      	adds	r3, #12
 8005d58:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005d5c:	61fa      	str	r2, [r7, #28]
 8005d5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d60:	69b9      	ldr	r1, [r7, #24]
 8005d62:	69fa      	ldr	r2, [r7, #28]
 8005d64:	e841 2300 	strex	r3, r2, [r1]
 8005d68:	617b      	str	r3, [r7, #20]
   return(result);
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d1e3      	bne.n	8005d38 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2202      	movs	r2, #2
 8005d74:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d7a:	4619      	mov	r1, r3
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 f844 	bl	8005e0a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d82:	e023      	b.n	8005dcc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d009      	beq.n	8005da4 <HAL_UART_IRQHandler+0x4f4>
 8005d90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d003      	beq.n	8005da4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 f90e 	bl	8005fbe <UART_Transmit_IT>
    return;
 8005da2:	e014      	b.n	8005dce <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d00e      	beq.n	8005dce <HAL_UART_IRQHandler+0x51e>
 8005db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d008      	beq.n	8005dce <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f000 f94d 	bl	800605c <UART_EndTransmit_IT>
    return;
 8005dc2:	e004      	b.n	8005dce <HAL_UART_IRQHandler+0x51e>
    return;
 8005dc4:	bf00      	nop
 8005dc6:	e002      	b.n	8005dce <HAL_UART_IRQHandler+0x51e>
      return;
 8005dc8:	bf00      	nop
 8005dca:	e000      	b.n	8005dce <HAL_UART_IRQHandler+0x51e>
      return;
 8005dcc:	bf00      	nop
  }
}
 8005dce:	37e8      	adds	r7, #232	@ 0xe8
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ddc:	bf00      	nop
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bc80      	pop	{r7}
 8005de4:	4770      	bx	lr

08005de6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005de6:	b480      	push	{r7}
 8005de8:	b083      	sub	sp, #12
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005dee:	bf00      	nop
 8005df0:	370c      	adds	r7, #12
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bc80      	pop	{r7}
 8005df6:	4770      	bx	lr

08005df8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005e00:	bf00      	nop
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bc80      	pop	{r7}
 8005e08:	4770      	bx	lr

08005e0a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e0a:	b480      	push	{r7}
 8005e0c:	b083      	sub	sp, #12
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
 8005e12:	460b      	mov	r3, r1
 8005e14:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e16:	bf00      	nop
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bc80      	pop	{r7}
 8005e1e:	4770      	bx	lr

08005e20 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b086      	sub	sp, #24
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	60b9      	str	r1, [r7, #8]
 8005e2a:	603b      	str	r3, [r7, #0]
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e30:	e03b      	b.n	8005eaa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e32:	6a3b      	ldr	r3, [r7, #32]
 8005e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e38:	d037      	beq.n	8005eaa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e3a:	f7fb fe6d 	bl	8001b18 <HAL_GetTick>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	6a3a      	ldr	r2, [r7, #32]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d302      	bcc.n	8005e50 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e4a:	6a3b      	ldr	r3, [r7, #32]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e03a      	b.n	8005eca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	f003 0304 	and.w	r3, r3, #4
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d023      	beq.n	8005eaa <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	2b80      	cmp	r3, #128	@ 0x80
 8005e66:	d020      	beq.n	8005eaa <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	2b40      	cmp	r3, #64	@ 0x40
 8005e6c:	d01d      	beq.n	8005eaa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 0308 	and.w	r3, r3, #8
 8005e78:	2b08      	cmp	r3, #8
 8005e7a:	d116      	bne.n	8005eaa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	617b      	str	r3, [r7, #20]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	617b      	str	r3, [r7, #20]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	617b      	str	r3, [r7, #20]
 8005e90:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e92:	68f8      	ldr	r0, [r7, #12]
 8005e94:	f000 f81d 	bl	8005ed2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2208      	movs	r2, #8
 8005e9c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e00f      	b.n	8005eca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	68ba      	ldr	r2, [r7, #8]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	bf0c      	ite	eq
 8005eba:	2301      	moveq	r3, #1
 8005ebc:	2300      	movne	r3, #0
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	79fb      	ldrb	r3, [r7, #7]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d0b4      	beq.n	8005e32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3718      	adds	r7, #24
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b095      	sub	sp, #84	@ 0x54
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	330c      	adds	r3, #12
 8005ee0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ee4:	e853 3f00 	ldrex	r3, [r3]
 8005ee8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	330c      	adds	r3, #12
 8005ef8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005efa:	643a      	str	r2, [r7, #64]	@ 0x40
 8005efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f02:	e841 2300 	strex	r3, r2, [r1]
 8005f06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1e5      	bne.n	8005eda <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	3314      	adds	r3, #20
 8005f14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f16:	6a3b      	ldr	r3, [r7, #32]
 8005f18:	e853 3f00 	ldrex	r3, [r3]
 8005f1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	f023 0301 	bic.w	r3, r3, #1
 8005f24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	3314      	adds	r3, #20
 8005f2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e5      	bne.n	8005f0e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d119      	bne.n	8005f7e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	330c      	adds	r3, #12
 8005f50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	e853 3f00 	ldrex	r3, [r3]
 8005f58:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	f023 0310 	bic.w	r3, r3, #16
 8005f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	330c      	adds	r3, #12
 8005f68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f6a:	61ba      	str	r2, [r7, #24]
 8005f6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6e:	6979      	ldr	r1, [r7, #20]
 8005f70:	69ba      	ldr	r2, [r7, #24]
 8005f72:	e841 2300 	strex	r3, r2, [r1]
 8005f76:	613b      	str	r3, [r7, #16]
   return(result);
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1e5      	bne.n	8005f4a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005f8c:	bf00      	nop
 8005f8e:	3754      	adds	r7, #84	@ 0x54
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bc80      	pop	{r7}
 8005f94:	4770      	bx	lr

08005f96 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f96:	b580      	push	{r7, lr}
 8005f98:	b084      	sub	sp, #16
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2200      	movs	r2, #0
 8005fae:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f7ff ff21 	bl	8005df8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fb6:	bf00      	nop
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b085      	sub	sp, #20
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b21      	cmp	r3, #33	@ 0x21
 8005fd0:	d13e      	bne.n	8006050 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fda:	d114      	bne.n	8006006 <UART_Transmit_IT+0x48>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d110      	bne.n	8006006 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a1b      	ldr	r3, [r3, #32]
 8005fe8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	881b      	ldrh	r3, [r3, #0]
 8005fee:	461a      	mov	r2, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ff8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	1c9a      	adds	r2, r3, #2
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	621a      	str	r2, [r3, #32]
 8006004:	e008      	b.n	8006018 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	1c59      	adds	r1, r3, #1
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	6211      	str	r1, [r2, #32]
 8006010:	781a      	ldrb	r2, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800601c:	b29b      	uxth	r3, r3
 800601e:	3b01      	subs	r3, #1
 8006020:	b29b      	uxth	r3, r3
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	4619      	mov	r1, r3
 8006026:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006028:	2b00      	cmp	r3, #0
 800602a:	d10f      	bne.n	800604c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68da      	ldr	r2, [r3, #12]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800603a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68da      	ldr	r2, [r3, #12]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800604a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800604c:	2300      	movs	r3, #0
 800604e:	e000      	b.n	8006052 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006050:	2302      	movs	r3, #2
  }
}
 8006052:	4618      	mov	r0, r3
 8006054:	3714      	adds	r7, #20
 8006056:	46bd      	mov	sp, r7
 8006058:	bc80      	pop	{r7}
 800605a:	4770      	bx	lr

0800605c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68da      	ldr	r2, [r3, #12]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006072:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2220      	movs	r2, #32
 8006078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f7ff fea9 	bl	8005dd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	3708      	adds	r7, #8
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b08c      	sub	sp, #48	@ 0x30
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800609a:	b2db      	uxtb	r3, r3
 800609c:	2b22      	cmp	r3, #34	@ 0x22
 800609e:	f040 80ae 	bne.w	80061fe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060aa:	d117      	bne.n	80060dc <UART_Receive_IT+0x50>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d113      	bne.n	80060dc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80060b4:	2300      	movs	r3, #0
 80060b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060ca:	b29a      	uxth	r2, r3
 80060cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060d4:	1c9a      	adds	r2, r3, #2
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80060da:	e026      	b.n	800612a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80060e2:	2300      	movs	r3, #0
 80060e4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060ee:	d007      	beq.n	8006100 <UART_Receive_IT+0x74>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d10a      	bne.n	800610e <UART_Receive_IT+0x82>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d106      	bne.n	800610e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	b2da      	uxtb	r2, r3
 8006108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800610a:	701a      	strb	r2, [r3, #0]
 800610c:	e008      	b.n	8006120 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	b2db      	uxtb	r3, r3
 8006116:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800611a:	b2da      	uxtb	r2, r3
 800611c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800611e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006124:	1c5a      	adds	r2, r3, #1
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800612e:	b29b      	uxth	r3, r3
 8006130:	3b01      	subs	r3, #1
 8006132:	b29b      	uxth	r3, r3
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	4619      	mov	r1, r3
 8006138:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800613a:	2b00      	cmp	r3, #0
 800613c:	d15d      	bne.n	80061fa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68da      	ldr	r2, [r3, #12]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f022 0220 	bic.w	r2, r2, #32
 800614c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68da      	ldr	r2, [r3, #12]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800615c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	695a      	ldr	r2, [r3, #20]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f022 0201 	bic.w	r2, r2, #1
 800616c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2220      	movs	r2, #32
 8006172:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006180:	2b01      	cmp	r3, #1
 8006182:	d135      	bne.n	80061f0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	330c      	adds	r3, #12
 8006190:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	e853 3f00 	ldrex	r3, [r3]
 8006198:	613b      	str	r3, [r7, #16]
   return(result);
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	f023 0310 	bic.w	r3, r3, #16
 80061a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	330c      	adds	r3, #12
 80061a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061aa:	623a      	str	r2, [r7, #32]
 80061ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ae:	69f9      	ldr	r1, [r7, #28]
 80061b0:	6a3a      	ldr	r2, [r7, #32]
 80061b2:	e841 2300 	strex	r3, r2, [r1]
 80061b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d1e5      	bne.n	800618a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0310 	and.w	r3, r3, #16
 80061c8:	2b10      	cmp	r3, #16
 80061ca:	d10a      	bne.n	80061e2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061cc:	2300      	movs	r3, #0
 80061ce:	60fb      	str	r3, [r7, #12]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	60fb      	str	r3, [r7, #12]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	60fb      	str	r3, [r7, #12]
 80061e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061e6:	4619      	mov	r1, r3
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f7ff fe0e 	bl	8005e0a <HAL_UARTEx_RxEventCallback>
 80061ee:	e002      	b.n	80061f6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f7ff fdf8 	bl	8005de6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80061f6:	2300      	movs	r3, #0
 80061f8:	e002      	b.n	8006200 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80061fa:	2300      	movs	r3, #0
 80061fc:	e000      	b.n	8006200 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80061fe:	2302      	movs	r3, #2
  }
}
 8006200:	4618      	mov	r0, r3
 8006202:	3730      	adds	r7, #48	@ 0x30
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}

08006208 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	68da      	ldr	r2, [r3, #12]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	689a      	ldr	r2, [r3, #8]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	431a      	orrs	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	695b      	ldr	r3, [r3, #20]
 8006234:	4313      	orrs	r3, r2
 8006236:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006242:	f023 030c 	bic.w	r3, r3, #12
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	6812      	ldr	r2, [r2, #0]
 800624a:	68b9      	ldr	r1, [r7, #8]
 800624c:	430b      	orrs	r3, r1
 800624e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	695b      	ldr	r3, [r3, #20]
 8006256:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	699a      	ldr	r2, [r3, #24]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	430a      	orrs	r2, r1
 8006264:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a2c      	ldr	r2, [pc, #176]	@ (800631c <UART_SetConfig+0x114>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d103      	bne.n	8006278 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006270:	f7fe f834 	bl	80042dc <HAL_RCC_GetPCLK2Freq>
 8006274:	60f8      	str	r0, [r7, #12]
 8006276:	e002      	b.n	800627e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006278:	f7fe f81c 	bl	80042b4 <HAL_RCC_GetPCLK1Freq>
 800627c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800627e:	68fa      	ldr	r2, [r7, #12]
 8006280:	4613      	mov	r3, r2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	4413      	add	r3, r2
 8006286:	009a      	lsls	r2, r3, #2
 8006288:	441a      	add	r2, r3
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	fbb2 f3f3 	udiv	r3, r2, r3
 8006294:	4a22      	ldr	r2, [pc, #136]	@ (8006320 <UART_SetConfig+0x118>)
 8006296:	fba2 2303 	umull	r2, r3, r2, r3
 800629a:	095b      	lsrs	r3, r3, #5
 800629c:	0119      	lsls	r1, r3, #4
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	4613      	mov	r3, r2
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	4413      	add	r3, r2
 80062a6:	009a      	lsls	r2, r3, #2
 80062a8:	441a      	add	r2, r3
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	009b      	lsls	r3, r3, #2
 80062b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80062b4:	4b1a      	ldr	r3, [pc, #104]	@ (8006320 <UART_SetConfig+0x118>)
 80062b6:	fba3 0302 	umull	r0, r3, r3, r2
 80062ba:	095b      	lsrs	r3, r3, #5
 80062bc:	2064      	movs	r0, #100	@ 0x64
 80062be:	fb00 f303 	mul.w	r3, r0, r3
 80062c2:	1ad3      	subs	r3, r2, r3
 80062c4:	011b      	lsls	r3, r3, #4
 80062c6:	3332      	adds	r3, #50	@ 0x32
 80062c8:	4a15      	ldr	r2, [pc, #84]	@ (8006320 <UART_SetConfig+0x118>)
 80062ca:	fba2 2303 	umull	r2, r3, r2, r3
 80062ce:	095b      	lsrs	r3, r3, #5
 80062d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062d4:	4419      	add	r1, r3
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	4613      	mov	r3, r2
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	4413      	add	r3, r2
 80062de:	009a      	lsls	r2, r3, #2
 80062e0:	441a      	add	r2, r3
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80062ec:	4b0c      	ldr	r3, [pc, #48]	@ (8006320 <UART_SetConfig+0x118>)
 80062ee:	fba3 0302 	umull	r0, r3, r3, r2
 80062f2:	095b      	lsrs	r3, r3, #5
 80062f4:	2064      	movs	r0, #100	@ 0x64
 80062f6:	fb00 f303 	mul.w	r3, r0, r3
 80062fa:	1ad3      	subs	r3, r2, r3
 80062fc:	011b      	lsls	r3, r3, #4
 80062fe:	3332      	adds	r3, #50	@ 0x32
 8006300:	4a07      	ldr	r2, [pc, #28]	@ (8006320 <UART_SetConfig+0x118>)
 8006302:	fba2 2303 	umull	r2, r3, r2, r3
 8006306:	095b      	lsrs	r3, r3, #5
 8006308:	f003 020f 	and.w	r2, r3, #15
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	440a      	add	r2, r1
 8006312:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006314:	bf00      	nop
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	40013800 	.word	0x40013800
 8006320:	51eb851f 	.word	0x51eb851f

08006324 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	4603      	mov	r3, r0
 800632c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800632e:	2300      	movs	r3, #0
 8006330:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006332:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006336:	2b84      	cmp	r3, #132	@ 0x84
 8006338:	d005      	beq.n	8006346 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800633a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	4413      	add	r3, r2
 8006342:	3303      	adds	r3, #3
 8006344:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006346:	68fb      	ldr	r3, [r7, #12]
}
 8006348:	4618      	mov	r0, r3
 800634a:	3714      	adds	r7, #20
 800634c:	46bd      	mov	sp, r7
 800634e:	bc80      	pop	{r7}
 8006350:	4770      	bx	lr

08006352 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006352:	b580      	push	{r7, lr}
 8006354:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006356:	f000 faf7 	bl	8006948 <vTaskStartScheduler>
  
  return osOK;
 800635a:	2300      	movs	r3, #0
}
 800635c:	4618      	mov	r0, r3
 800635e:	bd80      	pop	{r7, pc}

08006360 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006362:	b089      	sub	sp, #36	@ 0x24
 8006364:	af04      	add	r7, sp, #16
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d020      	beq.n	80063b4 <osThreadCreate+0x54>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	699b      	ldr	r3, [r3, #24]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d01c      	beq.n	80063b4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	685c      	ldr	r4, [r3, #4]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	691e      	ldr	r6, [r3, #16]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800638c:	4618      	mov	r0, r3
 800638e:	f7ff ffc9 	bl	8006324 <makeFreeRtosPriority>
 8006392:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	687a      	ldr	r2, [r7, #4]
 800639a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800639c:	9202      	str	r2, [sp, #8]
 800639e:	9301      	str	r3, [sp, #4]
 80063a0:	9100      	str	r1, [sp, #0]
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	4632      	mov	r2, r6
 80063a6:	4629      	mov	r1, r5
 80063a8:	4620      	mov	r0, r4
 80063aa:	f000 f8e8 	bl	800657e <xTaskCreateStatic>
 80063ae:	4603      	mov	r3, r0
 80063b0:	60fb      	str	r3, [r7, #12]
 80063b2:	e01c      	b.n	80063ee <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	685c      	ldr	r4, [r3, #4]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063c0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063c8:	4618      	mov	r0, r3
 80063ca:	f7ff ffab 	bl	8006324 <makeFreeRtosPriority>
 80063ce:	4602      	mov	r2, r0
 80063d0:	f107 030c 	add.w	r3, r7, #12
 80063d4:	9301      	str	r3, [sp, #4]
 80063d6:	9200      	str	r2, [sp, #0]
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	4632      	mov	r2, r6
 80063dc:	4629      	mov	r1, r5
 80063de:	4620      	mov	r0, r4
 80063e0:	f000 f92d 	bl	800663e <xTaskCreate>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d001      	beq.n	80063ee <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80063ea:	2300      	movs	r3, #0
 80063ec:	e000      	b.n	80063f0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80063ee:	68fb      	ldr	r3, [r7, #12]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3714      	adds	r7, #20
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080063f8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d001      	beq.n	800640e <osDelay+0x16>
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	e000      	b.n	8006410 <osDelay+0x18>
 800640e:	2301      	movs	r3, #1
 8006410:	4618      	mov	r0, r3
 8006412:	f000 fa63 	bl	80068dc <vTaskDelay>
  
  return osOK;
 8006416:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006418:	4618      	mov	r0, r3
 800641a:	3710      	adds	r7, #16
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}

08006420 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f103 0208 	add.w	r2, r3, #8
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f04f 32ff 	mov.w	r2, #4294967295
 8006438:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f103 0208 	add.w	r2, r3, #8
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f103 0208 	add.w	r2, r3, #8
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006454:	bf00      	nop
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	bc80      	pop	{r7}
 800645c:	4770      	bx	lr

0800645e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800645e:	b480      	push	{r7}
 8006460:	b083      	sub	sp, #12
 8006462:	af00      	add	r7, sp, #0
 8006464:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	bc80      	pop	{r7}
 8006474:	4770      	bx	lr

08006476 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006476:	b480      	push	{r7}
 8006478:	b085      	sub	sp, #20
 800647a:	af00      	add	r7, sp, #0
 800647c:	6078      	str	r0, [r7, #4]
 800647e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	689a      	ldr	r2, [r3, #8]
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	683a      	ldr	r2, [r7, #0]
 800649a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	683a      	ldr	r2, [r7, #0]
 80064a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	1c5a      	adds	r2, r3, #1
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	601a      	str	r2, [r3, #0]
}
 80064b2:	bf00      	nop
 80064b4:	3714      	adds	r7, #20
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bc80      	pop	{r7}
 80064ba:	4770      	bx	lr

080064bc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d2:	d103      	bne.n	80064dc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	60fb      	str	r3, [r7, #12]
 80064da:	e00c      	b.n	80064f6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	3308      	adds	r3, #8
 80064e0:	60fb      	str	r3, [r7, #12]
 80064e2:	e002      	b.n	80064ea <vListInsert+0x2e>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	60fb      	str	r3, [r7, #12]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68ba      	ldr	r2, [r7, #8]
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d2f6      	bcs.n	80064e4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	685a      	ldr	r2, [r3, #4]
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	683a      	ldr	r2, [r7, #0]
 8006504:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	68fa      	ldr	r2, [r7, #12]
 800650a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	683a      	ldr	r2, [r7, #0]
 8006510:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	1c5a      	adds	r2, r3, #1
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	601a      	str	r2, [r3, #0]
}
 8006522:	bf00      	nop
 8006524:	3714      	adds	r7, #20
 8006526:	46bd      	mov	sp, r7
 8006528:	bc80      	pop	{r7}
 800652a:	4770      	bx	lr

0800652c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800652c:	b480      	push	{r7}
 800652e:	b085      	sub	sp, #20
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	6892      	ldr	r2, [r2, #8]
 8006542:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	6852      	ldr	r2, [r2, #4]
 800654c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	429a      	cmp	r2, r3
 8006556:	d103      	bne.n	8006560 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	689a      	ldr	r2, [r3, #8]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	1e5a      	subs	r2, r3, #1
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
}
 8006574:	4618      	mov	r0, r3
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	bc80      	pop	{r7}
 800657c:	4770      	bx	lr

0800657e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800657e:	b580      	push	{r7, lr}
 8006580:	b08e      	sub	sp, #56	@ 0x38
 8006582:	af04      	add	r7, sp, #16
 8006584:	60f8      	str	r0, [r7, #12]
 8006586:	60b9      	str	r1, [r7, #8]
 8006588:	607a      	str	r2, [r7, #4]
 800658a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800658c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10b      	bne.n	80065aa <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006596:	f383 8811 	msr	BASEPRI, r3
 800659a:	f3bf 8f6f 	isb	sy
 800659e:	f3bf 8f4f 	dsb	sy
 80065a2:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80065a4:	bf00      	nop
 80065a6:	bf00      	nop
 80065a8:	e7fd      	b.n	80065a6 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80065aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d10b      	bne.n	80065c8 <xTaskCreateStatic+0x4a>
	__asm volatile
 80065b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b4:	f383 8811 	msr	BASEPRI, r3
 80065b8:	f3bf 8f6f 	isb	sy
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	61fb      	str	r3, [r7, #28]
}
 80065c2:	bf00      	nop
 80065c4:	bf00      	nop
 80065c6:	e7fd      	b.n	80065c4 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80065c8:	23a0      	movs	r3, #160	@ 0xa0
 80065ca:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	2ba0      	cmp	r3, #160	@ 0xa0
 80065d0:	d00b      	beq.n	80065ea <xTaskCreateStatic+0x6c>
	__asm volatile
 80065d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d6:	f383 8811 	msr	BASEPRI, r3
 80065da:	f3bf 8f6f 	isb	sy
 80065de:	f3bf 8f4f 	dsb	sy
 80065e2:	61bb      	str	r3, [r7, #24]
}
 80065e4:	bf00      	nop
 80065e6:	bf00      	nop
 80065e8:	e7fd      	b.n	80065e6 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80065ea:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80065ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d01e      	beq.n	8006630 <xTaskCreateStatic+0xb2>
 80065f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d01b      	beq.n	8006630 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80065f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fa:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80065fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006600:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006604:	2202      	movs	r2, #2
 8006606:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800660a:	2300      	movs	r3, #0
 800660c:	9303      	str	r3, [sp, #12]
 800660e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006610:	9302      	str	r3, [sp, #8]
 8006612:	f107 0314 	add.w	r3, r7, #20
 8006616:	9301      	str	r3, [sp, #4]
 8006618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661a:	9300      	str	r3, [sp, #0]
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	68b9      	ldr	r1, [r7, #8]
 8006622:	68f8      	ldr	r0, [r7, #12]
 8006624:	f000 f850 	bl	80066c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006628:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800662a:	f000 f8ed 	bl	8006808 <prvAddNewTaskToReadyList>
 800662e:	e001      	b.n	8006634 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006630:	2300      	movs	r3, #0
 8006632:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006634:	697b      	ldr	r3, [r7, #20]
	}
 8006636:	4618      	mov	r0, r3
 8006638:	3728      	adds	r7, #40	@ 0x28
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}

0800663e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800663e:	b580      	push	{r7, lr}
 8006640:	b08c      	sub	sp, #48	@ 0x30
 8006642:	af04      	add	r7, sp, #16
 8006644:	60f8      	str	r0, [r7, #12]
 8006646:	60b9      	str	r1, [r7, #8]
 8006648:	603b      	str	r3, [r7, #0]
 800664a:	4613      	mov	r3, r2
 800664c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800664e:	88fb      	ldrh	r3, [r7, #6]
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	4618      	mov	r0, r3
 8006654:	f000 fe9c 	bl	8007390 <pvPortMalloc>
 8006658:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d00e      	beq.n	800667e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006660:	20a0      	movs	r0, #160	@ 0xa0
 8006662:	f000 fe95 	bl	8007390 <pvPortMalloc>
 8006666:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d003      	beq.n	8006676 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	697a      	ldr	r2, [r7, #20]
 8006672:	631a      	str	r2, [r3, #48]	@ 0x30
 8006674:	e005      	b.n	8006682 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006676:	6978      	ldr	r0, [r7, #20]
 8006678:	f000 ff58 	bl	800752c <vPortFree>
 800667c:	e001      	b.n	8006682 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800667e:	2300      	movs	r3, #0
 8006680:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d017      	beq.n	80066b8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006688:	69fb      	ldr	r3, [r7, #28]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006690:	88fa      	ldrh	r2, [r7, #6]
 8006692:	2300      	movs	r3, #0
 8006694:	9303      	str	r3, [sp, #12]
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	9302      	str	r3, [sp, #8]
 800669a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800669c:	9301      	str	r3, [sp, #4]
 800669e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066a0:	9300      	str	r3, [sp, #0]
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	68b9      	ldr	r1, [r7, #8]
 80066a6:	68f8      	ldr	r0, [r7, #12]
 80066a8:	f000 f80e 	bl	80066c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80066ac:	69f8      	ldr	r0, [r7, #28]
 80066ae:	f000 f8ab 	bl	8006808 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80066b2:	2301      	movs	r3, #1
 80066b4:	61bb      	str	r3, [r7, #24]
 80066b6:	e002      	b.n	80066be <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80066b8:	f04f 33ff 	mov.w	r3, #4294967295
 80066bc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80066be:	69bb      	ldr	r3, [r7, #24]
	}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3720      	adds	r7, #32
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b088      	sub	sp, #32
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
 80066d4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80066d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80066e0:	3b01      	subs	r3, #1
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	4413      	add	r3, r2
 80066e6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	f023 0307 	bic.w	r3, r3, #7
 80066ee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	f003 0307 	and.w	r3, r3, #7
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00b      	beq.n	8006712 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80066fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fe:	f383 8811 	msr	BASEPRI, r3
 8006702:	f3bf 8f6f 	isb	sy
 8006706:	f3bf 8f4f 	dsb	sy
 800670a:	617b      	str	r3, [r7, #20]
}
 800670c:	bf00      	nop
 800670e:	bf00      	nop
 8006710:	e7fd      	b.n	800670e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d01f      	beq.n	8006758 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006718:	2300      	movs	r3, #0
 800671a:	61fb      	str	r3, [r7, #28]
 800671c:	e012      	b.n	8006744 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800671e:	68ba      	ldr	r2, [r7, #8]
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	4413      	add	r3, r2
 8006724:	7819      	ldrb	r1, [r3, #0]
 8006726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	4413      	add	r3, r2
 800672c:	3334      	adds	r3, #52	@ 0x34
 800672e:	460a      	mov	r2, r1
 8006730:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006732:	68ba      	ldr	r2, [r7, #8]
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	4413      	add	r3, r2
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d006      	beq.n	800674c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	3301      	adds	r3, #1
 8006742:	61fb      	str	r3, [r7, #28]
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	2b0f      	cmp	r3, #15
 8006748:	d9e9      	bls.n	800671e <prvInitialiseNewTask+0x56>
 800674a:	e000      	b.n	800674e <prvInitialiseNewTask+0x86>
			{
				break;
 800674c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800674e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006750:	2200      	movs	r2, #0
 8006752:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006756:	e003      	b.n	8006760 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800675a:	2200      	movs	r2, #0
 800675c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006762:	2b06      	cmp	r3, #6
 8006764:	d901      	bls.n	800676a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006766:	2306      	movs	r3, #6
 8006768:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800676a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800676c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800676e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006772:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006774:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006778:	2200      	movs	r2, #0
 800677a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800677c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800677e:	3304      	adds	r3, #4
 8006780:	4618      	mov	r0, r3
 8006782:	f7ff fe6c 	bl	800645e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006788:	3318      	adds	r3, #24
 800678a:	4618      	mov	r0, r3
 800678c:	f7ff fe67 	bl	800645e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006792:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006794:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006798:	f1c3 0207 	rsb	r2, r3, #7
 800679c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80067a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067a4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80067a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a8:	2200      	movs	r2, #0
 80067aa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80067ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80067b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b8:	334c      	adds	r3, #76	@ 0x4c
 80067ba:	224c      	movs	r2, #76	@ 0x4c
 80067bc:	2100      	movs	r1, #0
 80067be:	4618      	mov	r0, r3
 80067c0:	f001 f8c4 	bl	800794c <memset>
 80067c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c6:	4a0d      	ldr	r2, [pc, #52]	@ (80067fc <prvInitialiseNewTask+0x134>)
 80067c8:	651a      	str	r2, [r3, #80]	@ 0x50
 80067ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067cc:	4a0c      	ldr	r2, [pc, #48]	@ (8006800 <prvInitialiseNewTask+0x138>)
 80067ce:	655a      	str	r2, [r3, #84]	@ 0x54
 80067d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d2:	4a0c      	ldr	r2, [pc, #48]	@ (8006804 <prvInitialiseNewTask+0x13c>)
 80067d4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80067d6:	683a      	ldr	r2, [r7, #0]
 80067d8:	68f9      	ldr	r1, [r7, #12]
 80067da:	69b8      	ldr	r0, [r7, #24]
 80067dc:	f000 fc28 	bl	8007030 <pxPortInitialiseStack>
 80067e0:	4602      	mov	r2, r0
 80067e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80067e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d002      	beq.n	80067f2 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80067ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067f2:	bf00      	nop
 80067f4:	3720      	adds	r7, #32
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	2000148c 	.word	0x2000148c
 8006800:	200014f4 	.word	0x200014f4
 8006804:	2000155c 	.word	0x2000155c

08006808 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006810:	f000 fcfc 	bl	800720c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006814:	4b2a      	ldr	r3, [pc, #168]	@ (80068c0 <prvAddNewTaskToReadyList+0xb8>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	3301      	adds	r3, #1
 800681a:	4a29      	ldr	r2, [pc, #164]	@ (80068c0 <prvAddNewTaskToReadyList+0xb8>)
 800681c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800681e:	4b29      	ldr	r3, [pc, #164]	@ (80068c4 <prvAddNewTaskToReadyList+0xbc>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d109      	bne.n	800683a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006826:	4a27      	ldr	r2, [pc, #156]	@ (80068c4 <prvAddNewTaskToReadyList+0xbc>)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800682c:	4b24      	ldr	r3, [pc, #144]	@ (80068c0 <prvAddNewTaskToReadyList+0xb8>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2b01      	cmp	r3, #1
 8006832:	d110      	bne.n	8006856 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006834:	f000 fad2 	bl	8006ddc <prvInitialiseTaskLists>
 8006838:	e00d      	b.n	8006856 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800683a:	4b23      	ldr	r3, [pc, #140]	@ (80068c8 <prvAddNewTaskToReadyList+0xc0>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d109      	bne.n	8006856 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006842:	4b20      	ldr	r3, [pc, #128]	@ (80068c4 <prvAddNewTaskToReadyList+0xbc>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684c:	429a      	cmp	r2, r3
 800684e:	d802      	bhi.n	8006856 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006850:	4a1c      	ldr	r2, [pc, #112]	@ (80068c4 <prvAddNewTaskToReadyList+0xbc>)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006856:	4b1d      	ldr	r3, [pc, #116]	@ (80068cc <prvAddNewTaskToReadyList+0xc4>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	3301      	adds	r3, #1
 800685c:	4a1b      	ldr	r2, [pc, #108]	@ (80068cc <prvAddNewTaskToReadyList+0xc4>)
 800685e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006864:	2201      	movs	r2, #1
 8006866:	409a      	lsls	r2, r3
 8006868:	4b19      	ldr	r3, [pc, #100]	@ (80068d0 <prvAddNewTaskToReadyList+0xc8>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4313      	orrs	r3, r2
 800686e:	4a18      	ldr	r2, [pc, #96]	@ (80068d0 <prvAddNewTaskToReadyList+0xc8>)
 8006870:	6013      	str	r3, [r2, #0]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006876:	4613      	mov	r3, r2
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	4413      	add	r3, r2
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	4a15      	ldr	r2, [pc, #84]	@ (80068d4 <prvAddNewTaskToReadyList+0xcc>)
 8006880:	441a      	add	r2, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	3304      	adds	r3, #4
 8006886:	4619      	mov	r1, r3
 8006888:	4610      	mov	r0, r2
 800688a:	f7ff fdf4 	bl	8006476 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800688e:	f000 fced 	bl	800726c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006892:	4b0d      	ldr	r3, [pc, #52]	@ (80068c8 <prvAddNewTaskToReadyList+0xc0>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00e      	beq.n	80068b8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800689a:	4b0a      	ldr	r3, [pc, #40]	@ (80068c4 <prvAddNewTaskToReadyList+0xbc>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d207      	bcs.n	80068b8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80068a8:	4b0b      	ldr	r3, [pc, #44]	@ (80068d8 <prvAddNewTaskToReadyList+0xd0>)
 80068aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068ae:	601a      	str	r2, [r3, #0]
 80068b0:	f3bf 8f4f 	dsb	sy
 80068b4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068b8:	bf00      	nop
 80068ba:	3708      	adds	r7, #8
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}
 80068c0:	20000830 	.word	0x20000830
 80068c4:	20000730 	.word	0x20000730
 80068c8:	2000083c 	.word	0x2000083c
 80068cc:	2000084c 	.word	0x2000084c
 80068d0:	20000838 	.word	0x20000838
 80068d4:	20000734 	.word	0x20000734
 80068d8:	e000ed04 	.word	0xe000ed04

080068dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80068e4:	2300      	movs	r3, #0
 80068e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d018      	beq.n	8006920 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80068ee:	4b14      	ldr	r3, [pc, #80]	@ (8006940 <vTaskDelay+0x64>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00b      	beq.n	800690e <vTaskDelay+0x32>
	__asm volatile
 80068f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fa:	f383 8811 	msr	BASEPRI, r3
 80068fe:	f3bf 8f6f 	isb	sy
 8006902:	f3bf 8f4f 	dsb	sy
 8006906:	60bb      	str	r3, [r7, #8]
}
 8006908:	bf00      	nop
 800690a:	bf00      	nop
 800690c:	e7fd      	b.n	800690a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800690e:	f000 f885 	bl	8006a1c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006912:	2100      	movs	r1, #0
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 fb25 	bl	8006f64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800691a:	f000 f88d 	bl	8006a38 <xTaskResumeAll>
 800691e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d107      	bne.n	8006936 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006926:	4b07      	ldr	r3, [pc, #28]	@ (8006944 <vTaskDelay+0x68>)
 8006928:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	f3bf 8f4f 	dsb	sy
 8006932:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006936:	bf00      	nop
 8006938:	3710      	adds	r7, #16
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}
 800693e:	bf00      	nop
 8006940:	20000858 	.word	0x20000858
 8006944:	e000ed04 	.word	0xe000ed04

08006948 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b08a      	sub	sp, #40	@ 0x28
 800694c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800694e:	2300      	movs	r3, #0
 8006950:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006952:	2300      	movs	r3, #0
 8006954:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006956:	463a      	mov	r2, r7
 8006958:	1d39      	adds	r1, r7, #4
 800695a:	f107 0308 	add.w	r3, r7, #8
 800695e:	4618      	mov	r0, r3
 8006960:	f7f9 fd0c 	bl	800037c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006964:	6839      	ldr	r1, [r7, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	68ba      	ldr	r2, [r7, #8]
 800696a:	9202      	str	r2, [sp, #8]
 800696c:	9301      	str	r3, [sp, #4]
 800696e:	2300      	movs	r3, #0
 8006970:	9300      	str	r3, [sp, #0]
 8006972:	2300      	movs	r3, #0
 8006974:	460a      	mov	r2, r1
 8006976:	4921      	ldr	r1, [pc, #132]	@ (80069fc <vTaskStartScheduler+0xb4>)
 8006978:	4821      	ldr	r0, [pc, #132]	@ (8006a00 <vTaskStartScheduler+0xb8>)
 800697a:	f7ff fe00 	bl	800657e <xTaskCreateStatic>
 800697e:	4603      	mov	r3, r0
 8006980:	4a20      	ldr	r2, [pc, #128]	@ (8006a04 <vTaskStartScheduler+0xbc>)
 8006982:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006984:	4b1f      	ldr	r3, [pc, #124]	@ (8006a04 <vTaskStartScheduler+0xbc>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d002      	beq.n	8006992 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800698c:	2301      	movs	r3, #1
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	e001      	b.n	8006996 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006992:	2300      	movs	r3, #0
 8006994:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	2b01      	cmp	r3, #1
 800699a:	d11b      	bne.n	80069d4 <vTaskStartScheduler+0x8c>
	__asm volatile
 800699c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a0:	f383 8811 	msr	BASEPRI, r3
 80069a4:	f3bf 8f6f 	isb	sy
 80069a8:	f3bf 8f4f 	dsb	sy
 80069ac:	613b      	str	r3, [r7, #16]
}
 80069ae:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80069b0:	4b15      	ldr	r3, [pc, #84]	@ (8006a08 <vTaskStartScheduler+0xc0>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	334c      	adds	r3, #76	@ 0x4c
 80069b6:	4a15      	ldr	r2, [pc, #84]	@ (8006a0c <vTaskStartScheduler+0xc4>)
 80069b8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80069ba:	4b15      	ldr	r3, [pc, #84]	@ (8006a10 <vTaskStartScheduler+0xc8>)
 80069bc:	f04f 32ff 	mov.w	r2, #4294967295
 80069c0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80069c2:	4b14      	ldr	r3, [pc, #80]	@ (8006a14 <vTaskStartScheduler+0xcc>)
 80069c4:	2201      	movs	r2, #1
 80069c6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80069c8:	4b13      	ldr	r3, [pc, #76]	@ (8006a18 <vTaskStartScheduler+0xd0>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80069ce:	f000 fbab 	bl	8007128 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80069d2:	e00f      	b.n	80069f4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069da:	d10b      	bne.n	80069f4 <vTaskStartScheduler+0xac>
	__asm volatile
 80069dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e0:	f383 8811 	msr	BASEPRI, r3
 80069e4:	f3bf 8f6f 	isb	sy
 80069e8:	f3bf 8f4f 	dsb	sy
 80069ec:	60fb      	str	r3, [r7, #12]
}
 80069ee:	bf00      	nop
 80069f0:	bf00      	nop
 80069f2:	e7fd      	b.n	80069f0 <vTaskStartScheduler+0xa8>
}
 80069f4:	bf00      	nop
 80069f6:	3718      	adds	r7, #24
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	080082c0 	.word	0x080082c0
 8006a00:	08006dad 	.word	0x08006dad
 8006a04:	20000854 	.word	0x20000854
 8006a08:	20000730 	.word	0x20000730
 8006a0c:	20000010 	.word	0x20000010
 8006a10:	20000850 	.word	0x20000850
 8006a14:	2000083c 	.word	0x2000083c
 8006a18:	20000834 	.word	0x20000834

08006a1c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006a20:	4b04      	ldr	r3, [pc, #16]	@ (8006a34 <vTaskSuspendAll+0x18>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	3301      	adds	r3, #1
 8006a26:	4a03      	ldr	r2, [pc, #12]	@ (8006a34 <vTaskSuspendAll+0x18>)
 8006a28:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006a2a:	bf00      	nop
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bc80      	pop	{r7}
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	20000858 	.word	0x20000858

08006a38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006a42:	2300      	movs	r3, #0
 8006a44:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006a46:	4b42      	ldr	r3, [pc, #264]	@ (8006b50 <xTaskResumeAll+0x118>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d10b      	bne.n	8006a66 <xTaskResumeAll+0x2e>
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	603b      	str	r3, [r7, #0]
}
 8006a60:	bf00      	nop
 8006a62:	bf00      	nop
 8006a64:	e7fd      	b.n	8006a62 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006a66:	f000 fbd1 	bl	800720c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006a6a:	4b39      	ldr	r3, [pc, #228]	@ (8006b50 <xTaskResumeAll+0x118>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	4a37      	ldr	r2, [pc, #220]	@ (8006b50 <xTaskResumeAll+0x118>)
 8006a72:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a74:	4b36      	ldr	r3, [pc, #216]	@ (8006b50 <xTaskResumeAll+0x118>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d161      	bne.n	8006b40 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006a7c:	4b35      	ldr	r3, [pc, #212]	@ (8006b54 <xTaskResumeAll+0x11c>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d05d      	beq.n	8006b40 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a84:	e02e      	b.n	8006ae4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a86:	4b34      	ldr	r3, [pc, #208]	@ (8006b58 <xTaskResumeAll+0x120>)
 8006a88:	68db      	ldr	r3, [r3, #12]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	3318      	adds	r3, #24
 8006a92:	4618      	mov	r0, r3
 8006a94:	f7ff fd4a 	bl	800652c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	3304      	adds	r3, #4
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f7ff fd45 	bl	800652c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	409a      	lsls	r2, r3
 8006aaa:	4b2c      	ldr	r3, [pc, #176]	@ (8006b5c <xTaskResumeAll+0x124>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	4a2a      	ldr	r2, [pc, #168]	@ (8006b5c <xTaskResumeAll+0x124>)
 8006ab2:	6013      	str	r3, [r2, #0]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab8:	4613      	mov	r3, r2
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4413      	add	r3, r2
 8006abe:	009b      	lsls	r3, r3, #2
 8006ac0:	4a27      	ldr	r2, [pc, #156]	@ (8006b60 <xTaskResumeAll+0x128>)
 8006ac2:	441a      	add	r2, r3
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	3304      	adds	r3, #4
 8006ac8:	4619      	mov	r1, r3
 8006aca:	4610      	mov	r0, r2
 8006acc:	f7ff fcd3 	bl	8006476 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ad4:	4b23      	ldr	r3, [pc, #140]	@ (8006b64 <xTaskResumeAll+0x12c>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d302      	bcc.n	8006ae4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006ade:	4b22      	ldr	r3, [pc, #136]	@ (8006b68 <xTaskResumeAll+0x130>)
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8006b58 <xTaskResumeAll+0x120>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1cc      	bne.n	8006a86 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d001      	beq.n	8006af6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006af2:	f000 fa17 	bl	8006f24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006af6:	4b1d      	ldr	r3, [pc, #116]	@ (8006b6c <xTaskResumeAll+0x134>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d010      	beq.n	8006b24 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006b02:	f000 f837 	bl	8006b74 <xTaskIncrementTick>
 8006b06:	4603      	mov	r3, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d002      	beq.n	8006b12 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006b0c:	4b16      	ldr	r3, [pc, #88]	@ (8006b68 <xTaskResumeAll+0x130>)
 8006b0e:	2201      	movs	r2, #1
 8006b10:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	3b01      	subs	r3, #1
 8006b16:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d1f1      	bne.n	8006b02 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006b1e:	4b13      	ldr	r3, [pc, #76]	@ (8006b6c <xTaskResumeAll+0x134>)
 8006b20:	2200      	movs	r2, #0
 8006b22:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006b24:	4b10      	ldr	r3, [pc, #64]	@ (8006b68 <xTaskResumeAll+0x130>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d009      	beq.n	8006b40 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006b30:	4b0f      	ldr	r3, [pc, #60]	@ (8006b70 <xTaskResumeAll+0x138>)
 8006b32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b36:	601a      	str	r2, [r3, #0]
 8006b38:	f3bf 8f4f 	dsb	sy
 8006b3c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006b40:	f000 fb94 	bl	800726c <vPortExitCritical>

	return xAlreadyYielded;
 8006b44:	68bb      	ldr	r3, [r7, #8]
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	20000858 	.word	0x20000858
 8006b54:	20000830 	.word	0x20000830
 8006b58:	200007f0 	.word	0x200007f0
 8006b5c:	20000838 	.word	0x20000838
 8006b60:	20000734 	.word	0x20000734
 8006b64:	20000730 	.word	0x20000730
 8006b68:	20000844 	.word	0x20000844
 8006b6c:	20000840 	.word	0x20000840
 8006b70:	e000ed04 	.word	0xe000ed04

08006b74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b086      	sub	sp, #24
 8006b78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b7e:	4b4f      	ldr	r3, [pc, #316]	@ (8006cbc <xTaskIncrementTick+0x148>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f040 808f 	bne.w	8006ca6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006b88:	4b4d      	ldr	r3, [pc, #308]	@ (8006cc0 <xTaskIncrementTick+0x14c>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006b90:	4a4b      	ldr	r2, [pc, #300]	@ (8006cc0 <xTaskIncrementTick+0x14c>)
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d121      	bne.n	8006be0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006b9c:	4b49      	ldr	r3, [pc, #292]	@ (8006cc4 <xTaskIncrementTick+0x150>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d00b      	beq.n	8006bbe <xTaskIncrementTick+0x4a>
	__asm volatile
 8006ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006baa:	f383 8811 	msr	BASEPRI, r3
 8006bae:	f3bf 8f6f 	isb	sy
 8006bb2:	f3bf 8f4f 	dsb	sy
 8006bb6:	603b      	str	r3, [r7, #0]
}
 8006bb8:	bf00      	nop
 8006bba:	bf00      	nop
 8006bbc:	e7fd      	b.n	8006bba <xTaskIncrementTick+0x46>
 8006bbe:	4b41      	ldr	r3, [pc, #260]	@ (8006cc4 <xTaskIncrementTick+0x150>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	60fb      	str	r3, [r7, #12]
 8006bc4:	4b40      	ldr	r3, [pc, #256]	@ (8006cc8 <xTaskIncrementTick+0x154>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a3e      	ldr	r2, [pc, #248]	@ (8006cc4 <xTaskIncrementTick+0x150>)
 8006bca:	6013      	str	r3, [r2, #0]
 8006bcc:	4a3e      	ldr	r2, [pc, #248]	@ (8006cc8 <xTaskIncrementTick+0x154>)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6013      	str	r3, [r2, #0]
 8006bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8006ccc <xTaskIncrementTick+0x158>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	4a3c      	ldr	r2, [pc, #240]	@ (8006ccc <xTaskIncrementTick+0x158>)
 8006bda:	6013      	str	r3, [r2, #0]
 8006bdc:	f000 f9a2 	bl	8006f24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006be0:	4b3b      	ldr	r3, [pc, #236]	@ (8006cd0 <xTaskIncrementTick+0x15c>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d348      	bcc.n	8006c7c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bea:	4b36      	ldr	r3, [pc, #216]	@ (8006cc4 <xTaskIncrementTick+0x150>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d104      	bne.n	8006bfe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bf4:	4b36      	ldr	r3, [pc, #216]	@ (8006cd0 <xTaskIncrementTick+0x15c>)
 8006bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bfa:	601a      	str	r2, [r3, #0]
					break;
 8006bfc:	e03e      	b.n	8006c7c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bfe:	4b31      	ldr	r3, [pc, #196]	@ (8006cc4 <xTaskIncrementTick+0x150>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006c0e:	693a      	ldr	r2, [r7, #16]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d203      	bcs.n	8006c1e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006c16:	4a2e      	ldr	r2, [pc, #184]	@ (8006cd0 <xTaskIncrementTick+0x15c>)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006c1c:	e02e      	b.n	8006c7c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	3304      	adds	r3, #4
 8006c22:	4618      	mov	r0, r3
 8006c24:	f7ff fc82 	bl	800652c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d004      	beq.n	8006c3a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	3318      	adds	r3, #24
 8006c34:	4618      	mov	r0, r3
 8006c36:	f7ff fc79 	bl	800652c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c3e:	2201      	movs	r2, #1
 8006c40:	409a      	lsls	r2, r3
 8006c42:	4b24      	ldr	r3, [pc, #144]	@ (8006cd4 <xTaskIncrementTick+0x160>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	4a22      	ldr	r2, [pc, #136]	@ (8006cd4 <xTaskIncrementTick+0x160>)
 8006c4a:	6013      	str	r3, [r2, #0]
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c50:	4613      	mov	r3, r2
 8006c52:	009b      	lsls	r3, r3, #2
 8006c54:	4413      	add	r3, r2
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	4a1f      	ldr	r2, [pc, #124]	@ (8006cd8 <xTaskIncrementTick+0x164>)
 8006c5a:	441a      	add	r2, r3
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	3304      	adds	r3, #4
 8006c60:	4619      	mov	r1, r3
 8006c62:	4610      	mov	r0, r2
 8006c64:	f7ff fc07 	bl	8006476 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8006cdc <xTaskIncrementTick+0x168>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d3b9      	bcc.n	8006bea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006c76:	2301      	movs	r3, #1
 8006c78:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c7a:	e7b6      	b.n	8006bea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006c7c:	4b17      	ldr	r3, [pc, #92]	@ (8006cdc <xTaskIncrementTick+0x168>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c82:	4915      	ldr	r1, [pc, #84]	@ (8006cd8 <xTaskIncrementTick+0x164>)
 8006c84:	4613      	mov	r3, r2
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	4413      	add	r3, r2
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	440b      	add	r3, r1
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d901      	bls.n	8006c98 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006c94:	2301      	movs	r3, #1
 8006c96:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006c98:	4b11      	ldr	r3, [pc, #68]	@ (8006ce0 <xTaskIncrementTick+0x16c>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d007      	beq.n	8006cb0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	617b      	str	r3, [r7, #20]
 8006ca4:	e004      	b.n	8006cb0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8006ce4 <xTaskIncrementTick+0x170>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	3301      	adds	r3, #1
 8006cac:	4a0d      	ldr	r2, [pc, #52]	@ (8006ce4 <xTaskIncrementTick+0x170>)
 8006cae:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006cb0:	697b      	ldr	r3, [r7, #20]
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3718      	adds	r7, #24
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	20000858 	.word	0x20000858
 8006cc0:	20000834 	.word	0x20000834
 8006cc4:	200007e8 	.word	0x200007e8
 8006cc8:	200007ec 	.word	0x200007ec
 8006ccc:	20000848 	.word	0x20000848
 8006cd0:	20000850 	.word	0x20000850
 8006cd4:	20000838 	.word	0x20000838
 8006cd8:	20000734 	.word	0x20000734
 8006cdc:	20000730 	.word	0x20000730
 8006ce0:	20000844 	.word	0x20000844
 8006ce4:	20000840 	.word	0x20000840

08006ce8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b087      	sub	sp, #28
 8006cec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006cee:	4b29      	ldr	r3, [pc, #164]	@ (8006d94 <vTaskSwitchContext+0xac>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d003      	beq.n	8006cfe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006cf6:	4b28      	ldr	r3, [pc, #160]	@ (8006d98 <vTaskSwitchContext+0xb0>)
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006cfc:	e045      	b.n	8006d8a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006cfe:	4b26      	ldr	r3, [pc, #152]	@ (8006d98 <vTaskSwitchContext+0xb0>)
 8006d00:	2200      	movs	r2, #0
 8006d02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d04:	4b25      	ldr	r3, [pc, #148]	@ (8006d9c <vTaskSwitchContext+0xb4>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	fab3 f383 	clz	r3, r3
 8006d10:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006d12:	7afb      	ldrb	r3, [r7, #11]
 8006d14:	f1c3 031f 	rsb	r3, r3, #31
 8006d18:	617b      	str	r3, [r7, #20]
 8006d1a:	4921      	ldr	r1, [pc, #132]	@ (8006da0 <vTaskSwitchContext+0xb8>)
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	4413      	add	r3, r2
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	440b      	add	r3, r1
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10b      	bne.n	8006d46 <vTaskSwitchContext+0x5e>
	__asm volatile
 8006d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d32:	f383 8811 	msr	BASEPRI, r3
 8006d36:	f3bf 8f6f 	isb	sy
 8006d3a:	f3bf 8f4f 	dsb	sy
 8006d3e:	607b      	str	r3, [r7, #4]
}
 8006d40:	bf00      	nop
 8006d42:	bf00      	nop
 8006d44:	e7fd      	b.n	8006d42 <vTaskSwitchContext+0x5a>
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	4613      	mov	r3, r2
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	4413      	add	r3, r2
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	4a13      	ldr	r2, [pc, #76]	@ (8006da0 <vTaskSwitchContext+0xb8>)
 8006d52:	4413      	add	r3, r2
 8006d54:	613b      	str	r3, [r7, #16]
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	685a      	ldr	r2, [r3, #4]
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	605a      	str	r2, [r3, #4]
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	685a      	ldr	r2, [r3, #4]
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	3308      	adds	r3, #8
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d104      	bne.n	8006d76 <vTaskSwitchContext+0x8e>
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	685a      	ldr	r2, [r3, #4]
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	605a      	str	r2, [r3, #4]
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	4a09      	ldr	r2, [pc, #36]	@ (8006da4 <vTaskSwitchContext+0xbc>)
 8006d7e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006d80:	4b08      	ldr	r3, [pc, #32]	@ (8006da4 <vTaskSwitchContext+0xbc>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	334c      	adds	r3, #76	@ 0x4c
 8006d86:	4a08      	ldr	r2, [pc, #32]	@ (8006da8 <vTaskSwitchContext+0xc0>)
 8006d88:	6013      	str	r3, [r2, #0]
}
 8006d8a:	bf00      	nop
 8006d8c:	371c      	adds	r7, #28
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bc80      	pop	{r7}
 8006d92:	4770      	bx	lr
 8006d94:	20000858 	.word	0x20000858
 8006d98:	20000844 	.word	0x20000844
 8006d9c:	20000838 	.word	0x20000838
 8006da0:	20000734 	.word	0x20000734
 8006da4:	20000730 	.word	0x20000730
 8006da8:	20000010 	.word	0x20000010

08006dac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006db4:	f000 f852 	bl	8006e5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006db8:	4b06      	ldr	r3, [pc, #24]	@ (8006dd4 <prvIdleTask+0x28>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d9f9      	bls.n	8006db4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006dc0:	4b05      	ldr	r3, [pc, #20]	@ (8006dd8 <prvIdleTask+0x2c>)
 8006dc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006dc6:	601a      	str	r2, [r3, #0]
 8006dc8:	f3bf 8f4f 	dsb	sy
 8006dcc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006dd0:	e7f0      	b.n	8006db4 <prvIdleTask+0x8>
 8006dd2:	bf00      	nop
 8006dd4:	20000734 	.word	0x20000734
 8006dd8:	e000ed04 	.word	0xe000ed04

08006ddc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b082      	sub	sp, #8
 8006de0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006de2:	2300      	movs	r3, #0
 8006de4:	607b      	str	r3, [r7, #4]
 8006de6:	e00c      	b.n	8006e02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	4613      	mov	r3, r2
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	4413      	add	r3, r2
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	4a12      	ldr	r2, [pc, #72]	@ (8006e3c <prvInitialiseTaskLists+0x60>)
 8006df4:	4413      	add	r3, r2
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7ff fb12 	bl	8006420 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	3301      	adds	r3, #1
 8006e00:	607b      	str	r3, [r7, #4]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2b06      	cmp	r3, #6
 8006e06:	d9ef      	bls.n	8006de8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006e08:	480d      	ldr	r0, [pc, #52]	@ (8006e40 <prvInitialiseTaskLists+0x64>)
 8006e0a:	f7ff fb09 	bl	8006420 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006e0e:	480d      	ldr	r0, [pc, #52]	@ (8006e44 <prvInitialiseTaskLists+0x68>)
 8006e10:	f7ff fb06 	bl	8006420 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006e14:	480c      	ldr	r0, [pc, #48]	@ (8006e48 <prvInitialiseTaskLists+0x6c>)
 8006e16:	f7ff fb03 	bl	8006420 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006e1a:	480c      	ldr	r0, [pc, #48]	@ (8006e4c <prvInitialiseTaskLists+0x70>)
 8006e1c:	f7ff fb00 	bl	8006420 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006e20:	480b      	ldr	r0, [pc, #44]	@ (8006e50 <prvInitialiseTaskLists+0x74>)
 8006e22:	f7ff fafd 	bl	8006420 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006e26:	4b0b      	ldr	r3, [pc, #44]	@ (8006e54 <prvInitialiseTaskLists+0x78>)
 8006e28:	4a05      	ldr	r2, [pc, #20]	@ (8006e40 <prvInitialiseTaskLists+0x64>)
 8006e2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e58 <prvInitialiseTaskLists+0x7c>)
 8006e2e:	4a05      	ldr	r2, [pc, #20]	@ (8006e44 <prvInitialiseTaskLists+0x68>)
 8006e30:	601a      	str	r2, [r3, #0]
}
 8006e32:	bf00      	nop
 8006e34:	3708      	adds	r7, #8
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
 8006e3a:	bf00      	nop
 8006e3c:	20000734 	.word	0x20000734
 8006e40:	200007c0 	.word	0x200007c0
 8006e44:	200007d4 	.word	0x200007d4
 8006e48:	200007f0 	.word	0x200007f0
 8006e4c:	20000804 	.word	0x20000804
 8006e50:	2000081c 	.word	0x2000081c
 8006e54:	200007e8 	.word	0x200007e8
 8006e58:	200007ec 	.word	0x200007ec

08006e5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b082      	sub	sp, #8
 8006e60:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e62:	e019      	b.n	8006e98 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006e64:	f000 f9d2 	bl	800720c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e68:	4b10      	ldr	r3, [pc, #64]	@ (8006eac <prvCheckTasksWaitingTermination+0x50>)
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	3304      	adds	r3, #4
 8006e74:	4618      	mov	r0, r3
 8006e76:	f7ff fb59 	bl	800652c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006eb0 <prvCheckTasksWaitingTermination+0x54>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	3b01      	subs	r3, #1
 8006e80:	4a0b      	ldr	r2, [pc, #44]	@ (8006eb0 <prvCheckTasksWaitingTermination+0x54>)
 8006e82:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006e84:	4b0b      	ldr	r3, [pc, #44]	@ (8006eb4 <prvCheckTasksWaitingTermination+0x58>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	3b01      	subs	r3, #1
 8006e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8006eb4 <prvCheckTasksWaitingTermination+0x58>)
 8006e8c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006e8e:	f000 f9ed 	bl	800726c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f810 	bl	8006eb8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e98:	4b06      	ldr	r3, [pc, #24]	@ (8006eb4 <prvCheckTasksWaitingTermination+0x58>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1e1      	bne.n	8006e64 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006ea0:	bf00      	nop
 8006ea2:	bf00      	nop
 8006ea4:	3708      	adds	r7, #8
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	20000804 	.word	0x20000804
 8006eb0:	20000830 	.word	0x20000830
 8006eb4:	20000818 	.word	0x20000818

08006eb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b084      	sub	sp, #16
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	334c      	adds	r3, #76	@ 0x4c
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f000 fd49 	bl	800795c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d108      	bne.n	8006ee6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f000 fb27 	bl	800752c <vPortFree>
				vPortFree( pxTCB );
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f000 fb24 	bl	800752c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006ee4:	e019      	b.n	8006f1a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d103      	bne.n	8006ef8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 fb1b 	bl	800752c <vPortFree>
	}
 8006ef6:	e010      	b.n	8006f1a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d00b      	beq.n	8006f1a <prvDeleteTCB+0x62>
	__asm volatile
 8006f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f06:	f383 8811 	msr	BASEPRI, r3
 8006f0a:	f3bf 8f6f 	isb	sy
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	60fb      	str	r3, [r7, #12]
}
 8006f14:	bf00      	nop
 8006f16:	bf00      	nop
 8006f18:	e7fd      	b.n	8006f16 <prvDeleteTCB+0x5e>
	}
 8006f1a:	bf00      	nop
 8006f1c:	3710      	adds	r7, #16
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
	...

08006f24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8006f5c <prvResetNextTaskUnblockTime+0x38>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d104      	bne.n	8006f3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006f34:	4b0a      	ldr	r3, [pc, #40]	@ (8006f60 <prvResetNextTaskUnblockTime+0x3c>)
 8006f36:	f04f 32ff 	mov.w	r2, #4294967295
 8006f3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006f3c:	e008      	b.n	8006f50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f3e:	4b07      	ldr	r3, [pc, #28]	@ (8006f5c <prvResetNextTaskUnblockTime+0x38>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	4a04      	ldr	r2, [pc, #16]	@ (8006f60 <prvResetNextTaskUnblockTime+0x3c>)
 8006f4e:	6013      	str	r3, [r2, #0]
}
 8006f50:	bf00      	nop
 8006f52:	370c      	adds	r7, #12
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bc80      	pop	{r7}
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	200007e8 	.word	0x200007e8
 8006f60:	20000850 	.word	0x20000850

08006f64 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b084      	sub	sp, #16
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
 8006f6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006f6e:	4b29      	ldr	r3, [pc, #164]	@ (8007014 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f74:	4b28      	ldr	r3, [pc, #160]	@ (8007018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	3304      	adds	r3, #4
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7ff fad6 	bl	800652c <uxListRemove>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d10b      	bne.n	8006f9e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006f86:	4b24      	ldr	r3, [pc, #144]	@ (8007018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f92:	43da      	mvns	r2, r3
 8006f94:	4b21      	ldr	r3, [pc, #132]	@ (800701c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4013      	ands	r3, r2
 8006f9a:	4a20      	ldr	r2, [pc, #128]	@ (800701c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006f9c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa4:	d10a      	bne.n	8006fbc <prvAddCurrentTaskToDelayedList+0x58>
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d007      	beq.n	8006fbc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fac:	4b1a      	ldr	r3, [pc, #104]	@ (8007018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	4619      	mov	r1, r3
 8006fb4:	481a      	ldr	r0, [pc, #104]	@ (8007020 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006fb6:	f7ff fa5e 	bl	8006476 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006fba:	e026      	b.n	800700a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4413      	add	r3, r2
 8006fc2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006fc4:	4b14      	ldr	r3, [pc, #80]	@ (8007018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	68ba      	ldr	r2, [r7, #8]
 8006fca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006fcc:	68ba      	ldr	r2, [r7, #8]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d209      	bcs.n	8006fe8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fd4:	4b13      	ldr	r3, [pc, #76]	@ (8007024 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8007018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3304      	adds	r3, #4
 8006fde:	4619      	mov	r1, r3
 8006fe0:	4610      	mov	r0, r2
 8006fe2:	f7ff fa6b 	bl	80064bc <vListInsert>
}
 8006fe6:	e010      	b.n	800700a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8007028 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	4b0a      	ldr	r3, [pc, #40]	@ (8007018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	3304      	adds	r3, #4
 8006ff2:	4619      	mov	r1, r3
 8006ff4:	4610      	mov	r0, r2
 8006ff6:	f7ff fa61 	bl	80064bc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800702c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	429a      	cmp	r2, r3
 8007002:	d202      	bcs.n	800700a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007004:	4a09      	ldr	r2, [pc, #36]	@ (800702c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	6013      	str	r3, [r2, #0]
}
 800700a:	bf00      	nop
 800700c:	3710      	adds	r7, #16
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
 8007012:	bf00      	nop
 8007014:	20000834 	.word	0x20000834
 8007018:	20000730 	.word	0x20000730
 800701c:	20000838 	.word	0x20000838
 8007020:	2000081c 	.word	0x2000081c
 8007024:	200007ec 	.word	0x200007ec
 8007028:	200007e8 	.word	0x200007e8
 800702c:	20000850 	.word	0x20000850

08007030 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	3b04      	subs	r3, #4
 8007040:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007048:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	3b04      	subs	r3, #4
 800704e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	f023 0201 	bic.w	r2, r3, #1
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	3b04      	subs	r3, #4
 800705e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007060:	4a08      	ldr	r2, [pc, #32]	@ (8007084 <pxPortInitialiseStack+0x54>)
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	3b14      	subs	r3, #20
 800706a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	3b20      	subs	r3, #32
 8007076:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007078:	68fb      	ldr	r3, [r7, #12]
}
 800707a:	4618      	mov	r0, r3
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	bc80      	pop	{r7}
 8007082:	4770      	bx	lr
 8007084:	08007089 	.word	0x08007089

08007088 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007088:	b480      	push	{r7}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800708e:	2300      	movs	r3, #0
 8007090:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007092:	4b12      	ldr	r3, [pc, #72]	@ (80070dc <prvTaskExitError+0x54>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800709a:	d00b      	beq.n	80070b4 <prvTaskExitError+0x2c>
	__asm volatile
 800709c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a0:	f383 8811 	msr	BASEPRI, r3
 80070a4:	f3bf 8f6f 	isb	sy
 80070a8:	f3bf 8f4f 	dsb	sy
 80070ac:	60fb      	str	r3, [r7, #12]
}
 80070ae:	bf00      	nop
 80070b0:	bf00      	nop
 80070b2:	e7fd      	b.n	80070b0 <prvTaskExitError+0x28>
	__asm volatile
 80070b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b8:	f383 8811 	msr	BASEPRI, r3
 80070bc:	f3bf 8f6f 	isb	sy
 80070c0:	f3bf 8f4f 	dsb	sy
 80070c4:	60bb      	str	r3, [r7, #8]
}
 80070c6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80070c8:	bf00      	nop
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d0fc      	beq.n	80070ca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80070d0:	bf00      	nop
 80070d2:	bf00      	nop
 80070d4:	3714      	adds	r7, #20
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bc80      	pop	{r7}
 80070da:	4770      	bx	lr
 80070dc:	2000000c 	.word	0x2000000c

080070e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80070e0:	4b07      	ldr	r3, [pc, #28]	@ (8007100 <pxCurrentTCBConst2>)
 80070e2:	6819      	ldr	r1, [r3, #0]
 80070e4:	6808      	ldr	r0, [r1, #0]
 80070e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80070ea:	f380 8809 	msr	PSP, r0
 80070ee:	f3bf 8f6f 	isb	sy
 80070f2:	f04f 0000 	mov.w	r0, #0
 80070f6:	f380 8811 	msr	BASEPRI, r0
 80070fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80070fe:	4770      	bx	lr

08007100 <pxCurrentTCBConst2>:
 8007100:	20000730 	.word	0x20000730
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007104:	bf00      	nop
 8007106:	bf00      	nop

08007108 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007108:	4806      	ldr	r0, [pc, #24]	@ (8007124 <prvPortStartFirstTask+0x1c>)
 800710a:	6800      	ldr	r0, [r0, #0]
 800710c:	6800      	ldr	r0, [r0, #0]
 800710e:	f380 8808 	msr	MSP, r0
 8007112:	b662      	cpsie	i
 8007114:	b661      	cpsie	f
 8007116:	f3bf 8f4f 	dsb	sy
 800711a:	f3bf 8f6f 	isb	sy
 800711e:	df00      	svc	0
 8007120:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007122:	bf00      	nop
 8007124:	e000ed08 	.word	0xe000ed08

08007128 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800712e:	4b32      	ldr	r3, [pc, #200]	@ (80071f8 <xPortStartScheduler+0xd0>)
 8007130:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	781b      	ldrb	r3, [r3, #0]
 8007136:	b2db      	uxtb	r3, r3
 8007138:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	22ff      	movs	r2, #255	@ 0xff
 800713e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	b2db      	uxtb	r3, r3
 8007146:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007148:	78fb      	ldrb	r3, [r7, #3]
 800714a:	b2db      	uxtb	r3, r3
 800714c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007150:	b2da      	uxtb	r2, r3
 8007152:	4b2a      	ldr	r3, [pc, #168]	@ (80071fc <xPortStartScheduler+0xd4>)
 8007154:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007156:	4b2a      	ldr	r3, [pc, #168]	@ (8007200 <xPortStartScheduler+0xd8>)
 8007158:	2207      	movs	r2, #7
 800715a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800715c:	e009      	b.n	8007172 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800715e:	4b28      	ldr	r3, [pc, #160]	@ (8007200 <xPortStartScheduler+0xd8>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3b01      	subs	r3, #1
 8007164:	4a26      	ldr	r2, [pc, #152]	@ (8007200 <xPortStartScheduler+0xd8>)
 8007166:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007168:	78fb      	ldrb	r3, [r7, #3]
 800716a:	b2db      	uxtb	r3, r3
 800716c:	005b      	lsls	r3, r3, #1
 800716e:	b2db      	uxtb	r3, r3
 8007170:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007172:	78fb      	ldrb	r3, [r7, #3]
 8007174:	b2db      	uxtb	r3, r3
 8007176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800717a:	2b80      	cmp	r3, #128	@ 0x80
 800717c:	d0ef      	beq.n	800715e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800717e:	4b20      	ldr	r3, [pc, #128]	@ (8007200 <xPortStartScheduler+0xd8>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f1c3 0307 	rsb	r3, r3, #7
 8007186:	2b04      	cmp	r3, #4
 8007188:	d00b      	beq.n	80071a2 <xPortStartScheduler+0x7a>
	__asm volatile
 800718a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
 800719a:	60bb      	str	r3, [r7, #8]
}
 800719c:	bf00      	nop
 800719e:	bf00      	nop
 80071a0:	e7fd      	b.n	800719e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80071a2:	4b17      	ldr	r3, [pc, #92]	@ (8007200 <xPortStartScheduler+0xd8>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	021b      	lsls	r3, r3, #8
 80071a8:	4a15      	ldr	r2, [pc, #84]	@ (8007200 <xPortStartScheduler+0xd8>)
 80071aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80071ac:	4b14      	ldr	r3, [pc, #80]	@ (8007200 <xPortStartScheduler+0xd8>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80071b4:	4a12      	ldr	r2, [pc, #72]	@ (8007200 <xPortStartScheduler+0xd8>)
 80071b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	b2da      	uxtb	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80071c0:	4b10      	ldr	r3, [pc, #64]	@ (8007204 <xPortStartScheduler+0xdc>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a0f      	ldr	r2, [pc, #60]	@ (8007204 <xPortStartScheduler+0xdc>)
 80071c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80071ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80071cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007204 <xPortStartScheduler+0xdc>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007204 <xPortStartScheduler+0xdc>)
 80071d2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80071d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80071d8:	f000 f8b8 	bl	800734c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80071dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007208 <xPortStartScheduler+0xe0>)
 80071de:	2200      	movs	r2, #0
 80071e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80071e2:	f7ff ff91 	bl	8007108 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80071e6:	f7ff fd7f 	bl	8006ce8 <vTaskSwitchContext>
	prvTaskExitError();
 80071ea:	f7ff ff4d 	bl	8007088 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80071ee:	2300      	movs	r3, #0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3710      	adds	r7, #16
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}
 80071f8:	e000e400 	.word	0xe000e400
 80071fc:	2000085c 	.word	0x2000085c
 8007200:	20000860 	.word	0x20000860
 8007204:	e000ed20 	.word	0xe000ed20
 8007208:	2000000c 	.word	0x2000000c

0800720c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
	__asm volatile
 8007212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	607b      	str	r3, [r7, #4]
}
 8007224:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007226:	4b0f      	ldr	r3, [pc, #60]	@ (8007264 <vPortEnterCritical+0x58>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	3301      	adds	r3, #1
 800722c:	4a0d      	ldr	r2, [pc, #52]	@ (8007264 <vPortEnterCritical+0x58>)
 800722e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007230:	4b0c      	ldr	r3, [pc, #48]	@ (8007264 <vPortEnterCritical+0x58>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d110      	bne.n	800725a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007238:	4b0b      	ldr	r3, [pc, #44]	@ (8007268 <vPortEnterCritical+0x5c>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00b      	beq.n	800725a <vPortEnterCritical+0x4e>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	603b      	str	r3, [r7, #0]
}
 8007254:	bf00      	nop
 8007256:	bf00      	nop
 8007258:	e7fd      	b.n	8007256 <vPortEnterCritical+0x4a>
	}
}
 800725a:	bf00      	nop
 800725c:	370c      	adds	r7, #12
 800725e:	46bd      	mov	sp, r7
 8007260:	bc80      	pop	{r7}
 8007262:	4770      	bx	lr
 8007264:	2000000c 	.word	0x2000000c
 8007268:	e000ed04 	.word	0xe000ed04

0800726c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007272:	4b12      	ldr	r3, [pc, #72]	@ (80072bc <vPortExitCritical+0x50>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d10b      	bne.n	8007292 <vPortExitCritical+0x26>
	__asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	607b      	str	r3, [r7, #4]
}
 800728c:	bf00      	nop
 800728e:	bf00      	nop
 8007290:	e7fd      	b.n	800728e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007292:	4b0a      	ldr	r3, [pc, #40]	@ (80072bc <vPortExitCritical+0x50>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	3b01      	subs	r3, #1
 8007298:	4a08      	ldr	r2, [pc, #32]	@ (80072bc <vPortExitCritical+0x50>)
 800729a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800729c:	4b07      	ldr	r3, [pc, #28]	@ (80072bc <vPortExitCritical+0x50>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d105      	bne.n	80072b0 <vPortExitCritical+0x44>
 80072a4:	2300      	movs	r3, #0
 80072a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80072ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bc80      	pop	{r7}
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	2000000c 	.word	0x2000000c

080072c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80072c0:	f3ef 8009 	mrs	r0, PSP
 80072c4:	f3bf 8f6f 	isb	sy
 80072c8:	4b0d      	ldr	r3, [pc, #52]	@ (8007300 <pxCurrentTCBConst>)
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80072d0:	6010      	str	r0, [r2, #0]
 80072d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80072d6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80072da:	f380 8811 	msr	BASEPRI, r0
 80072de:	f7ff fd03 	bl	8006ce8 <vTaskSwitchContext>
 80072e2:	f04f 0000 	mov.w	r0, #0
 80072e6:	f380 8811 	msr	BASEPRI, r0
 80072ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80072ee:	6819      	ldr	r1, [r3, #0]
 80072f0:	6808      	ldr	r0, [r1, #0]
 80072f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80072f6:	f380 8809 	msr	PSP, r0
 80072fa:	f3bf 8f6f 	isb	sy
 80072fe:	4770      	bx	lr

08007300 <pxCurrentTCBConst>:
 8007300:	20000730 	.word	0x20000730
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007304:	bf00      	nop
 8007306:	bf00      	nop

08007308 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
	__asm volatile
 800730e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007312:	f383 8811 	msr	BASEPRI, r3
 8007316:	f3bf 8f6f 	isb	sy
 800731a:	f3bf 8f4f 	dsb	sy
 800731e:	607b      	str	r3, [r7, #4]
}
 8007320:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007322:	f7ff fc27 	bl	8006b74 <xTaskIncrementTick>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d003      	beq.n	8007334 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800732c:	4b06      	ldr	r3, [pc, #24]	@ (8007348 <SysTick_Handler+0x40>)
 800732e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007332:	601a      	str	r2, [r3, #0]
 8007334:	2300      	movs	r3, #0
 8007336:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	f383 8811 	msr	BASEPRI, r3
}
 800733e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007340:	bf00      	nop
 8007342:	3708      	adds	r7, #8
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}
 8007348:	e000ed04 	.word	0xe000ed04

0800734c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800734c:	b480      	push	{r7}
 800734e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007350:	4b0a      	ldr	r3, [pc, #40]	@ (800737c <vPortSetupTimerInterrupt+0x30>)
 8007352:	2200      	movs	r2, #0
 8007354:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007356:	4b0a      	ldr	r3, [pc, #40]	@ (8007380 <vPortSetupTimerInterrupt+0x34>)
 8007358:	2200      	movs	r2, #0
 800735a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800735c:	4b09      	ldr	r3, [pc, #36]	@ (8007384 <vPortSetupTimerInterrupt+0x38>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a09      	ldr	r2, [pc, #36]	@ (8007388 <vPortSetupTimerInterrupt+0x3c>)
 8007362:	fba2 2303 	umull	r2, r3, r2, r3
 8007366:	099b      	lsrs	r3, r3, #6
 8007368:	4a08      	ldr	r2, [pc, #32]	@ (800738c <vPortSetupTimerInterrupt+0x40>)
 800736a:	3b01      	subs	r3, #1
 800736c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800736e:	4b03      	ldr	r3, [pc, #12]	@ (800737c <vPortSetupTimerInterrupt+0x30>)
 8007370:	2207      	movs	r2, #7
 8007372:	601a      	str	r2, [r3, #0]
}
 8007374:	bf00      	nop
 8007376:	46bd      	mov	sp, r7
 8007378:	bc80      	pop	{r7}
 800737a:	4770      	bx	lr
 800737c:	e000e010 	.word	0xe000e010
 8007380:	e000e018 	.word	0xe000e018
 8007384:	20000000 	.word	0x20000000
 8007388:	10624dd3 	.word	0x10624dd3
 800738c:	e000e014 	.word	0xe000e014

08007390 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b08a      	sub	sp, #40	@ 0x28
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007398:	2300      	movs	r3, #0
 800739a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800739c:	f7ff fb3e 	bl	8006a1c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80073a0:	4b5c      	ldr	r3, [pc, #368]	@ (8007514 <pvPortMalloc+0x184>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d101      	bne.n	80073ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80073a8:	f000 f924 	bl	80075f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80073ac:	4b5a      	ldr	r3, [pc, #360]	@ (8007518 <pvPortMalloc+0x188>)
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	4013      	ands	r3, r2
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f040 8095 	bne.w	80074e4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d01e      	beq.n	80073fe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80073c0:	2208      	movs	r2, #8
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4413      	add	r3, r2
 80073c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f003 0307 	and.w	r3, r3, #7
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d015      	beq.n	80073fe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f023 0307 	bic.w	r3, r3, #7
 80073d8:	3308      	adds	r3, #8
 80073da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f003 0307 	and.w	r3, r3, #7
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00b      	beq.n	80073fe <pvPortMalloc+0x6e>
	__asm volatile
 80073e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ea:	f383 8811 	msr	BASEPRI, r3
 80073ee:	f3bf 8f6f 	isb	sy
 80073f2:	f3bf 8f4f 	dsb	sy
 80073f6:	617b      	str	r3, [r7, #20]
}
 80073f8:	bf00      	nop
 80073fa:	bf00      	nop
 80073fc:	e7fd      	b.n	80073fa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d06f      	beq.n	80074e4 <pvPortMalloc+0x154>
 8007404:	4b45      	ldr	r3, [pc, #276]	@ (800751c <pvPortMalloc+0x18c>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	429a      	cmp	r2, r3
 800740c:	d86a      	bhi.n	80074e4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800740e:	4b44      	ldr	r3, [pc, #272]	@ (8007520 <pvPortMalloc+0x190>)
 8007410:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007412:	4b43      	ldr	r3, [pc, #268]	@ (8007520 <pvPortMalloc+0x190>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007418:	e004      	b.n	8007424 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800741a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800741e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	429a      	cmp	r2, r3
 800742c:	d903      	bls.n	8007436 <pvPortMalloc+0xa6>
 800742e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1f1      	bne.n	800741a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007436:	4b37      	ldr	r3, [pc, #220]	@ (8007514 <pvPortMalloc+0x184>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800743c:	429a      	cmp	r2, r3
 800743e:	d051      	beq.n	80074e4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007440:	6a3b      	ldr	r3, [r7, #32]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2208      	movs	r2, #8
 8007446:	4413      	add	r3, r2
 8007448:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800744a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	6a3b      	ldr	r3, [r7, #32]
 8007450:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	685a      	ldr	r2, [r3, #4]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	1ad2      	subs	r2, r2, r3
 800745a:	2308      	movs	r3, #8
 800745c:	005b      	lsls	r3, r3, #1
 800745e:	429a      	cmp	r2, r3
 8007460:	d920      	bls.n	80074a4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4413      	add	r3, r2
 8007468:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	f003 0307 	and.w	r3, r3, #7
 8007470:	2b00      	cmp	r3, #0
 8007472:	d00b      	beq.n	800748c <pvPortMalloc+0xfc>
	__asm volatile
 8007474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	613b      	str	r3, [r7, #16]
}
 8007486:	bf00      	nop
 8007488:	bf00      	nop
 800748a:	e7fd      	b.n	8007488 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800748c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748e:	685a      	ldr	r2, [r3, #4]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	1ad2      	subs	r2, r2, r3
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800749e:	69b8      	ldr	r0, [r7, #24]
 80074a0:	f000 f90a 	bl	80076b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80074a4:	4b1d      	ldr	r3, [pc, #116]	@ (800751c <pvPortMalloc+0x18c>)
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	4a1b      	ldr	r2, [pc, #108]	@ (800751c <pvPortMalloc+0x18c>)
 80074b0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80074b2:	4b1a      	ldr	r3, [pc, #104]	@ (800751c <pvPortMalloc+0x18c>)
 80074b4:	681a      	ldr	r2, [r3, #0]
 80074b6:	4b1b      	ldr	r3, [pc, #108]	@ (8007524 <pvPortMalloc+0x194>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d203      	bcs.n	80074c6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80074be:	4b17      	ldr	r3, [pc, #92]	@ (800751c <pvPortMalloc+0x18c>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a18      	ldr	r2, [pc, #96]	@ (8007524 <pvPortMalloc+0x194>)
 80074c4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c8:	685a      	ldr	r2, [r3, #4]
 80074ca:	4b13      	ldr	r3, [pc, #76]	@ (8007518 <pvPortMalloc+0x188>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	431a      	orrs	r2, r3
 80074d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80074d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d6:	2200      	movs	r2, #0
 80074d8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80074da:	4b13      	ldr	r3, [pc, #76]	@ (8007528 <pvPortMalloc+0x198>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	3301      	adds	r3, #1
 80074e0:	4a11      	ldr	r2, [pc, #68]	@ (8007528 <pvPortMalloc+0x198>)
 80074e2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80074e4:	f7ff faa8 	bl	8006a38 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	f003 0307 	and.w	r3, r3, #7
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d00b      	beq.n	800750a <pvPortMalloc+0x17a>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	60fb      	str	r3, [r7, #12]
}
 8007504:	bf00      	nop
 8007506:	bf00      	nop
 8007508:	e7fd      	b.n	8007506 <pvPortMalloc+0x176>
	return pvReturn;
 800750a:	69fb      	ldr	r3, [r7, #28]
}
 800750c:	4618      	mov	r0, r3
 800750e:	3728      	adds	r7, #40	@ 0x28
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	2000146c 	.word	0x2000146c
 8007518:	20001480 	.word	0x20001480
 800751c:	20001470 	.word	0x20001470
 8007520:	20001464 	.word	0x20001464
 8007524:	20001474 	.word	0x20001474
 8007528:	20001478 	.word	0x20001478

0800752c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d04f      	beq.n	80075de <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800753e:	2308      	movs	r3, #8
 8007540:	425b      	negs	r3, r3
 8007542:	697a      	ldr	r2, [r7, #20]
 8007544:	4413      	add	r3, r2
 8007546:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	685a      	ldr	r2, [r3, #4]
 8007550:	4b25      	ldr	r3, [pc, #148]	@ (80075e8 <vPortFree+0xbc>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4013      	ands	r3, r2
 8007556:	2b00      	cmp	r3, #0
 8007558:	d10b      	bne.n	8007572 <vPortFree+0x46>
	__asm volatile
 800755a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800755e:	f383 8811 	msr	BASEPRI, r3
 8007562:	f3bf 8f6f 	isb	sy
 8007566:	f3bf 8f4f 	dsb	sy
 800756a:	60fb      	str	r3, [r7, #12]
}
 800756c:	bf00      	nop
 800756e:	bf00      	nop
 8007570:	e7fd      	b.n	800756e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00b      	beq.n	8007592 <vPortFree+0x66>
	__asm volatile
 800757a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800757e:	f383 8811 	msr	BASEPRI, r3
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	60bb      	str	r3, [r7, #8]
}
 800758c:	bf00      	nop
 800758e:	bf00      	nop
 8007590:	e7fd      	b.n	800758e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	685a      	ldr	r2, [r3, #4]
 8007596:	4b14      	ldr	r3, [pc, #80]	@ (80075e8 <vPortFree+0xbc>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4013      	ands	r3, r2
 800759c:	2b00      	cmp	r3, #0
 800759e:	d01e      	beq.n	80075de <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d11a      	bne.n	80075de <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	685a      	ldr	r2, [r3, #4]
 80075ac:	4b0e      	ldr	r3, [pc, #56]	@ (80075e8 <vPortFree+0xbc>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	43db      	mvns	r3, r3
 80075b2:	401a      	ands	r2, r3
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80075b8:	f7ff fa30 	bl	8006a1c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	685a      	ldr	r2, [r3, #4]
 80075c0:	4b0a      	ldr	r3, [pc, #40]	@ (80075ec <vPortFree+0xc0>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4413      	add	r3, r2
 80075c6:	4a09      	ldr	r2, [pc, #36]	@ (80075ec <vPortFree+0xc0>)
 80075c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80075ca:	6938      	ldr	r0, [r7, #16]
 80075cc:	f000 f874 	bl	80076b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80075d0:	4b07      	ldr	r3, [pc, #28]	@ (80075f0 <vPortFree+0xc4>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	3301      	adds	r3, #1
 80075d6:	4a06      	ldr	r2, [pc, #24]	@ (80075f0 <vPortFree+0xc4>)
 80075d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80075da:	f7ff fa2d 	bl	8006a38 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80075de:	bf00      	nop
 80075e0:	3718      	adds	r7, #24
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	20001480 	.word	0x20001480
 80075ec:	20001470 	.word	0x20001470
 80075f0:	2000147c 	.word	0x2000147c

080075f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80075fa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80075fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007600:	4b27      	ldr	r3, [pc, #156]	@ (80076a0 <prvHeapInit+0xac>)
 8007602:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f003 0307 	and.w	r3, r3, #7
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00c      	beq.n	8007628 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	3307      	adds	r3, #7
 8007612:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 0307 	bic.w	r3, r3, #7
 800761a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800761c:	68ba      	ldr	r2, [r7, #8]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	4a1f      	ldr	r2, [pc, #124]	@ (80076a0 <prvHeapInit+0xac>)
 8007624:	4413      	add	r3, r2
 8007626:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800762c:	4a1d      	ldr	r2, [pc, #116]	@ (80076a4 <prvHeapInit+0xb0>)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007632:	4b1c      	ldr	r3, [pc, #112]	@ (80076a4 <prvHeapInit+0xb0>)
 8007634:	2200      	movs	r2, #0
 8007636:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68ba      	ldr	r2, [r7, #8]
 800763c:	4413      	add	r3, r2
 800763e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007640:	2208      	movs	r2, #8
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	1a9b      	subs	r3, r3, r2
 8007646:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f023 0307 	bic.w	r3, r3, #7
 800764e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	4a15      	ldr	r2, [pc, #84]	@ (80076a8 <prvHeapInit+0xb4>)
 8007654:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007656:	4b14      	ldr	r3, [pc, #80]	@ (80076a8 <prvHeapInit+0xb4>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	2200      	movs	r2, #0
 800765c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800765e:	4b12      	ldr	r3, [pc, #72]	@ (80076a8 <prvHeapInit+0xb4>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2200      	movs	r2, #0
 8007664:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	68fa      	ldr	r2, [r7, #12]
 800766e:	1ad2      	subs	r2, r2, r3
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007674:	4b0c      	ldr	r3, [pc, #48]	@ (80076a8 <prvHeapInit+0xb4>)
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	4a0a      	ldr	r2, [pc, #40]	@ (80076ac <prvHeapInit+0xb8>)
 8007682:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	4a09      	ldr	r2, [pc, #36]	@ (80076b0 <prvHeapInit+0xbc>)
 800768a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800768c:	4b09      	ldr	r3, [pc, #36]	@ (80076b4 <prvHeapInit+0xc0>)
 800768e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007692:	601a      	str	r2, [r3, #0]
}
 8007694:	bf00      	nop
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	bc80      	pop	{r7}
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	20000864 	.word	0x20000864
 80076a4:	20001464 	.word	0x20001464
 80076a8:	2000146c 	.word	0x2000146c
 80076ac:	20001474 	.word	0x20001474
 80076b0:	20001470 	.word	0x20001470
 80076b4:	20001480 	.word	0x20001480

080076b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80076b8:	b480      	push	{r7}
 80076ba:	b085      	sub	sp, #20
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80076c0:	4b27      	ldr	r3, [pc, #156]	@ (8007760 <prvInsertBlockIntoFreeList+0xa8>)
 80076c2:	60fb      	str	r3, [r7, #12]
 80076c4:	e002      	b.n	80076cc <prvInsertBlockIntoFreeList+0x14>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	60fb      	str	r3, [r7, #12]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d8f7      	bhi.n	80076c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	68ba      	ldr	r2, [r7, #8]
 80076e0:	4413      	add	r3, r2
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d108      	bne.n	80076fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	441a      	add	r2, r3
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	68ba      	ldr	r2, [r7, #8]
 8007704:	441a      	add	r2, r3
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	429a      	cmp	r2, r3
 800770c:	d118      	bne.n	8007740 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	4b14      	ldr	r3, [pc, #80]	@ (8007764 <prvInsertBlockIntoFreeList+0xac>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	429a      	cmp	r2, r3
 8007718:	d00d      	beq.n	8007736 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	685a      	ldr	r2, [r3, #4]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	441a      	add	r2, r3
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	601a      	str	r2, [r3, #0]
 8007734:	e008      	b.n	8007748 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007736:	4b0b      	ldr	r3, [pc, #44]	@ (8007764 <prvInsertBlockIntoFreeList+0xac>)
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	601a      	str	r2, [r3, #0]
 800773e:	e003      	b.n	8007748 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	429a      	cmp	r2, r3
 800774e:	d002      	beq.n	8007756 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007756:	bf00      	nop
 8007758:	3714      	adds	r7, #20
 800775a:	46bd      	mov	sp, r7
 800775c:	bc80      	pop	{r7}
 800775e:	4770      	bx	lr
 8007760:	20001464 	.word	0x20001464
 8007764:	2000146c 	.word	0x2000146c

08007768 <malloc>:
 8007768:	4b02      	ldr	r3, [pc, #8]	@ (8007774 <malloc+0xc>)
 800776a:	4601      	mov	r1, r0
 800776c:	6818      	ldr	r0, [r3, #0]
 800776e:	f000 b82d 	b.w	80077cc <_malloc_r>
 8007772:	bf00      	nop
 8007774:	20000010 	.word	0x20000010

08007778 <free>:
 8007778:	4b02      	ldr	r3, [pc, #8]	@ (8007784 <free+0xc>)
 800777a:	4601      	mov	r1, r0
 800777c:	6818      	ldr	r0, [r3, #0]
 800777e:	f000 b98d 	b.w	8007a9c <_free_r>
 8007782:	bf00      	nop
 8007784:	20000010 	.word	0x20000010

08007788 <sbrk_aligned>:
 8007788:	b570      	push	{r4, r5, r6, lr}
 800778a:	4e0f      	ldr	r6, [pc, #60]	@ (80077c8 <sbrk_aligned+0x40>)
 800778c:	460c      	mov	r4, r1
 800778e:	6831      	ldr	r1, [r6, #0]
 8007790:	4605      	mov	r5, r0
 8007792:	b911      	cbnz	r1, 800779a <sbrk_aligned+0x12>
 8007794:	f000 f938 	bl	8007a08 <_sbrk_r>
 8007798:	6030      	str	r0, [r6, #0]
 800779a:	4621      	mov	r1, r4
 800779c:	4628      	mov	r0, r5
 800779e:	f000 f933 	bl	8007a08 <_sbrk_r>
 80077a2:	1c43      	adds	r3, r0, #1
 80077a4:	d103      	bne.n	80077ae <sbrk_aligned+0x26>
 80077a6:	f04f 34ff 	mov.w	r4, #4294967295
 80077aa:	4620      	mov	r0, r4
 80077ac:	bd70      	pop	{r4, r5, r6, pc}
 80077ae:	1cc4      	adds	r4, r0, #3
 80077b0:	f024 0403 	bic.w	r4, r4, #3
 80077b4:	42a0      	cmp	r0, r4
 80077b6:	d0f8      	beq.n	80077aa <sbrk_aligned+0x22>
 80077b8:	1a21      	subs	r1, r4, r0
 80077ba:	4628      	mov	r0, r5
 80077bc:	f000 f924 	bl	8007a08 <_sbrk_r>
 80077c0:	3001      	adds	r0, #1
 80077c2:	d1f2      	bne.n	80077aa <sbrk_aligned+0x22>
 80077c4:	e7ef      	b.n	80077a6 <sbrk_aligned+0x1e>
 80077c6:	bf00      	nop
 80077c8:	20001484 	.word	0x20001484

080077cc <_malloc_r>:
 80077cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077d0:	1ccd      	adds	r5, r1, #3
 80077d2:	f025 0503 	bic.w	r5, r5, #3
 80077d6:	3508      	adds	r5, #8
 80077d8:	2d0c      	cmp	r5, #12
 80077da:	bf38      	it	cc
 80077dc:	250c      	movcc	r5, #12
 80077de:	2d00      	cmp	r5, #0
 80077e0:	4606      	mov	r6, r0
 80077e2:	db01      	blt.n	80077e8 <_malloc_r+0x1c>
 80077e4:	42a9      	cmp	r1, r5
 80077e6:	d904      	bls.n	80077f2 <_malloc_r+0x26>
 80077e8:	230c      	movs	r3, #12
 80077ea:	6033      	str	r3, [r6, #0]
 80077ec:	2000      	movs	r0, #0
 80077ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80078c8 <_malloc_r+0xfc>
 80077f6:	f000 f869 	bl	80078cc <__malloc_lock>
 80077fa:	f8d8 3000 	ldr.w	r3, [r8]
 80077fe:	461c      	mov	r4, r3
 8007800:	bb44      	cbnz	r4, 8007854 <_malloc_r+0x88>
 8007802:	4629      	mov	r1, r5
 8007804:	4630      	mov	r0, r6
 8007806:	f7ff ffbf 	bl	8007788 <sbrk_aligned>
 800780a:	1c43      	adds	r3, r0, #1
 800780c:	4604      	mov	r4, r0
 800780e:	d158      	bne.n	80078c2 <_malloc_r+0xf6>
 8007810:	f8d8 4000 	ldr.w	r4, [r8]
 8007814:	4627      	mov	r7, r4
 8007816:	2f00      	cmp	r7, #0
 8007818:	d143      	bne.n	80078a2 <_malloc_r+0xd6>
 800781a:	2c00      	cmp	r4, #0
 800781c:	d04b      	beq.n	80078b6 <_malloc_r+0xea>
 800781e:	6823      	ldr	r3, [r4, #0]
 8007820:	4639      	mov	r1, r7
 8007822:	4630      	mov	r0, r6
 8007824:	eb04 0903 	add.w	r9, r4, r3
 8007828:	f000 f8ee 	bl	8007a08 <_sbrk_r>
 800782c:	4581      	cmp	r9, r0
 800782e:	d142      	bne.n	80078b6 <_malloc_r+0xea>
 8007830:	6821      	ldr	r1, [r4, #0]
 8007832:	4630      	mov	r0, r6
 8007834:	1a6d      	subs	r5, r5, r1
 8007836:	4629      	mov	r1, r5
 8007838:	f7ff ffa6 	bl	8007788 <sbrk_aligned>
 800783c:	3001      	adds	r0, #1
 800783e:	d03a      	beq.n	80078b6 <_malloc_r+0xea>
 8007840:	6823      	ldr	r3, [r4, #0]
 8007842:	442b      	add	r3, r5
 8007844:	6023      	str	r3, [r4, #0]
 8007846:	f8d8 3000 	ldr.w	r3, [r8]
 800784a:	685a      	ldr	r2, [r3, #4]
 800784c:	bb62      	cbnz	r2, 80078a8 <_malloc_r+0xdc>
 800784e:	f8c8 7000 	str.w	r7, [r8]
 8007852:	e00f      	b.n	8007874 <_malloc_r+0xa8>
 8007854:	6822      	ldr	r2, [r4, #0]
 8007856:	1b52      	subs	r2, r2, r5
 8007858:	d420      	bmi.n	800789c <_malloc_r+0xd0>
 800785a:	2a0b      	cmp	r2, #11
 800785c:	d917      	bls.n	800788e <_malloc_r+0xc2>
 800785e:	1961      	adds	r1, r4, r5
 8007860:	42a3      	cmp	r3, r4
 8007862:	6025      	str	r5, [r4, #0]
 8007864:	bf18      	it	ne
 8007866:	6059      	strne	r1, [r3, #4]
 8007868:	6863      	ldr	r3, [r4, #4]
 800786a:	bf08      	it	eq
 800786c:	f8c8 1000 	streq.w	r1, [r8]
 8007870:	5162      	str	r2, [r4, r5]
 8007872:	604b      	str	r3, [r1, #4]
 8007874:	4630      	mov	r0, r6
 8007876:	f000 f82f 	bl	80078d8 <__malloc_unlock>
 800787a:	f104 000b 	add.w	r0, r4, #11
 800787e:	1d23      	adds	r3, r4, #4
 8007880:	f020 0007 	bic.w	r0, r0, #7
 8007884:	1ac2      	subs	r2, r0, r3
 8007886:	bf1c      	itt	ne
 8007888:	1a1b      	subne	r3, r3, r0
 800788a:	50a3      	strne	r3, [r4, r2]
 800788c:	e7af      	b.n	80077ee <_malloc_r+0x22>
 800788e:	6862      	ldr	r2, [r4, #4]
 8007890:	42a3      	cmp	r3, r4
 8007892:	bf0c      	ite	eq
 8007894:	f8c8 2000 	streq.w	r2, [r8]
 8007898:	605a      	strne	r2, [r3, #4]
 800789a:	e7eb      	b.n	8007874 <_malloc_r+0xa8>
 800789c:	4623      	mov	r3, r4
 800789e:	6864      	ldr	r4, [r4, #4]
 80078a0:	e7ae      	b.n	8007800 <_malloc_r+0x34>
 80078a2:	463c      	mov	r4, r7
 80078a4:	687f      	ldr	r7, [r7, #4]
 80078a6:	e7b6      	b.n	8007816 <_malloc_r+0x4a>
 80078a8:	461a      	mov	r2, r3
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	42a3      	cmp	r3, r4
 80078ae:	d1fb      	bne.n	80078a8 <_malloc_r+0xdc>
 80078b0:	2300      	movs	r3, #0
 80078b2:	6053      	str	r3, [r2, #4]
 80078b4:	e7de      	b.n	8007874 <_malloc_r+0xa8>
 80078b6:	230c      	movs	r3, #12
 80078b8:	4630      	mov	r0, r6
 80078ba:	6033      	str	r3, [r6, #0]
 80078bc:	f000 f80c 	bl	80078d8 <__malloc_unlock>
 80078c0:	e794      	b.n	80077ec <_malloc_r+0x20>
 80078c2:	6005      	str	r5, [r0, #0]
 80078c4:	e7d6      	b.n	8007874 <_malloc_r+0xa8>
 80078c6:	bf00      	nop
 80078c8:	20001488 	.word	0x20001488

080078cc <__malloc_lock>:
 80078cc:	4801      	ldr	r0, [pc, #4]	@ (80078d4 <__malloc_lock+0x8>)
 80078ce:	f000 b8d5 	b.w	8007a7c <__retarget_lock_acquire_recursive>
 80078d2:	bf00      	nop
 80078d4:	200015c8 	.word	0x200015c8

080078d8 <__malloc_unlock>:
 80078d8:	4801      	ldr	r0, [pc, #4]	@ (80078e0 <__malloc_unlock+0x8>)
 80078da:	f000 b8d0 	b.w	8007a7e <__retarget_lock_release_recursive>
 80078de:	bf00      	nop
 80078e0:	200015c8 	.word	0x200015c8

080078e4 <sniprintf>:
 80078e4:	b40c      	push	{r2, r3}
 80078e6:	b530      	push	{r4, r5, lr}
 80078e8:	4b17      	ldr	r3, [pc, #92]	@ (8007948 <sniprintf+0x64>)
 80078ea:	1e0c      	subs	r4, r1, #0
 80078ec:	681d      	ldr	r5, [r3, #0]
 80078ee:	b09d      	sub	sp, #116	@ 0x74
 80078f0:	da08      	bge.n	8007904 <sniprintf+0x20>
 80078f2:	238b      	movs	r3, #139	@ 0x8b
 80078f4:	f04f 30ff 	mov.w	r0, #4294967295
 80078f8:	602b      	str	r3, [r5, #0]
 80078fa:	b01d      	add	sp, #116	@ 0x74
 80078fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007900:	b002      	add	sp, #8
 8007902:	4770      	bx	lr
 8007904:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007908:	f8ad 3014 	strh.w	r3, [sp, #20]
 800790c:	bf0c      	ite	eq
 800790e:	4623      	moveq	r3, r4
 8007910:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007914:	9304      	str	r3, [sp, #16]
 8007916:	9307      	str	r3, [sp, #28]
 8007918:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800791c:	9002      	str	r0, [sp, #8]
 800791e:	9006      	str	r0, [sp, #24]
 8007920:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007924:	4628      	mov	r0, r5
 8007926:	ab21      	add	r3, sp, #132	@ 0x84
 8007928:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800792a:	a902      	add	r1, sp, #8
 800792c:	9301      	str	r3, [sp, #4]
 800792e:	f000 f959 	bl	8007be4 <_svfiprintf_r>
 8007932:	1c43      	adds	r3, r0, #1
 8007934:	bfbc      	itt	lt
 8007936:	238b      	movlt	r3, #139	@ 0x8b
 8007938:	602b      	strlt	r3, [r5, #0]
 800793a:	2c00      	cmp	r4, #0
 800793c:	d0dd      	beq.n	80078fa <sniprintf+0x16>
 800793e:	2200      	movs	r2, #0
 8007940:	9b02      	ldr	r3, [sp, #8]
 8007942:	701a      	strb	r2, [r3, #0]
 8007944:	e7d9      	b.n	80078fa <sniprintf+0x16>
 8007946:	bf00      	nop
 8007948:	20000010 	.word	0x20000010

0800794c <memset>:
 800794c:	4603      	mov	r3, r0
 800794e:	4402      	add	r2, r0
 8007950:	4293      	cmp	r3, r2
 8007952:	d100      	bne.n	8007956 <memset+0xa>
 8007954:	4770      	bx	lr
 8007956:	f803 1b01 	strb.w	r1, [r3], #1
 800795a:	e7f9      	b.n	8007950 <memset+0x4>

0800795c <_reclaim_reent>:
 800795c:	4b29      	ldr	r3, [pc, #164]	@ (8007a04 <_reclaim_reent+0xa8>)
 800795e:	b570      	push	{r4, r5, r6, lr}
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4604      	mov	r4, r0
 8007964:	4283      	cmp	r3, r0
 8007966:	d04b      	beq.n	8007a00 <_reclaim_reent+0xa4>
 8007968:	69c3      	ldr	r3, [r0, #28]
 800796a:	b1ab      	cbz	r3, 8007998 <_reclaim_reent+0x3c>
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	b16b      	cbz	r3, 800798c <_reclaim_reent+0x30>
 8007970:	2500      	movs	r5, #0
 8007972:	69e3      	ldr	r3, [r4, #28]
 8007974:	68db      	ldr	r3, [r3, #12]
 8007976:	5959      	ldr	r1, [r3, r5]
 8007978:	2900      	cmp	r1, #0
 800797a:	d13b      	bne.n	80079f4 <_reclaim_reent+0x98>
 800797c:	3504      	adds	r5, #4
 800797e:	2d80      	cmp	r5, #128	@ 0x80
 8007980:	d1f7      	bne.n	8007972 <_reclaim_reent+0x16>
 8007982:	69e3      	ldr	r3, [r4, #28]
 8007984:	4620      	mov	r0, r4
 8007986:	68d9      	ldr	r1, [r3, #12]
 8007988:	f000 f888 	bl	8007a9c <_free_r>
 800798c:	69e3      	ldr	r3, [r4, #28]
 800798e:	6819      	ldr	r1, [r3, #0]
 8007990:	b111      	cbz	r1, 8007998 <_reclaim_reent+0x3c>
 8007992:	4620      	mov	r0, r4
 8007994:	f000 f882 	bl	8007a9c <_free_r>
 8007998:	6961      	ldr	r1, [r4, #20]
 800799a:	b111      	cbz	r1, 80079a2 <_reclaim_reent+0x46>
 800799c:	4620      	mov	r0, r4
 800799e:	f000 f87d 	bl	8007a9c <_free_r>
 80079a2:	69e1      	ldr	r1, [r4, #28]
 80079a4:	b111      	cbz	r1, 80079ac <_reclaim_reent+0x50>
 80079a6:	4620      	mov	r0, r4
 80079a8:	f000 f878 	bl	8007a9c <_free_r>
 80079ac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80079ae:	b111      	cbz	r1, 80079b6 <_reclaim_reent+0x5a>
 80079b0:	4620      	mov	r0, r4
 80079b2:	f000 f873 	bl	8007a9c <_free_r>
 80079b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079b8:	b111      	cbz	r1, 80079c0 <_reclaim_reent+0x64>
 80079ba:	4620      	mov	r0, r4
 80079bc:	f000 f86e 	bl	8007a9c <_free_r>
 80079c0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80079c2:	b111      	cbz	r1, 80079ca <_reclaim_reent+0x6e>
 80079c4:	4620      	mov	r0, r4
 80079c6:	f000 f869 	bl	8007a9c <_free_r>
 80079ca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80079cc:	b111      	cbz	r1, 80079d4 <_reclaim_reent+0x78>
 80079ce:	4620      	mov	r0, r4
 80079d0:	f000 f864 	bl	8007a9c <_free_r>
 80079d4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80079d6:	b111      	cbz	r1, 80079de <_reclaim_reent+0x82>
 80079d8:	4620      	mov	r0, r4
 80079da:	f000 f85f 	bl	8007a9c <_free_r>
 80079de:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80079e0:	b111      	cbz	r1, 80079e8 <_reclaim_reent+0x8c>
 80079e2:	4620      	mov	r0, r4
 80079e4:	f000 f85a 	bl	8007a9c <_free_r>
 80079e8:	6a23      	ldr	r3, [r4, #32]
 80079ea:	b14b      	cbz	r3, 8007a00 <_reclaim_reent+0xa4>
 80079ec:	4620      	mov	r0, r4
 80079ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80079f2:	4718      	bx	r3
 80079f4:	680e      	ldr	r6, [r1, #0]
 80079f6:	4620      	mov	r0, r4
 80079f8:	f000 f850 	bl	8007a9c <_free_r>
 80079fc:	4631      	mov	r1, r6
 80079fe:	e7bb      	b.n	8007978 <_reclaim_reent+0x1c>
 8007a00:	bd70      	pop	{r4, r5, r6, pc}
 8007a02:	bf00      	nop
 8007a04:	20000010 	.word	0x20000010

08007a08 <_sbrk_r>:
 8007a08:	b538      	push	{r3, r4, r5, lr}
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	4d05      	ldr	r5, [pc, #20]	@ (8007a24 <_sbrk_r+0x1c>)
 8007a0e:	4604      	mov	r4, r0
 8007a10:	4608      	mov	r0, r1
 8007a12:	602b      	str	r3, [r5, #0]
 8007a14:	f7f9 fff6 	bl	8001a04 <_sbrk>
 8007a18:	1c43      	adds	r3, r0, #1
 8007a1a:	d102      	bne.n	8007a22 <_sbrk_r+0x1a>
 8007a1c:	682b      	ldr	r3, [r5, #0]
 8007a1e:	b103      	cbz	r3, 8007a22 <_sbrk_r+0x1a>
 8007a20:	6023      	str	r3, [r4, #0]
 8007a22:	bd38      	pop	{r3, r4, r5, pc}
 8007a24:	200015c4 	.word	0x200015c4

08007a28 <__errno>:
 8007a28:	4b01      	ldr	r3, [pc, #4]	@ (8007a30 <__errno+0x8>)
 8007a2a:	6818      	ldr	r0, [r3, #0]
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop
 8007a30:	20000010 	.word	0x20000010

08007a34 <__libc_init_array>:
 8007a34:	b570      	push	{r4, r5, r6, lr}
 8007a36:	2600      	movs	r6, #0
 8007a38:	4d0c      	ldr	r5, [pc, #48]	@ (8007a6c <__libc_init_array+0x38>)
 8007a3a:	4c0d      	ldr	r4, [pc, #52]	@ (8007a70 <__libc_init_array+0x3c>)
 8007a3c:	1b64      	subs	r4, r4, r5
 8007a3e:	10a4      	asrs	r4, r4, #2
 8007a40:	42a6      	cmp	r6, r4
 8007a42:	d109      	bne.n	8007a58 <__libc_init_array+0x24>
 8007a44:	f000 fbba 	bl	80081bc <_init>
 8007a48:	2600      	movs	r6, #0
 8007a4a:	4d0a      	ldr	r5, [pc, #40]	@ (8007a74 <__libc_init_array+0x40>)
 8007a4c:	4c0a      	ldr	r4, [pc, #40]	@ (8007a78 <__libc_init_array+0x44>)
 8007a4e:	1b64      	subs	r4, r4, r5
 8007a50:	10a4      	asrs	r4, r4, #2
 8007a52:	42a6      	cmp	r6, r4
 8007a54:	d105      	bne.n	8007a62 <__libc_init_array+0x2e>
 8007a56:	bd70      	pop	{r4, r5, r6, pc}
 8007a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a5c:	4798      	blx	r3
 8007a5e:	3601      	adds	r6, #1
 8007a60:	e7ee      	b.n	8007a40 <__libc_init_array+0xc>
 8007a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a66:	4798      	blx	r3
 8007a68:	3601      	adds	r6, #1
 8007a6a:	e7f2      	b.n	8007a52 <__libc_init_array+0x1e>
 8007a6c:	08008330 	.word	0x08008330
 8007a70:	08008330 	.word	0x08008330
 8007a74:	08008330 	.word	0x08008330
 8007a78:	08008334 	.word	0x08008334

08007a7c <__retarget_lock_acquire_recursive>:
 8007a7c:	4770      	bx	lr

08007a7e <__retarget_lock_release_recursive>:
 8007a7e:	4770      	bx	lr

08007a80 <memcpy>:
 8007a80:	440a      	add	r2, r1
 8007a82:	4291      	cmp	r1, r2
 8007a84:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a88:	d100      	bne.n	8007a8c <memcpy+0xc>
 8007a8a:	4770      	bx	lr
 8007a8c:	b510      	push	{r4, lr}
 8007a8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a92:	4291      	cmp	r1, r2
 8007a94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a98:	d1f9      	bne.n	8007a8e <memcpy+0xe>
 8007a9a:	bd10      	pop	{r4, pc}

08007a9c <_free_r>:
 8007a9c:	b538      	push	{r3, r4, r5, lr}
 8007a9e:	4605      	mov	r5, r0
 8007aa0:	2900      	cmp	r1, #0
 8007aa2:	d040      	beq.n	8007b26 <_free_r+0x8a>
 8007aa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007aa8:	1f0c      	subs	r4, r1, #4
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	bfb8      	it	lt
 8007aae:	18e4      	addlt	r4, r4, r3
 8007ab0:	f7ff ff0c 	bl	80078cc <__malloc_lock>
 8007ab4:	4a1c      	ldr	r2, [pc, #112]	@ (8007b28 <_free_r+0x8c>)
 8007ab6:	6813      	ldr	r3, [r2, #0]
 8007ab8:	b933      	cbnz	r3, 8007ac8 <_free_r+0x2c>
 8007aba:	6063      	str	r3, [r4, #4]
 8007abc:	6014      	str	r4, [r2, #0]
 8007abe:	4628      	mov	r0, r5
 8007ac0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ac4:	f7ff bf08 	b.w	80078d8 <__malloc_unlock>
 8007ac8:	42a3      	cmp	r3, r4
 8007aca:	d908      	bls.n	8007ade <_free_r+0x42>
 8007acc:	6820      	ldr	r0, [r4, #0]
 8007ace:	1821      	adds	r1, r4, r0
 8007ad0:	428b      	cmp	r3, r1
 8007ad2:	bf01      	itttt	eq
 8007ad4:	6819      	ldreq	r1, [r3, #0]
 8007ad6:	685b      	ldreq	r3, [r3, #4]
 8007ad8:	1809      	addeq	r1, r1, r0
 8007ada:	6021      	streq	r1, [r4, #0]
 8007adc:	e7ed      	b.n	8007aba <_free_r+0x1e>
 8007ade:	461a      	mov	r2, r3
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	b10b      	cbz	r3, 8007ae8 <_free_r+0x4c>
 8007ae4:	42a3      	cmp	r3, r4
 8007ae6:	d9fa      	bls.n	8007ade <_free_r+0x42>
 8007ae8:	6811      	ldr	r1, [r2, #0]
 8007aea:	1850      	adds	r0, r2, r1
 8007aec:	42a0      	cmp	r0, r4
 8007aee:	d10b      	bne.n	8007b08 <_free_r+0x6c>
 8007af0:	6820      	ldr	r0, [r4, #0]
 8007af2:	4401      	add	r1, r0
 8007af4:	1850      	adds	r0, r2, r1
 8007af6:	4283      	cmp	r3, r0
 8007af8:	6011      	str	r1, [r2, #0]
 8007afa:	d1e0      	bne.n	8007abe <_free_r+0x22>
 8007afc:	6818      	ldr	r0, [r3, #0]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	4408      	add	r0, r1
 8007b02:	6010      	str	r0, [r2, #0]
 8007b04:	6053      	str	r3, [r2, #4]
 8007b06:	e7da      	b.n	8007abe <_free_r+0x22>
 8007b08:	d902      	bls.n	8007b10 <_free_r+0x74>
 8007b0a:	230c      	movs	r3, #12
 8007b0c:	602b      	str	r3, [r5, #0]
 8007b0e:	e7d6      	b.n	8007abe <_free_r+0x22>
 8007b10:	6820      	ldr	r0, [r4, #0]
 8007b12:	1821      	adds	r1, r4, r0
 8007b14:	428b      	cmp	r3, r1
 8007b16:	bf01      	itttt	eq
 8007b18:	6819      	ldreq	r1, [r3, #0]
 8007b1a:	685b      	ldreq	r3, [r3, #4]
 8007b1c:	1809      	addeq	r1, r1, r0
 8007b1e:	6021      	streq	r1, [r4, #0]
 8007b20:	6063      	str	r3, [r4, #4]
 8007b22:	6054      	str	r4, [r2, #4]
 8007b24:	e7cb      	b.n	8007abe <_free_r+0x22>
 8007b26:	bd38      	pop	{r3, r4, r5, pc}
 8007b28:	20001488 	.word	0x20001488

08007b2c <__ssputs_r>:
 8007b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b30:	461f      	mov	r7, r3
 8007b32:	688e      	ldr	r6, [r1, #8]
 8007b34:	4682      	mov	sl, r0
 8007b36:	42be      	cmp	r6, r7
 8007b38:	460c      	mov	r4, r1
 8007b3a:	4690      	mov	r8, r2
 8007b3c:	680b      	ldr	r3, [r1, #0]
 8007b3e:	d82d      	bhi.n	8007b9c <__ssputs_r+0x70>
 8007b40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007b48:	d026      	beq.n	8007b98 <__ssputs_r+0x6c>
 8007b4a:	6965      	ldr	r5, [r4, #20]
 8007b4c:	6909      	ldr	r1, [r1, #16]
 8007b4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b52:	eba3 0901 	sub.w	r9, r3, r1
 8007b56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b5a:	1c7b      	adds	r3, r7, #1
 8007b5c:	444b      	add	r3, r9
 8007b5e:	106d      	asrs	r5, r5, #1
 8007b60:	429d      	cmp	r5, r3
 8007b62:	bf38      	it	cc
 8007b64:	461d      	movcc	r5, r3
 8007b66:	0553      	lsls	r3, r2, #21
 8007b68:	d527      	bpl.n	8007bba <__ssputs_r+0x8e>
 8007b6a:	4629      	mov	r1, r5
 8007b6c:	f7ff fe2e 	bl	80077cc <_malloc_r>
 8007b70:	4606      	mov	r6, r0
 8007b72:	b360      	cbz	r0, 8007bce <__ssputs_r+0xa2>
 8007b74:	464a      	mov	r2, r9
 8007b76:	6921      	ldr	r1, [r4, #16]
 8007b78:	f7ff ff82 	bl	8007a80 <memcpy>
 8007b7c:	89a3      	ldrh	r3, [r4, #12]
 8007b7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007b82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b86:	81a3      	strh	r3, [r4, #12]
 8007b88:	6126      	str	r6, [r4, #16]
 8007b8a:	444e      	add	r6, r9
 8007b8c:	6026      	str	r6, [r4, #0]
 8007b8e:	463e      	mov	r6, r7
 8007b90:	6165      	str	r5, [r4, #20]
 8007b92:	eba5 0509 	sub.w	r5, r5, r9
 8007b96:	60a5      	str	r5, [r4, #8]
 8007b98:	42be      	cmp	r6, r7
 8007b9a:	d900      	bls.n	8007b9e <__ssputs_r+0x72>
 8007b9c:	463e      	mov	r6, r7
 8007b9e:	4632      	mov	r2, r6
 8007ba0:	4641      	mov	r1, r8
 8007ba2:	6820      	ldr	r0, [r4, #0]
 8007ba4:	f000 faac 	bl	8008100 <memmove>
 8007ba8:	2000      	movs	r0, #0
 8007baa:	68a3      	ldr	r3, [r4, #8]
 8007bac:	1b9b      	subs	r3, r3, r6
 8007bae:	60a3      	str	r3, [r4, #8]
 8007bb0:	6823      	ldr	r3, [r4, #0]
 8007bb2:	4433      	add	r3, r6
 8007bb4:	6023      	str	r3, [r4, #0]
 8007bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bba:	462a      	mov	r2, r5
 8007bbc:	f000 fac8 	bl	8008150 <_realloc_r>
 8007bc0:	4606      	mov	r6, r0
 8007bc2:	2800      	cmp	r0, #0
 8007bc4:	d1e0      	bne.n	8007b88 <__ssputs_r+0x5c>
 8007bc6:	4650      	mov	r0, sl
 8007bc8:	6921      	ldr	r1, [r4, #16]
 8007bca:	f7ff ff67 	bl	8007a9c <_free_r>
 8007bce:	230c      	movs	r3, #12
 8007bd0:	f8ca 3000 	str.w	r3, [sl]
 8007bd4:	89a3      	ldrh	r3, [r4, #12]
 8007bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8007bda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bde:	81a3      	strh	r3, [r4, #12]
 8007be0:	e7e9      	b.n	8007bb6 <__ssputs_r+0x8a>
	...

08007be4 <_svfiprintf_r>:
 8007be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be8:	4698      	mov	r8, r3
 8007bea:	898b      	ldrh	r3, [r1, #12]
 8007bec:	4607      	mov	r7, r0
 8007bee:	061b      	lsls	r3, r3, #24
 8007bf0:	460d      	mov	r5, r1
 8007bf2:	4614      	mov	r4, r2
 8007bf4:	b09d      	sub	sp, #116	@ 0x74
 8007bf6:	d510      	bpl.n	8007c1a <_svfiprintf_r+0x36>
 8007bf8:	690b      	ldr	r3, [r1, #16]
 8007bfa:	b973      	cbnz	r3, 8007c1a <_svfiprintf_r+0x36>
 8007bfc:	2140      	movs	r1, #64	@ 0x40
 8007bfe:	f7ff fde5 	bl	80077cc <_malloc_r>
 8007c02:	6028      	str	r0, [r5, #0]
 8007c04:	6128      	str	r0, [r5, #16]
 8007c06:	b930      	cbnz	r0, 8007c16 <_svfiprintf_r+0x32>
 8007c08:	230c      	movs	r3, #12
 8007c0a:	603b      	str	r3, [r7, #0]
 8007c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c10:	b01d      	add	sp, #116	@ 0x74
 8007c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c16:	2340      	movs	r3, #64	@ 0x40
 8007c18:	616b      	str	r3, [r5, #20]
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c1e:	2320      	movs	r3, #32
 8007c20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c24:	2330      	movs	r3, #48	@ 0x30
 8007c26:	f04f 0901 	mov.w	r9, #1
 8007c2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c2e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007dc8 <_svfiprintf_r+0x1e4>
 8007c32:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c36:	4623      	mov	r3, r4
 8007c38:	469a      	mov	sl, r3
 8007c3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c3e:	b10a      	cbz	r2, 8007c44 <_svfiprintf_r+0x60>
 8007c40:	2a25      	cmp	r2, #37	@ 0x25
 8007c42:	d1f9      	bne.n	8007c38 <_svfiprintf_r+0x54>
 8007c44:	ebba 0b04 	subs.w	fp, sl, r4
 8007c48:	d00b      	beq.n	8007c62 <_svfiprintf_r+0x7e>
 8007c4a:	465b      	mov	r3, fp
 8007c4c:	4622      	mov	r2, r4
 8007c4e:	4629      	mov	r1, r5
 8007c50:	4638      	mov	r0, r7
 8007c52:	f7ff ff6b 	bl	8007b2c <__ssputs_r>
 8007c56:	3001      	adds	r0, #1
 8007c58:	f000 80a7 	beq.w	8007daa <_svfiprintf_r+0x1c6>
 8007c5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c5e:	445a      	add	r2, fp
 8007c60:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c62:	f89a 3000 	ldrb.w	r3, [sl]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	f000 809f 	beq.w	8007daa <_svfiprintf_r+0x1c6>
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c76:	f10a 0a01 	add.w	sl, sl, #1
 8007c7a:	9304      	str	r3, [sp, #16]
 8007c7c:	9307      	str	r3, [sp, #28]
 8007c7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c82:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c84:	4654      	mov	r4, sl
 8007c86:	2205      	movs	r2, #5
 8007c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c8c:	484e      	ldr	r0, [pc, #312]	@ (8007dc8 <_svfiprintf_r+0x1e4>)
 8007c8e:	f000 fa51 	bl	8008134 <memchr>
 8007c92:	9a04      	ldr	r2, [sp, #16]
 8007c94:	b9d8      	cbnz	r0, 8007cce <_svfiprintf_r+0xea>
 8007c96:	06d0      	lsls	r0, r2, #27
 8007c98:	bf44      	itt	mi
 8007c9a:	2320      	movmi	r3, #32
 8007c9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ca0:	0711      	lsls	r1, r2, #28
 8007ca2:	bf44      	itt	mi
 8007ca4:	232b      	movmi	r3, #43	@ 0x2b
 8007ca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007caa:	f89a 3000 	ldrb.w	r3, [sl]
 8007cae:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cb0:	d015      	beq.n	8007cde <_svfiprintf_r+0xfa>
 8007cb2:	4654      	mov	r4, sl
 8007cb4:	2000      	movs	r0, #0
 8007cb6:	f04f 0c0a 	mov.w	ip, #10
 8007cba:	9a07      	ldr	r2, [sp, #28]
 8007cbc:	4621      	mov	r1, r4
 8007cbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cc2:	3b30      	subs	r3, #48	@ 0x30
 8007cc4:	2b09      	cmp	r3, #9
 8007cc6:	d94b      	bls.n	8007d60 <_svfiprintf_r+0x17c>
 8007cc8:	b1b0      	cbz	r0, 8007cf8 <_svfiprintf_r+0x114>
 8007cca:	9207      	str	r2, [sp, #28]
 8007ccc:	e014      	b.n	8007cf8 <_svfiprintf_r+0x114>
 8007cce:	eba0 0308 	sub.w	r3, r0, r8
 8007cd2:	fa09 f303 	lsl.w	r3, r9, r3
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	46a2      	mov	sl, r4
 8007cda:	9304      	str	r3, [sp, #16]
 8007cdc:	e7d2      	b.n	8007c84 <_svfiprintf_r+0xa0>
 8007cde:	9b03      	ldr	r3, [sp, #12]
 8007ce0:	1d19      	adds	r1, r3, #4
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	9103      	str	r1, [sp, #12]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	bfbb      	ittet	lt
 8007cea:	425b      	neglt	r3, r3
 8007cec:	f042 0202 	orrlt.w	r2, r2, #2
 8007cf0:	9307      	strge	r3, [sp, #28]
 8007cf2:	9307      	strlt	r3, [sp, #28]
 8007cf4:	bfb8      	it	lt
 8007cf6:	9204      	strlt	r2, [sp, #16]
 8007cf8:	7823      	ldrb	r3, [r4, #0]
 8007cfa:	2b2e      	cmp	r3, #46	@ 0x2e
 8007cfc:	d10a      	bne.n	8007d14 <_svfiprintf_r+0x130>
 8007cfe:	7863      	ldrb	r3, [r4, #1]
 8007d00:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d02:	d132      	bne.n	8007d6a <_svfiprintf_r+0x186>
 8007d04:	9b03      	ldr	r3, [sp, #12]
 8007d06:	3402      	adds	r4, #2
 8007d08:	1d1a      	adds	r2, r3, #4
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	9203      	str	r2, [sp, #12]
 8007d0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d12:	9305      	str	r3, [sp, #20]
 8007d14:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007dcc <_svfiprintf_r+0x1e8>
 8007d18:	2203      	movs	r2, #3
 8007d1a:	4650      	mov	r0, sl
 8007d1c:	7821      	ldrb	r1, [r4, #0]
 8007d1e:	f000 fa09 	bl	8008134 <memchr>
 8007d22:	b138      	cbz	r0, 8007d34 <_svfiprintf_r+0x150>
 8007d24:	2240      	movs	r2, #64	@ 0x40
 8007d26:	9b04      	ldr	r3, [sp, #16]
 8007d28:	eba0 000a 	sub.w	r0, r0, sl
 8007d2c:	4082      	lsls	r2, r0
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	3401      	adds	r4, #1
 8007d32:	9304      	str	r3, [sp, #16]
 8007d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d38:	2206      	movs	r2, #6
 8007d3a:	4825      	ldr	r0, [pc, #148]	@ (8007dd0 <_svfiprintf_r+0x1ec>)
 8007d3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d40:	f000 f9f8 	bl	8008134 <memchr>
 8007d44:	2800      	cmp	r0, #0
 8007d46:	d036      	beq.n	8007db6 <_svfiprintf_r+0x1d2>
 8007d48:	4b22      	ldr	r3, [pc, #136]	@ (8007dd4 <_svfiprintf_r+0x1f0>)
 8007d4a:	bb1b      	cbnz	r3, 8007d94 <_svfiprintf_r+0x1b0>
 8007d4c:	9b03      	ldr	r3, [sp, #12]
 8007d4e:	3307      	adds	r3, #7
 8007d50:	f023 0307 	bic.w	r3, r3, #7
 8007d54:	3308      	adds	r3, #8
 8007d56:	9303      	str	r3, [sp, #12]
 8007d58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d5a:	4433      	add	r3, r6
 8007d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d5e:	e76a      	b.n	8007c36 <_svfiprintf_r+0x52>
 8007d60:	460c      	mov	r4, r1
 8007d62:	2001      	movs	r0, #1
 8007d64:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d68:	e7a8      	b.n	8007cbc <_svfiprintf_r+0xd8>
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	f04f 0c0a 	mov.w	ip, #10
 8007d70:	4619      	mov	r1, r3
 8007d72:	3401      	adds	r4, #1
 8007d74:	9305      	str	r3, [sp, #20]
 8007d76:	4620      	mov	r0, r4
 8007d78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d7c:	3a30      	subs	r2, #48	@ 0x30
 8007d7e:	2a09      	cmp	r2, #9
 8007d80:	d903      	bls.n	8007d8a <_svfiprintf_r+0x1a6>
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d0c6      	beq.n	8007d14 <_svfiprintf_r+0x130>
 8007d86:	9105      	str	r1, [sp, #20]
 8007d88:	e7c4      	b.n	8007d14 <_svfiprintf_r+0x130>
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d92:	e7f0      	b.n	8007d76 <_svfiprintf_r+0x192>
 8007d94:	ab03      	add	r3, sp, #12
 8007d96:	9300      	str	r3, [sp, #0]
 8007d98:	462a      	mov	r2, r5
 8007d9a:	4638      	mov	r0, r7
 8007d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8007dd8 <_svfiprintf_r+0x1f4>)
 8007d9e:	a904      	add	r1, sp, #16
 8007da0:	f3af 8000 	nop.w
 8007da4:	1c42      	adds	r2, r0, #1
 8007da6:	4606      	mov	r6, r0
 8007da8:	d1d6      	bne.n	8007d58 <_svfiprintf_r+0x174>
 8007daa:	89ab      	ldrh	r3, [r5, #12]
 8007dac:	065b      	lsls	r3, r3, #25
 8007dae:	f53f af2d 	bmi.w	8007c0c <_svfiprintf_r+0x28>
 8007db2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007db4:	e72c      	b.n	8007c10 <_svfiprintf_r+0x2c>
 8007db6:	ab03      	add	r3, sp, #12
 8007db8:	9300      	str	r3, [sp, #0]
 8007dba:	462a      	mov	r2, r5
 8007dbc:	4638      	mov	r0, r7
 8007dbe:	4b06      	ldr	r3, [pc, #24]	@ (8007dd8 <_svfiprintf_r+0x1f4>)
 8007dc0:	a904      	add	r1, sp, #16
 8007dc2:	f000 f87d 	bl	8007ec0 <_printf_i>
 8007dc6:	e7ed      	b.n	8007da4 <_svfiprintf_r+0x1c0>
 8007dc8:	080082f2 	.word	0x080082f2
 8007dcc:	080082f8 	.word	0x080082f8
 8007dd0:	080082fc 	.word	0x080082fc
 8007dd4:	00000000 	.word	0x00000000
 8007dd8:	08007b2d 	.word	0x08007b2d

08007ddc <_printf_common>:
 8007ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007de0:	4616      	mov	r6, r2
 8007de2:	4698      	mov	r8, r3
 8007de4:	688a      	ldr	r2, [r1, #8]
 8007de6:	690b      	ldr	r3, [r1, #16]
 8007de8:	4607      	mov	r7, r0
 8007dea:	4293      	cmp	r3, r2
 8007dec:	bfb8      	it	lt
 8007dee:	4613      	movlt	r3, r2
 8007df0:	6033      	str	r3, [r6, #0]
 8007df2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007df6:	460c      	mov	r4, r1
 8007df8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007dfc:	b10a      	cbz	r2, 8007e02 <_printf_common+0x26>
 8007dfe:	3301      	adds	r3, #1
 8007e00:	6033      	str	r3, [r6, #0]
 8007e02:	6823      	ldr	r3, [r4, #0]
 8007e04:	0699      	lsls	r1, r3, #26
 8007e06:	bf42      	ittt	mi
 8007e08:	6833      	ldrmi	r3, [r6, #0]
 8007e0a:	3302      	addmi	r3, #2
 8007e0c:	6033      	strmi	r3, [r6, #0]
 8007e0e:	6825      	ldr	r5, [r4, #0]
 8007e10:	f015 0506 	ands.w	r5, r5, #6
 8007e14:	d106      	bne.n	8007e24 <_printf_common+0x48>
 8007e16:	f104 0a19 	add.w	sl, r4, #25
 8007e1a:	68e3      	ldr	r3, [r4, #12]
 8007e1c:	6832      	ldr	r2, [r6, #0]
 8007e1e:	1a9b      	subs	r3, r3, r2
 8007e20:	42ab      	cmp	r3, r5
 8007e22:	dc2b      	bgt.n	8007e7c <_printf_common+0xa0>
 8007e24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007e28:	6822      	ldr	r2, [r4, #0]
 8007e2a:	3b00      	subs	r3, #0
 8007e2c:	bf18      	it	ne
 8007e2e:	2301      	movne	r3, #1
 8007e30:	0692      	lsls	r2, r2, #26
 8007e32:	d430      	bmi.n	8007e96 <_printf_common+0xba>
 8007e34:	4641      	mov	r1, r8
 8007e36:	4638      	mov	r0, r7
 8007e38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007e3c:	47c8      	blx	r9
 8007e3e:	3001      	adds	r0, #1
 8007e40:	d023      	beq.n	8007e8a <_printf_common+0xae>
 8007e42:	6823      	ldr	r3, [r4, #0]
 8007e44:	6922      	ldr	r2, [r4, #16]
 8007e46:	f003 0306 	and.w	r3, r3, #6
 8007e4a:	2b04      	cmp	r3, #4
 8007e4c:	bf14      	ite	ne
 8007e4e:	2500      	movne	r5, #0
 8007e50:	6833      	ldreq	r3, [r6, #0]
 8007e52:	f04f 0600 	mov.w	r6, #0
 8007e56:	bf08      	it	eq
 8007e58:	68e5      	ldreq	r5, [r4, #12]
 8007e5a:	f104 041a 	add.w	r4, r4, #26
 8007e5e:	bf08      	it	eq
 8007e60:	1aed      	subeq	r5, r5, r3
 8007e62:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007e66:	bf08      	it	eq
 8007e68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	bfc4      	itt	gt
 8007e70:	1a9b      	subgt	r3, r3, r2
 8007e72:	18ed      	addgt	r5, r5, r3
 8007e74:	42b5      	cmp	r5, r6
 8007e76:	d11a      	bne.n	8007eae <_printf_common+0xd2>
 8007e78:	2000      	movs	r0, #0
 8007e7a:	e008      	b.n	8007e8e <_printf_common+0xb2>
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	4652      	mov	r2, sl
 8007e80:	4641      	mov	r1, r8
 8007e82:	4638      	mov	r0, r7
 8007e84:	47c8      	blx	r9
 8007e86:	3001      	adds	r0, #1
 8007e88:	d103      	bne.n	8007e92 <_printf_common+0xb6>
 8007e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e92:	3501      	adds	r5, #1
 8007e94:	e7c1      	b.n	8007e1a <_printf_common+0x3e>
 8007e96:	2030      	movs	r0, #48	@ 0x30
 8007e98:	18e1      	adds	r1, r4, r3
 8007e9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e9e:	1c5a      	adds	r2, r3, #1
 8007ea0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007ea4:	4422      	add	r2, r4
 8007ea6:	3302      	adds	r3, #2
 8007ea8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007eac:	e7c2      	b.n	8007e34 <_printf_common+0x58>
 8007eae:	2301      	movs	r3, #1
 8007eb0:	4622      	mov	r2, r4
 8007eb2:	4641      	mov	r1, r8
 8007eb4:	4638      	mov	r0, r7
 8007eb6:	47c8      	blx	r9
 8007eb8:	3001      	adds	r0, #1
 8007eba:	d0e6      	beq.n	8007e8a <_printf_common+0xae>
 8007ebc:	3601      	adds	r6, #1
 8007ebe:	e7d9      	b.n	8007e74 <_printf_common+0x98>

08007ec0 <_printf_i>:
 8007ec0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ec4:	7e0f      	ldrb	r7, [r1, #24]
 8007ec6:	4691      	mov	r9, r2
 8007ec8:	2f78      	cmp	r7, #120	@ 0x78
 8007eca:	4680      	mov	r8, r0
 8007ecc:	460c      	mov	r4, r1
 8007ece:	469a      	mov	sl, r3
 8007ed0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ed2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ed6:	d807      	bhi.n	8007ee8 <_printf_i+0x28>
 8007ed8:	2f62      	cmp	r7, #98	@ 0x62
 8007eda:	d80a      	bhi.n	8007ef2 <_printf_i+0x32>
 8007edc:	2f00      	cmp	r7, #0
 8007ede:	f000 80d3 	beq.w	8008088 <_printf_i+0x1c8>
 8007ee2:	2f58      	cmp	r7, #88	@ 0x58
 8007ee4:	f000 80ba 	beq.w	800805c <_printf_i+0x19c>
 8007ee8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007eec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007ef0:	e03a      	b.n	8007f68 <_printf_i+0xa8>
 8007ef2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007ef6:	2b15      	cmp	r3, #21
 8007ef8:	d8f6      	bhi.n	8007ee8 <_printf_i+0x28>
 8007efa:	a101      	add	r1, pc, #4	@ (adr r1, 8007f00 <_printf_i+0x40>)
 8007efc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f00:	08007f59 	.word	0x08007f59
 8007f04:	08007f6d 	.word	0x08007f6d
 8007f08:	08007ee9 	.word	0x08007ee9
 8007f0c:	08007ee9 	.word	0x08007ee9
 8007f10:	08007ee9 	.word	0x08007ee9
 8007f14:	08007ee9 	.word	0x08007ee9
 8007f18:	08007f6d 	.word	0x08007f6d
 8007f1c:	08007ee9 	.word	0x08007ee9
 8007f20:	08007ee9 	.word	0x08007ee9
 8007f24:	08007ee9 	.word	0x08007ee9
 8007f28:	08007ee9 	.word	0x08007ee9
 8007f2c:	0800806f 	.word	0x0800806f
 8007f30:	08007f97 	.word	0x08007f97
 8007f34:	08008029 	.word	0x08008029
 8007f38:	08007ee9 	.word	0x08007ee9
 8007f3c:	08007ee9 	.word	0x08007ee9
 8007f40:	08008091 	.word	0x08008091
 8007f44:	08007ee9 	.word	0x08007ee9
 8007f48:	08007f97 	.word	0x08007f97
 8007f4c:	08007ee9 	.word	0x08007ee9
 8007f50:	08007ee9 	.word	0x08007ee9
 8007f54:	08008031 	.word	0x08008031
 8007f58:	6833      	ldr	r3, [r6, #0]
 8007f5a:	1d1a      	adds	r2, r3, #4
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	6032      	str	r2, [r6, #0]
 8007f60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e09e      	b.n	80080aa <_printf_i+0x1ea>
 8007f6c:	6833      	ldr	r3, [r6, #0]
 8007f6e:	6820      	ldr	r0, [r4, #0]
 8007f70:	1d19      	adds	r1, r3, #4
 8007f72:	6031      	str	r1, [r6, #0]
 8007f74:	0606      	lsls	r6, r0, #24
 8007f76:	d501      	bpl.n	8007f7c <_printf_i+0xbc>
 8007f78:	681d      	ldr	r5, [r3, #0]
 8007f7a:	e003      	b.n	8007f84 <_printf_i+0xc4>
 8007f7c:	0645      	lsls	r5, r0, #25
 8007f7e:	d5fb      	bpl.n	8007f78 <_printf_i+0xb8>
 8007f80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f84:	2d00      	cmp	r5, #0
 8007f86:	da03      	bge.n	8007f90 <_printf_i+0xd0>
 8007f88:	232d      	movs	r3, #45	@ 0x2d
 8007f8a:	426d      	negs	r5, r5
 8007f8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f90:	230a      	movs	r3, #10
 8007f92:	4859      	ldr	r0, [pc, #356]	@ (80080f8 <_printf_i+0x238>)
 8007f94:	e011      	b.n	8007fba <_printf_i+0xfa>
 8007f96:	6821      	ldr	r1, [r4, #0]
 8007f98:	6833      	ldr	r3, [r6, #0]
 8007f9a:	0608      	lsls	r0, r1, #24
 8007f9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007fa0:	d402      	bmi.n	8007fa8 <_printf_i+0xe8>
 8007fa2:	0649      	lsls	r1, r1, #25
 8007fa4:	bf48      	it	mi
 8007fa6:	b2ad      	uxthmi	r5, r5
 8007fa8:	2f6f      	cmp	r7, #111	@ 0x6f
 8007faa:	6033      	str	r3, [r6, #0]
 8007fac:	bf14      	ite	ne
 8007fae:	230a      	movne	r3, #10
 8007fb0:	2308      	moveq	r3, #8
 8007fb2:	4851      	ldr	r0, [pc, #324]	@ (80080f8 <_printf_i+0x238>)
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007fba:	6866      	ldr	r6, [r4, #4]
 8007fbc:	2e00      	cmp	r6, #0
 8007fbe:	bfa8      	it	ge
 8007fc0:	6821      	ldrge	r1, [r4, #0]
 8007fc2:	60a6      	str	r6, [r4, #8]
 8007fc4:	bfa4      	itt	ge
 8007fc6:	f021 0104 	bicge.w	r1, r1, #4
 8007fca:	6021      	strge	r1, [r4, #0]
 8007fcc:	b90d      	cbnz	r5, 8007fd2 <_printf_i+0x112>
 8007fce:	2e00      	cmp	r6, #0
 8007fd0:	d04b      	beq.n	800806a <_printf_i+0x1aa>
 8007fd2:	4616      	mov	r6, r2
 8007fd4:	fbb5 f1f3 	udiv	r1, r5, r3
 8007fd8:	fb03 5711 	mls	r7, r3, r1, r5
 8007fdc:	5dc7      	ldrb	r7, [r0, r7]
 8007fde:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007fe2:	462f      	mov	r7, r5
 8007fe4:	42bb      	cmp	r3, r7
 8007fe6:	460d      	mov	r5, r1
 8007fe8:	d9f4      	bls.n	8007fd4 <_printf_i+0x114>
 8007fea:	2b08      	cmp	r3, #8
 8007fec:	d10b      	bne.n	8008006 <_printf_i+0x146>
 8007fee:	6823      	ldr	r3, [r4, #0]
 8007ff0:	07df      	lsls	r7, r3, #31
 8007ff2:	d508      	bpl.n	8008006 <_printf_i+0x146>
 8007ff4:	6923      	ldr	r3, [r4, #16]
 8007ff6:	6861      	ldr	r1, [r4, #4]
 8007ff8:	4299      	cmp	r1, r3
 8007ffa:	bfde      	ittt	le
 8007ffc:	2330      	movle	r3, #48	@ 0x30
 8007ffe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008002:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008006:	1b92      	subs	r2, r2, r6
 8008008:	6122      	str	r2, [r4, #16]
 800800a:	464b      	mov	r3, r9
 800800c:	4621      	mov	r1, r4
 800800e:	4640      	mov	r0, r8
 8008010:	f8cd a000 	str.w	sl, [sp]
 8008014:	aa03      	add	r2, sp, #12
 8008016:	f7ff fee1 	bl	8007ddc <_printf_common>
 800801a:	3001      	adds	r0, #1
 800801c:	d14a      	bne.n	80080b4 <_printf_i+0x1f4>
 800801e:	f04f 30ff 	mov.w	r0, #4294967295
 8008022:	b004      	add	sp, #16
 8008024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008028:	6823      	ldr	r3, [r4, #0]
 800802a:	f043 0320 	orr.w	r3, r3, #32
 800802e:	6023      	str	r3, [r4, #0]
 8008030:	2778      	movs	r7, #120	@ 0x78
 8008032:	4832      	ldr	r0, [pc, #200]	@ (80080fc <_printf_i+0x23c>)
 8008034:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008038:	6823      	ldr	r3, [r4, #0]
 800803a:	6831      	ldr	r1, [r6, #0]
 800803c:	061f      	lsls	r7, r3, #24
 800803e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008042:	d402      	bmi.n	800804a <_printf_i+0x18a>
 8008044:	065f      	lsls	r7, r3, #25
 8008046:	bf48      	it	mi
 8008048:	b2ad      	uxthmi	r5, r5
 800804a:	6031      	str	r1, [r6, #0]
 800804c:	07d9      	lsls	r1, r3, #31
 800804e:	bf44      	itt	mi
 8008050:	f043 0320 	orrmi.w	r3, r3, #32
 8008054:	6023      	strmi	r3, [r4, #0]
 8008056:	b11d      	cbz	r5, 8008060 <_printf_i+0x1a0>
 8008058:	2310      	movs	r3, #16
 800805a:	e7ab      	b.n	8007fb4 <_printf_i+0xf4>
 800805c:	4826      	ldr	r0, [pc, #152]	@ (80080f8 <_printf_i+0x238>)
 800805e:	e7e9      	b.n	8008034 <_printf_i+0x174>
 8008060:	6823      	ldr	r3, [r4, #0]
 8008062:	f023 0320 	bic.w	r3, r3, #32
 8008066:	6023      	str	r3, [r4, #0]
 8008068:	e7f6      	b.n	8008058 <_printf_i+0x198>
 800806a:	4616      	mov	r6, r2
 800806c:	e7bd      	b.n	8007fea <_printf_i+0x12a>
 800806e:	6833      	ldr	r3, [r6, #0]
 8008070:	6825      	ldr	r5, [r4, #0]
 8008072:	1d18      	adds	r0, r3, #4
 8008074:	6961      	ldr	r1, [r4, #20]
 8008076:	6030      	str	r0, [r6, #0]
 8008078:	062e      	lsls	r6, r5, #24
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	d501      	bpl.n	8008082 <_printf_i+0x1c2>
 800807e:	6019      	str	r1, [r3, #0]
 8008080:	e002      	b.n	8008088 <_printf_i+0x1c8>
 8008082:	0668      	lsls	r0, r5, #25
 8008084:	d5fb      	bpl.n	800807e <_printf_i+0x1be>
 8008086:	8019      	strh	r1, [r3, #0]
 8008088:	2300      	movs	r3, #0
 800808a:	4616      	mov	r6, r2
 800808c:	6123      	str	r3, [r4, #16]
 800808e:	e7bc      	b.n	800800a <_printf_i+0x14a>
 8008090:	6833      	ldr	r3, [r6, #0]
 8008092:	2100      	movs	r1, #0
 8008094:	1d1a      	adds	r2, r3, #4
 8008096:	6032      	str	r2, [r6, #0]
 8008098:	681e      	ldr	r6, [r3, #0]
 800809a:	6862      	ldr	r2, [r4, #4]
 800809c:	4630      	mov	r0, r6
 800809e:	f000 f849 	bl	8008134 <memchr>
 80080a2:	b108      	cbz	r0, 80080a8 <_printf_i+0x1e8>
 80080a4:	1b80      	subs	r0, r0, r6
 80080a6:	6060      	str	r0, [r4, #4]
 80080a8:	6863      	ldr	r3, [r4, #4]
 80080aa:	6123      	str	r3, [r4, #16]
 80080ac:	2300      	movs	r3, #0
 80080ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080b2:	e7aa      	b.n	800800a <_printf_i+0x14a>
 80080b4:	4632      	mov	r2, r6
 80080b6:	4649      	mov	r1, r9
 80080b8:	4640      	mov	r0, r8
 80080ba:	6923      	ldr	r3, [r4, #16]
 80080bc:	47d0      	blx	sl
 80080be:	3001      	adds	r0, #1
 80080c0:	d0ad      	beq.n	800801e <_printf_i+0x15e>
 80080c2:	6823      	ldr	r3, [r4, #0]
 80080c4:	079b      	lsls	r3, r3, #30
 80080c6:	d413      	bmi.n	80080f0 <_printf_i+0x230>
 80080c8:	68e0      	ldr	r0, [r4, #12]
 80080ca:	9b03      	ldr	r3, [sp, #12]
 80080cc:	4298      	cmp	r0, r3
 80080ce:	bfb8      	it	lt
 80080d0:	4618      	movlt	r0, r3
 80080d2:	e7a6      	b.n	8008022 <_printf_i+0x162>
 80080d4:	2301      	movs	r3, #1
 80080d6:	4632      	mov	r2, r6
 80080d8:	4649      	mov	r1, r9
 80080da:	4640      	mov	r0, r8
 80080dc:	47d0      	blx	sl
 80080de:	3001      	adds	r0, #1
 80080e0:	d09d      	beq.n	800801e <_printf_i+0x15e>
 80080e2:	3501      	adds	r5, #1
 80080e4:	68e3      	ldr	r3, [r4, #12]
 80080e6:	9903      	ldr	r1, [sp, #12]
 80080e8:	1a5b      	subs	r3, r3, r1
 80080ea:	42ab      	cmp	r3, r5
 80080ec:	dcf2      	bgt.n	80080d4 <_printf_i+0x214>
 80080ee:	e7eb      	b.n	80080c8 <_printf_i+0x208>
 80080f0:	2500      	movs	r5, #0
 80080f2:	f104 0619 	add.w	r6, r4, #25
 80080f6:	e7f5      	b.n	80080e4 <_printf_i+0x224>
 80080f8:	08008303 	.word	0x08008303
 80080fc:	08008314 	.word	0x08008314

08008100 <memmove>:
 8008100:	4288      	cmp	r0, r1
 8008102:	b510      	push	{r4, lr}
 8008104:	eb01 0402 	add.w	r4, r1, r2
 8008108:	d902      	bls.n	8008110 <memmove+0x10>
 800810a:	4284      	cmp	r4, r0
 800810c:	4623      	mov	r3, r4
 800810e:	d807      	bhi.n	8008120 <memmove+0x20>
 8008110:	1e43      	subs	r3, r0, #1
 8008112:	42a1      	cmp	r1, r4
 8008114:	d008      	beq.n	8008128 <memmove+0x28>
 8008116:	f811 2b01 	ldrb.w	r2, [r1], #1
 800811a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800811e:	e7f8      	b.n	8008112 <memmove+0x12>
 8008120:	4601      	mov	r1, r0
 8008122:	4402      	add	r2, r0
 8008124:	428a      	cmp	r2, r1
 8008126:	d100      	bne.n	800812a <memmove+0x2a>
 8008128:	bd10      	pop	{r4, pc}
 800812a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800812e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008132:	e7f7      	b.n	8008124 <memmove+0x24>

08008134 <memchr>:
 8008134:	4603      	mov	r3, r0
 8008136:	b510      	push	{r4, lr}
 8008138:	b2c9      	uxtb	r1, r1
 800813a:	4402      	add	r2, r0
 800813c:	4293      	cmp	r3, r2
 800813e:	4618      	mov	r0, r3
 8008140:	d101      	bne.n	8008146 <memchr+0x12>
 8008142:	2000      	movs	r0, #0
 8008144:	e003      	b.n	800814e <memchr+0x1a>
 8008146:	7804      	ldrb	r4, [r0, #0]
 8008148:	3301      	adds	r3, #1
 800814a:	428c      	cmp	r4, r1
 800814c:	d1f6      	bne.n	800813c <memchr+0x8>
 800814e:	bd10      	pop	{r4, pc}

08008150 <_realloc_r>:
 8008150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008154:	4680      	mov	r8, r0
 8008156:	4615      	mov	r5, r2
 8008158:	460c      	mov	r4, r1
 800815a:	b921      	cbnz	r1, 8008166 <_realloc_r+0x16>
 800815c:	4611      	mov	r1, r2
 800815e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008162:	f7ff bb33 	b.w	80077cc <_malloc_r>
 8008166:	b92a      	cbnz	r2, 8008174 <_realloc_r+0x24>
 8008168:	f7ff fc98 	bl	8007a9c <_free_r>
 800816c:	2400      	movs	r4, #0
 800816e:	4620      	mov	r0, r4
 8008170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008174:	f000 f81a 	bl	80081ac <_malloc_usable_size_r>
 8008178:	4285      	cmp	r5, r0
 800817a:	4606      	mov	r6, r0
 800817c:	d802      	bhi.n	8008184 <_realloc_r+0x34>
 800817e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008182:	d8f4      	bhi.n	800816e <_realloc_r+0x1e>
 8008184:	4629      	mov	r1, r5
 8008186:	4640      	mov	r0, r8
 8008188:	f7ff fb20 	bl	80077cc <_malloc_r>
 800818c:	4607      	mov	r7, r0
 800818e:	2800      	cmp	r0, #0
 8008190:	d0ec      	beq.n	800816c <_realloc_r+0x1c>
 8008192:	42b5      	cmp	r5, r6
 8008194:	462a      	mov	r2, r5
 8008196:	4621      	mov	r1, r4
 8008198:	bf28      	it	cs
 800819a:	4632      	movcs	r2, r6
 800819c:	f7ff fc70 	bl	8007a80 <memcpy>
 80081a0:	4621      	mov	r1, r4
 80081a2:	4640      	mov	r0, r8
 80081a4:	f7ff fc7a 	bl	8007a9c <_free_r>
 80081a8:	463c      	mov	r4, r7
 80081aa:	e7e0      	b.n	800816e <_realloc_r+0x1e>

080081ac <_malloc_usable_size_r>:
 80081ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081b0:	1f18      	subs	r0, r3, #4
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	bfbc      	itt	lt
 80081b6:	580b      	ldrlt	r3, [r1, r0]
 80081b8:	18c0      	addlt	r0, r0, r3
 80081ba:	4770      	bx	lr

080081bc <_init>:
 80081bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081be:	bf00      	nop
 80081c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081c2:	bc08      	pop	{r3}
 80081c4:	469e      	mov	lr, r3
 80081c6:	4770      	bx	lr

080081c8 <_fini>:
 80081c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ca:	bf00      	nop
 80081cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ce:	bc08      	pop	{r3}
 80081d0:	469e      	mov	lr, r3
 80081d2:	4770      	bx	lr
