package framework.memdomain.frontend.mem

import chisel3._
import chisel3.util._
import framework.top.GlobalConfig
import framework.balldomain.blink.BankWrite
import framework.memdomain.frontend.cmd.rs.{MemRsComplete, MemRsIssue}
import chisel3.experimental.hierarchy.{instantiable, public, Instance, Instantiate}

class MemConfigerIO(val b: GlobalConfig) extends Bundle {
  val vbank_id  = Output(UInt(8.W))
  val is_shared = Output(Bool())
  val is_multi  = Output(Bool())
  val alloc     = Output(Bool())
  val group_id  = Output(UInt(log2Up(b.memDomain.bankNum).W))
  val hart_id   = Output(UInt(b.core.xLen.W))
}

@instantiable
class MemConfiger(val b: GlobalConfig) extends Module {
  val rob_id_width = log2Up(b.frontend.rob_entries)

  @public
  val io = IO(new Bundle {
    val cmdReq    = Flipped(Decoupled(new MemRsIssue(b)))
    val cmdResp   = Decoupled(new MemRsComplete(b))
    val config    = Decoupled(new MemConfigerIO(b))
    val hartid    = Input(UInt(b.core.xLen.W))
    val bankWrite = Flipped(new BankWrite(b))
  })

  val idle :: config :: zeroReq :: zeroRun :: zeroWait :: resp :: Nil = Enum(6)

  val state          = RegInit(idle)
  val alloc_reg      = RegInit(false.B)
  val is_shared_reg  = RegInit(false.B)
  val col_reg        = RegInit(0.U(log2Up(b.memDomain.bankNum + 1).W))
  val clear_reg      = RegInit(false.B)
  val vbank_id_reg   = RegInit(0.U(log2Up(b.memDomain.bankNum).W))
  val rob_id_reg     = RegInit(0.U(rob_id_width.W))
  val is_sub_reg     = RegInit(false.B)
  val sub_rob_id_reg = RegInit(0.U(log2Up(b.frontend.sub_rob_depth * 4).W))
  val counter        = RegInit(0.U(log2Up(b.memDomain.bankNum + 1).W))
  val zeroLastRow    = RegInit(false.B)

  val zeroLines: Instance[ZeroLineGenerator] = Instantiate(new ZeroLineGenerator(b.memDomain.bankWidth))

  io.config.bits.is_multi    := false.B
  io.config.bits.is_shared   := false.B
  io.config.bits.alloc       := false.B
  io.config.bits.vbank_id    := 0.U(8.W)
  io.config.bits.group_id    := 0.U
  io.config.bits.hart_id     := io.hartid
  io.config.valid            := false.B
  io.cmdResp.valid           := false.B
  io.cmdResp.bits.rob_id     := 0.U(rob_id_width.W)
  io.cmdResp.bits.is_sub     := false.B
  io.cmdResp.bits.sub_rob_id := 0.U

  io.bankWrite.io.req.valid     := false.B
  io.bankWrite.io.req.bits.addr := zeroLines.io.resp.bits.row(log2Ceil(b.memDomain.bankEntries) - 1, 0)
  io.bankWrite.io.req.bits.data := zeroLines.io.resp.bits.data
  io.bankWrite.io.req.bits.mask := VecInit(Seq.fill(b.memDomain.bankMaskLen)(true.B))
  io.bankWrite.io.resp.ready    := state === zeroWait
  io.bankWrite.bank_id          := vbank_id_reg
  io.bankWrite.rob_id           := rob_id_reg
  io.bankWrite.ball_id          := 0.U
  io.bankWrite.group_id         := counter(log2Up(b.memDomain.bankNum) - 1, 0)

  zeroLines.io.req.valid     := state === zeroReq
  zeroLines.io.req.bits.rows := b.memDomain.bankEntries.U
  zeroLines.io.resp.ready    := state === zeroRun && io.bankWrite.io.req.ready

  io.cmdReq.ready := state === idle

  when(state === idle) {
    when(io.cmdReq.valid) {
      when(io.cmdReq.fire) {
        val rawCol  = io.cmdReq.bits.cmd.special(9, 5)
        val alloc   = io.cmdReq.bits.cmd.special(10)
        val fullCol = b.memDomain.bankNum.U(col_reg.getWidth.W)

        state          := config
        col_reg        := Mux(alloc && rawCol === 0.U, fullCol, Mux(rawCol > 1.U, rawCol, 1.U))
        alloc_reg      := alloc
        clear_reg      := io.cmdReq.bits.cmd.clear
        is_shared_reg  := io.cmdReq.bits.cmd.is_shared
        vbank_id_reg   := io.cmdReq.bits.cmd.bank_id
        rob_id_reg     := io.cmdReq.bits.rob_id
        is_sub_reg     := io.cmdReq.bits.is_sub
        sub_rob_id_reg := io.cmdReq.bits.sub_rob_id
        assert(
          !(io.cmdReq.bits.cmd.clear && io.cmdReq.bits.cmd.is_shared),
          "MSET clear is currently supported for private banks only"
        )
      }
    }

  }.elsewhen(state === config) {
    io.config.bits.is_multi  := col_reg > 1.U
    io.config.bits.is_shared := is_shared_reg
    io.config.bits.alloc     := alloc_reg
    io.config.bits.vbank_id  := vbank_id_reg
    io.config.bits.group_id  := counter(log2Up(b.memDomain.bankNum) - 1, 0)
    io.config.valid          := true.B

    when(io.config.fire) {
      when(counter === col_reg - 1.U) {
        counter := 0.U
        state   := Mux(clear_reg, zeroReq, resp)
      }.otherwise {
        counter := counter + 1.U
      }
    }
  }.elsewhen(state === zeroReq) {
    when(zeroLines.io.req.fire) {
      state := zeroRun
    }
  }.elsewhen(state === zeroRun) {
    io.bankWrite.io.req.valid := zeroLines.io.resp.valid
    when(zeroLines.io.resp.fire) {
      zeroLastRow := zeroLines.io.resp.bits.last
      state       := zeroWait
    }
  }.elsewhen(state === zeroWait) {
    when(io.bankWrite.io.resp.fire) {
      when(zeroLastRow) {
        when(counter === col_reg - 1.U) {
          state := resp
        }.otherwise {
          counter := counter + 1.U
          state   := zeroReq
        }
      }.otherwise {
        state := zeroRun
      }
    }
  }.elsewhen(state === resp) {
    io.cmdResp.valid           := true.B
    io.cmdResp.bits.rob_id     := rob_id_reg
    io.cmdResp.bits.is_sub     := is_sub_reg
    io.cmdResp.bits.sub_rob_id := sub_rob_id_reg

    when(io.cmdResp.fire) {
      state   := idle
      counter := 0.U
    }
  }
}
