{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694679790394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694679790399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 11:23:10 2023 " "Processing started: Thu Sep 14 11:23:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694679790399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694679790399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_2 -c Lab2_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_2 -c Lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694679790399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694679790593 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type lab2_1.v(1) " "Verilog HDL Declaration warning at lab2_1.v(1): \"type\" is SystemVerilog-2005 keyword" {  } { { "../Lab2_1/lab2_1.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_1/lab2_1.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1694679795267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/legion/quartus/works_verilog/third year/5th semester/lab2/lab2_1/lab2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/legion/quartus/works_verilog/third year/5th semester/lab2/lab2_1/lab2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_1 " "Found entity 1: lab2_1" {  } { { "../Lab2_1/lab2_1.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_1/lab2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694679795268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694679795268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_2 " "Found entity 1: Lab2_2" {  } { { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694679795268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694679795268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_2 " "Elaborating entity \"Lab2_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694679795279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_1 lab2_1:minNumbers " "Elaborating entity \"lab2_1\" for hierarchy \"lab2_1:minNumbers\"" {  } { { "Lab2_2.v" "minNumbers" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694679795291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_1 lab2_1:maxNumbers " "Elaborating entity \"lab2_1\" for hierarchy \"lab2_1:maxNumbers\"" {  } { { "Lab2_2.v" "maxNumbers" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694679795293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694679795504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694679795709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694679795709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694679795724 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694679795724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694679795724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694679795724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694679795731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 11:23:15 2023 " "Processing ended: Thu Sep 14 11:23:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694679795731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694679795731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694679795731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694679795731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1694679796585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694679796588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 11:23:16 2023 " "Processing started: Thu Sep 14 11:23:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694679796588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1694679796588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab2_2 -c Lab2_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab2_2 -c Lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1694679796589 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1694679796634 ""}
{ "Info" "0" "" "Project  = Lab2_2" {  } {  } 0 0 "Project  = Lab2_2" 0 0 "Fitter" 0 0 1694679796634 ""}
{ "Info" "0" "" "Revision = Lab2_2" {  } {  } 0 0 "Revision = Lab2_2" 0 0 "Fitter" 0 0 1694679796634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1694679796671 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2_2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Lab2_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1694679796673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694679796695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694679796695 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1694679796750 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1694679796752 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694679796782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694679796782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694679796782 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1694679796782 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694679796783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694679796783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694679796783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694679796783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694679796783 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1694679796783 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1694679796784 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 30 " "No exact pin location assignment(s) for 18 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1694679796875 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2_2.sdc " "Synopsys Design Constraints File file not found: 'Lab2_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1694679796920 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1694679796920 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1694679796921 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1694679796921 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1694679796921 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1694679796921 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1694679796921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1694679796922 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694679796922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694679796922 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694679796923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694679796923 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1694679796923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1694679796923 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1694679796923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1694679796923 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1694679796923 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1694679796923 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1694679796924 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1694679796924 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 12 0 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 12 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1694679796924 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1694679796924 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1694679796924 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694679796924 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694679796924 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 9 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694679796924 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 4 10 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694679796924 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 11 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694679796924 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694679796924 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694679796924 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694679796924 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1694679796924 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1694679796924 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694679796931 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1694679796932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1694679797166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694679797184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1694679797190 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1694679797256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694679797256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1694679797363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1694679797522 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1694679797522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1694679797536 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1694679797536 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1694679797536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694679797538 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1694679797595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694679797599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694679797664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694679797664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694679797738 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694679797889 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "20 Cyclone IV E " "20 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[0\] 3.3-V LVCMOS 24 " "Pin a\[0\] uses I/O standard 3.3-V LVCMOS at 24" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { a[0] } } } { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[0\]" } } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 11 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[0\] 3.3-V LVCMOS 46 " "Pin b\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[0\]" } } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 16 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[4\] 3.3-V LVCMOS 44 " "Pin b\[4\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { b[4] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 20 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[3\] 3.3-V LVCMOS 51 " "Pin b\[3\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { b[3] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 19 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[3\] 3.3-V LVCMOS 54 " "Pin a\[3\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { a[3] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[4\] 3.3-V LVCMOS 55 " "Pin a\[4\] uses I/O standard 3.3-V LVCMOS at 55" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { a[4] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 15 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[1\] 3.3-V LVCMOS 49 " "Pin b\[1\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { b[1] } } } { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[1\]" } } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 17 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[1\] 3.3-V LVCMOS 25 " "Pin a\[1\] uses I/O standard 3.3-V LVCMOS at 25" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { a[1] } } } { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[1\]" } } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 12 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[2\] 3.3-V LVCMOS 59 " "Pin b\[2\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { b[2] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 18 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[2\] 3.3-V LVCMOS 58 " "Pin a\[2\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { a[2] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 13 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c\[0\] 3.3-V LVCMOS 91 " "Pin c\[0\] uses I/O standard 3.3-V LVCMOS at 91" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { c[0] } } } { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c\[0\]" } } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 21 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d\[0\] 3.3-V LVCMOS 89 " "Pin d\[0\] uses I/O standard 3.3-V LVCMOS at 89" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { d[0] } } } { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[0\]" } } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 26 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d\[4\] 3.3-V LVCMOS 60 " "Pin d\[4\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { d[4] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 30 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d\[3\] 3.3-V LVCMOS 68 " "Pin d\[3\] uses I/O standard 3.3-V LVCMOS at 68" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { d[3] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 29 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c\[3\] 3.3-V LVCMOS 43 " "Pin c\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { c[3] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 24 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c\[4\] 3.3-V LVCMOS 64 " "Pin c\[4\] uses I/O standard 3.3-V LVCMOS at 64" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { c[4] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 25 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d\[1\] 3.3-V LVCMOS 88 " "Pin d\[1\] uses I/O standard 3.3-V LVCMOS at 88" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { d[1] } } } { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[1\]" } } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 27 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c\[1\] 3.3-V LVCMOS 90 " "Pin c\[1\] uses I/O standard 3.3-V LVCMOS at 90" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { c[1] } } } { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c\[1\]" } } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 22 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d\[2\] 3.3-V LVCMOS 77 " "Pin d\[2\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { d[2] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 28 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c\[2\] 3.3-V LVCMOS 76 " "Pin c\[2\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/legion/quartus/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { c[2] } } } { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/" { { 0 { 0 ""} 0 23 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694679797971 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1694679797971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/output_files/Lab2_2.fit.smsg " "Generated suppressed messages file D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/output_files/Lab2_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1694679797988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6459 " "Peak virtual memory: 6459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694679798146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 11:23:18 2023 " "Processing ended: Thu Sep 14 11:23:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694679798146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694679798146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694679798146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1694679798146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1694679798917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694679798920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 11:23:18 2023 " "Processing started: Thu Sep 14 11:23:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694679798920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1694679798920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab2_2 -c Lab2_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab2_2 -c Lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1694679798921 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1694679799184 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1694679799202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694679799256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 11:23:19 2023 " "Processing ended: Thu Sep 14 11:23:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694679799256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694679799256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694679799256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1694679799256 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1694679799853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1694679800119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694679800122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 11:23:19 2023 " "Processing started: Thu Sep 14 11:23:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694679800122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab2_2 -c Lab2_2 " "Command: quartus_sta Lab2_2 -c Lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800122 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1694679800172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800247 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2_2.sdc " "Synopsys Design Constraints File file not found: 'Lab2_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800319 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800319 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800320 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800320 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800320 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1694679800320 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800323 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1694679800324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800329 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1694679800331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800451 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800451 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800451 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800457 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1694679800459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800520 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800520 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800520 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800525 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800707 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694679800730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 11:23:20 2023 " "Processing ended: Thu Sep 14 11:23:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694679800730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694679800730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694679800730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679800730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1694679801492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694679801495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 11:23:21 2023 " "Processing started: Thu Sep 14 11:23:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694679801495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694679801495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab2_2 -c Lab2_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab2_2 -c Lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694679801495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_2_8_1200mv_85c_slow.vo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/ simulation " "Generated file Lab2_2_8_1200mv_85c_slow.vo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694679801704 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_2_8_1200mv_0c_slow.vo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/ simulation " "Generated file Lab2_2_8_1200mv_0c_slow.vo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694679801714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_2_min_1200mv_0c_fast.vo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/ simulation " "Generated file Lab2_2_min_1200mv_0c_fast.vo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694679801725 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_2.vo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/ simulation " "Generated file Lab2_2.vo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694679801735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_2_8_1200mv_85c_v_slow.sdo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/ simulation " "Generated file Lab2_2_8_1200mv_85c_v_slow.sdo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694679801744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_2_8_1200mv_0c_v_slow.sdo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/ simulation " "Generated file Lab2_2_8_1200mv_0c_v_slow.sdo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694679801755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_2_min_1200mv_0c_v_fast.sdo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/ simulation " "Generated file Lab2_2_min_1200mv_0c_v_fast.sdo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694679801765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_2_v.sdo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/ simulation " "Generated file Lab2_2_v.sdo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694679801775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694679801805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 11:23:21 2023 " "Processing ended: Thu Sep 14 11:23:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694679801805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694679801805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694679801805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1694679801805 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1694679802366 ""}
