var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[49.3789, 30.1792, 21.7892, 54.8839, 84.6509], "total":[231311, 372333, 1489, 1285, 1327], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:58 (_iLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:60 (_iFeeder_channel)", "type":"resource", "data":[11, 15366, 128, 0, 0], "debug":[[{"filename":"a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 5120 bits wide by 256 deep."}, {"type":"brief", "text":"5120b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:61 (_kLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":61}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:63 (_kFeeder_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"a.cl", "line":63}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:64 (_Out_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":64}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[8.17126, 4.7342, 3.8046, 12.7534, 84.3215], "total_kernel_resources":[30828.9, 65013, 346, 1280, 481], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_A_s0_kx_ky_xx_yy_coo_xxx\' (a.cl:469)\\n - \'_327\' (a.cl:626)\\n - \'_329\' (a.cl:628)\\n - \'_330\' (a.cl:629)\\n - \'_333\' (a.cl:632)\\n - \'_334\' (a.cl:633)\\n - \'_337\' (a.cl:636)\\n - \'_338\' (a.cl:637)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":469}], [{"filename":"a.cl", "line":626}], [{"filename":"a.cl", "line":628}], [{"filename":"a.cl", "line":629}], [{"filename":"a.cl", "line":632}], [{"filename":"a.cl", "line":633}], [{"filename":"a.cl", "line":636}], [{"filename":"a.cl", "line":637}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_pipe_base_temp\' (a.cl:461)\\n - \'_348\' (a.cl:661)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":461}], [{"filename":"a.cl", "line":661}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_pipe_iter_temp\' (a.cl:460)\\n - \'_364\' (a.cl:696)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":460}], [{"filename":"a.cl", "line":696}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_pipe_shreg\' (a.cl:453)\\n - \'_361\' (a.cl:689)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":453}], [{"filename":"a.cl", "line":689}]], "details":[{"type":"text", "text":"Type: Shift Register (8 or fewer tap points)"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:452)\\n - \'_289\' (a.cl:566)", "type":"resource", "data":[0, 0, 160, 0, 0], "debug":[[{"filename":"a.cl", "line":452}], [{"filename":"a.cl", "line":566}]], "details":[{"type":"text", "text":"Type: Shift Register (80 or fewer tap points)"}, {"type":"text", "text":"80 registers of width 32 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n80 regs, 32 width by 1024 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:452)\\n - \'_C_pipe_shreg\' (a.cl:453)\\n - \'_289\' (a.cl:566)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":452}], [{"filename":"a.cl", "line":453}], [{"filename":"a.cl", "line":566}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_iFeeder_channel_array\' (a.cl:450)\\n - \'_259\' (a.cl:511)\\n - \'_264\' (a.cl:523)\\n - \'_266\' (a.cl:526)", "type":"resource", "data":[1120, 5760, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":450}], [{"filename":"a.cl", "line":511}], [{"filename":"a.cl", "line":523}], [{"filename":"a.cl", "line":526}]], "details":[{"type":"text", "text":"Type: Shift Register (160 or fewer tap points)"}, {"type":"text", "text":"160 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n160 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_kFeeder_channel_array\' (a.cl:449)\\n - \'_268\' (a.cl:530)\\n - \'_273\' (a.cl:542)\\n - \'_275\' (a.cl:545)", "type":"resource", "data":[896, 4608, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":449}], [{"filename":"a.cl", "line":530}], [{"filename":"a.cl", "line":542}], [{"filename":"a.cl", "line":545}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_A_s0_kx_ky_xx_yy_coo_xxx\' (a.cl:469)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":469}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_A_s0_n_co_x_y_ci\' (a.cl:467)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":467}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_C_pipe_iter_temp\' (a.cl:460)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":460}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_C_pipe_shreg\' (a.cl:453)", "type":"resource", "data":[0, 0, 144, 0, 0], "debug":[[{"filename":"a.cl", "line":453}]], "details":[{"type":"text", "text":"Type: Shift Register (72 or fewer tap points)"}, {"type":"text", "text":"72 registers of width 32 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n72 regs, 32 width by 1024 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[28, 111, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[26, 51, 0, 0, 0]}, {"name":"a.cl:464", "type":"resource", "data":[1, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":464}]]}, {"name":"a.cl:465", "type":"resource", "data":[1, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":465}]]}, {"name":"a.cl:467", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":467}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:464", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":464}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:465", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":465}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:467", "type":"resource", "data":[135, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":467}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[25, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[10, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.4, 0, 0, 0, 0]}, {"name":"a.cl:449", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":449}]]}, {"name":"a.cl:460", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":460}]]}, {"name":"a.cl:467", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":467}]]}, {"name":"a.cl:498", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]]}, {"name":"a.cl:530", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[10.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":2, "data":[10.8, 0, 0, 0, 0]}]}, {"name":"a.cl:449", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":449}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:467", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":467}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:469", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":469}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:498", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:530", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:700", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":700}]]}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[8004, 46552, 35, 0, 464], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8004, 46552, 35, 0, 464]}]}, {"name":"Feedback", "type":"resource", "data":[4455.96, 2340.99, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1970.44, 905.337, 0, 0, 0]}, {"name":"a.cl:449", "type":"resource", "data":[205.8, 204.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":449}]]}, {"name":"a.cl:450", "type":"resource", "data":[243.2, 243.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":450}]]}, {"name":"a.cl:452", "type":"resource", "data":[500, 220, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":452}]]}, {"name":"a.cl:453", "type":"resource", "data":[460.083, 207.833, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":453}]]}, {"name":"a.cl:460", "type":"resource", "data":[0.533333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":460}]]}, {"name":"a.cl:461", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":461}]]}, {"name":"a.cl:467", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":467}]]}, {"name":"a.cl:469", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":469}]]}, {"name":"a.cl:498", "type":"resource", "data":[12.8, 12.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]]}, {"name":"a.cl:501", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]]}, {"name":"a.cl:511", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":511}]]}, {"name":"a.cl:530", "type":"resource", "data":[12.8, 12.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]]}, {"name":"a.cl:586", "type":"resource", "data":[503.333, 223.333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":586}]]}, {"name":"a.cl:690", "type":"resource", "data":[450.75, 198.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":690}]]}, {"name":"a.cl:696", "type":"resource", "data":[0.533333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":696}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 14, 7, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[3748.7, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":3, "data":[4.71429, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":448, "data":[3743.99, 0, 0, 0, 0]}]}, {"name":"a.cl:449", "type":"resource", "data":[1386.67, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":449}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[1386.67, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:450", "type":"resource", "data":[1664, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":450}]], "children":[{"name":"32-bit Select", "type":"resource", "count":160, "data":[1664, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:452", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":452}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:453", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":453}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:467", "type":"resource", "data":[1.66667, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":467}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:469", "type":"resource", "data":[57.6667, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":469}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:495", "type":"resource", "data":[35.8333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:498", "type":"resource", "data":[139.667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[138.667, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:501", "type":"resource", "data":[209, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[208, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:511", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":511}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[208, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:530", "type":"resource", "data":[138.667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[138.667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:553", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":553}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:555", "type":"resource", "data":[2024, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":555}]], "children":[{"name":"16-bit Integer Remainder", "type":"resource", "count":1, "data":[2024, 16, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:558", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":558}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:567", "type":"resource", "data":[2560, 2560, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":567}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[2560, 2560, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:578", "type":"resource", "data":[0, 0, 0, 640, 0], "debug":[[{"filename":"a.cl", "line":578}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":320, "data":[0, 0, 0, 640, 0]}], "replace_name":"true"}, {"name":"a.cl:579", "type":"resource", "data":[0, 0, 0, 640, 0], "debug":[[{"filename":"a.cl", "line":579}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":320, "data":[0, 0, 0, 640, 0]}], "replace_name":"true"}, {"name":"a.cl:586", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":586}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:599", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":599}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:602", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":602}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:603", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":603}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:605", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":605}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:606", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":606}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:607", "type":"resource", "data":[2080, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":607}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[2080, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:621", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":621}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:624", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":624}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:625", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":625}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:639", "type":"resource", "data":[3, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":639}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:640", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":640}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:641", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":641}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:662", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":662}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:663", "type":"resource", "data":[35.8333, 1.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":663}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:667", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":667}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:690", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":690}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:696", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":696}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_iFeeder", "compute_units":1, "type":"function", "total_percent":[5.08779, 3.08052, 2.26726, 9.58349, 0.329381], "total_kernel_resources":[19920, 38743, 260, 4.5, 320], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_iFeeder_cycle_temp\' (a.cl:101)\\n - \'_126\' (a.cl:252)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}], [{"filename":"a.cl", "line":252}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_iFeeder_value_shreg\' (a.cl:98)\\n - \'_iFeeder_in_v_temp\' (a.cl:100)\\n - \'_34\' (a.cl:156)", "type":"resource", "data":[163, 771, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":98}], [{"filename":"a.cl", "line":100}], [{"filename":"a.cl", "line":156}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_iFeeder_channel_array\' (a.cl:97)", "type":"resource", "data":[2548, 11220, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"160 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n160 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_iFeeder_s0_outermost_loop\' (a.cl:116)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":116}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"a.cl:102 (_iFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 130, 0, 0], "debug":[[{"filename":"a.cl", "line":102}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"393216 bytes", "Implemented size":"524288 bytes", "Number of banks":"16 (banked on bits 6, 7, 8, 9)", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 393216 bytes, implemented size 524288 bytes, stall-free, 10 reads and 10 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8, 9 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n393216B requested,\\n524288B implemented."}]}, {"name":"kernel_iFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 135, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 69, 0, 0, 0]}, {"name":"a.cl:113", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":113}]]}, {"name":"a.cl:116", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":116}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:114", "type":"resource", "data":[58, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":114}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[58, 13, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:116", "type":"resource", "data":[144, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":116}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_iFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:255", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":255}]]}]}]}, {"name":"kernel_iFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2150, 14796, 1, 0, 305], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2150, 14796, 1, 0, 305]}]}, {"name":"Feedback", "type":"resource", "data":[212, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:100", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]]}, {"name":"a.cl:101", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]]}, {"name":"a.cl:116", "type":"resource", "data":[34, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":116}]]}, {"name":"a.cl:247", "type":"resource", "data":[161, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":247}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 129, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1607, 451, 0, 4.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":9, "data":[144, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":11, "data":[352, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":11, "data":[1111, 451, 0, 0, 0]}, {"name":"llvm.fpga.dot.product", "type":"resource", "count":9, "data":[0, 0, 0, 4.5, 0]}]}, {"name":"a.cl:100", "type":"resource", "data":[434, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[434, 96, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:113", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":113}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:116", "type":"resource", "data":[63, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":116}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[3, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":24, "data":[12, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:122", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:123", "type":"resource", "data":[121, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":123}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[121, 37, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:126", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":126}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:127", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":127}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:128", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":128}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:131", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":131}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:168", "type":"resource", "data":[350, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":168}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":10, "data":[350, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:177", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":177}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":10, "data":[160, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:179", "type":"resource", "data":[67.5, 11, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":179}]], "children":[{"name":"1-bit And", "type":"resource", "count":10, "data":[10, 10, 0, 0, 0]}, {"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[7.5, 0, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":10, "data":[50, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:193", "type":"resource", "data":[940, 300, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":193}]], "children":[{"name":"16-bit Integer Divide", "type":"resource", "count":10, "data":[940, 300, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:198", "type":"resource", "data":[7.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":198}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[7.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:200", "type":"resource", "data":[355, 240, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":200}]], "children":[{"name":"1-bit And", "type":"resource", "count":10, "data":[10, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":10, "data":[5, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":10, "data":[340, 240, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"102"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:205", "type":"resource", "data":[1210, 370, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":205}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":10, "data":[1210, 370, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:209", "type":"resource", "data":[350, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":209}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":10, "data":[350, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:211", "type":"resource", "data":[350, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":211}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":10, "data":[350, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:212", "type":"resource", "data":[10, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":212}]], "children":[{"name":"1-bit And", "type":"resource", "count":10, "data":[10, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:230", "type":"resource", "data":[2675, 5210, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":230}]], "children":[{"name":"1-bit And", "type":"resource", "count":10, "data":[10, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":10, "data":[5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":10, "data":[2660, 5210, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"102"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:247", "type":"resource", "data":[4694, 2690, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":247}]], "children":[{"name":"32-bit Select", "type":"resource", "count":160, "data":[4664, 2688, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:252", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":252}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_iLoader", "compute_units":1, "type":"function", "total_percent":[1.34629, 0.952598, 0.494733, 0.700332, 0], "total_kernel_resources":[7859, 8454, 19, 0, 14], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:71)\\n - \'_8\' (a.cl:87)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}], [{"filename":"a.cl", "line":87}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:71)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_iLoader_s0_co_x_y_ci_kx_ky_xx_yy_xxx_yyy\' (a.cl:76)", "type":"resource", "data":[7, 26, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 22 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 22 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_iLoader_s0_n\' (a.cl:74)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_iLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"a.cl:74", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:74", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_iLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:71", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]]}, {"name":"a.cl:74", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]]}, {"name":"a.cl:87", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:71", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:74", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:76", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_iLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:91", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]]}]}]}, {"name":"kernel_iLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[238, 2949, 2, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[238, 2949, 2, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[34, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:71", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]]}, {"name":"a.cl:74", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]]}, {"name":"a.cl:76", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]]}, {"name":"a.cl:87", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:74", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:76", "type":"resource", "data":[34.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"22-bit Integer Add", "type":"resource", "count":1, "data":[22, 0, 0, 0, 0]}, {"name":"22-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:79", "type":"resource", "data":[824, 264, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[824, 264, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[55, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:81", "type":"resource", "data":[4246, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4246, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:84", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_kFeeder", "compute_units":1, "type":"function", "total_percent":[4.11326, 2.80805, 1.58989, 3.83339, 0], "total_kernel_resources":[15052, 27168, 104, 0, 447], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_243\' (a.cl:441)\\n - \'_kFeeder_cycle_temp\' (a.cl:297)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}], [{"filename":"a.cl", "line":441}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_kFeeder_value_shreg\' (a.cl:294)\\n - \'_kFeeder_in_v_temp\' (a.cl:296)\\n - \'_162\' (a.cl:352)", "type":"resource", "data":[112, 576, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}], [{"filename":"a.cl", "line":296}], [{"filename":"a.cl", "line":352}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_kFeeder_channel_array\' (a.cl:293)", "type":"resource", "data":[2018, 8898, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":293}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_kFeeder_s0_outermost_loop\' (a.cl:312)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"a.cl:298 (_kFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"a.cl", "line":298}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"49152 bytes", "Implemented size":"65536 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"128 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 49152 bytes, implemented size 65536 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n49152B requested,\\n65536B implemented."}]}, {"name":"kernel_kFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 135, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 69, 0, 0, 0]}, {"name":"a.cl:309", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]]}, {"name":"a.cl:312", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":312}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:310", "type":"resource", "data":[58, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[58, 13, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:312", "type":"resource", "data":[144, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":312}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_kFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:444", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":444}]]}]}]}, {"name":"kernel_kFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1229, 7967, 0, 0, 227], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1229, 7967, 0, 0, 227]}]}, {"name":"Feedback", "type":"resource", "data":[180, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:296", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]]}, {"name":"a.cl:297", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}, {"name":"a.cl:312", "type":"resource", "data":[34, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":312}]]}, {"name":"a.cl:436", "type":"resource", "data":[129, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":436}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 0, 0, 209], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1197, 369, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":9, "data":[288, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":9, "data":[909, 369, 0, 0, 0]}]}, {"name":"a.cl:296", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:312", "type":"resource", "data":[61, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":312}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[3, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":20, "data":[10, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:318", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":318}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:319", "type":"resource", "data":[121, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":319}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[121, 37, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:322", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":322}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:323", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":323}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:324", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":324}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:327", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":327}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:364", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":364}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:371", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":371}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:375", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":375}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:392", "type":"resource", "data":[284, 193, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":392}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":8, "data":[4, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"298"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:397", "type":"resource", "data":[968, 296, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":397}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[968, 296, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:401", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":401}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:403", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":403}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:404", "type":"resource", "data":[8, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":404}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:419", "type":"resource", "data":[2140, 4168, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":419}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":8, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"298"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:436", "type":"resource", "data":[3754, 2114, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":436}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[3724, 2112, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:441", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":441}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_kLoader", "compute_units":1, "type":"function", "total_percent":[1.94968, 1.46301, 0.652563, 0.700332, 0], "total_kernel_resources":[12180, 11151, 19, 0, 16], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:266)\\n - \'_136\' (a.cl:283)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}], [{"filename":"a.cl", "line":283}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:266)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_kLoader_s0_co_x_y_ci_kx_ky_coo_cooo\' (a.cl:271)", "type":"resource", "data":[7, 23, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_kLoader_s0_n\' (a.cl:269)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":269}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_kLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"a.cl:269", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":269}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:269", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":269}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_kLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:266", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]]}, {"name":"a.cl:269", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":269}]]}, {"name":"a.cl:283", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":283}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:266", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:269", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":269}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:271", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:283", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":283}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_kLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:287", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":287}]]}]}]}, {"name":"kernel_kLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[334, 5585, 2, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[334, 5585, 2, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[34, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:266", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]]}, {"name":"a.cl:269", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":269}]]}, {"name":"a.cl:271", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]]}, {"name":"a.cl:283", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":283}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:269", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":269}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:271", "type":"resource", "data":[30.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"19-bit Integer Add", "type":"resource", "count":1, "data":[19, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:274", "type":"resource", "data":[855.5, 265, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[845, 265, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:275", "type":"resource", "data":[10.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":275}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:276", "type":"resource", "data":[4247, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":276}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4247, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:277", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:278", "type":"resource", "data":[4240, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4240, 64, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:280", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":280}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:281", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":281}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:283", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":283}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.64333, 0.364817, 0.305595, 0, 0], "total_kernel_resources":[2137, 5222, 0, 0, 49], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:707)\\n - \'_370\' (a.cl:719)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":707}], [{"filename":"a.cl", "line":719}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:707)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":707}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_co_x_y_yyy_xx_yy_coo_xxx\' (a.cl:712)", "type":"resource", "data":[7, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":712}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 18 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 18 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_n\' (a.cl:710)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":710}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"a.cl:710", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":710}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:710", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":710}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:707", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":707}]]}, {"name":"a.cl:710", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":710}]]}, {"name":"a.cl:719", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":719}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:707", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":707}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:710", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":710}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:712", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":712}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:719", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":719}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:723", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":723}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[12, 119, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[12, 119, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:707", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":707}]]}, {"name":"a.cl:710", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":710}]]}, {"name":"a.cl:712", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":712}]]}, {"name":"a.cl:719", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":719}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:710", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":710}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:712", "type":"resource", "data":[29.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":712}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"18-bit Integer Add", "type":"resource", "count":1, "data":[18, 0, 0, 0, 0]}, {"name":"18-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:714", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":714}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:717", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":717}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:719", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":719}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_iLoader_channel)","type":"resource"},{"data":[11,15366,128,0,0],"debug":[[{"filename":"a.cl","line":60}]],"details":[{"text":"Channel is implemented 5120 bits wide by 256 deep.","type":"text"},{"text":"5120b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_iFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":61}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:61 (_kLoader_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"a.cl","line":63}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:63 (_kFeeder_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":64}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:64 (_Out_channel)","type":"resource"}],"data":[55,31518,264,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[4502.96,2375.99,7,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_A_s0_kx_ky_xx_yy_coo_xxx\' (a.cl:469)\\n - \'_327\' (a.cl:626)\\n - \'_329\' (a.cl:628)\\n - \'_330\' (a.cl:629)\\n - \'_333\' (a.cl:632)\\n - \'_334\' (a.cl:633)\\n - \'_337\' (a.cl:636)\\n - \'_338\' (a.cl:637)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_pipe_base_temp\' (a.cl:461)\\n - \'_348\' (a.cl:661)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_pipe_iter_temp\' (a.cl:460)\\n - \'_364\' (a.cl:696)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Shift Register (8 or fewer tap points)","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_pipe_shreg\' (a.cl:453)\\n - \'_361\' (a.cl:689)","type":"resource"},{"data":[0,0,160,0,0],"details":[{"text":"Type: Shift Register (80 or fewer tap points)","type":"text"},{"text":"80 registers of width 32 and depth 1024","type":"text"},{"text":"Shift Register,\\n80 regs, 32 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:452)\\n - \'_289\' (a.cl:566)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:452)\\n - \'_C_pipe_shreg\' (a.cl:453)\\n - \'_289\' (a.cl:566)","type":"resource"},{"data":[1120,5760,0,0,0],"details":[{"text":"Type: Shift Register (160 or fewer tap points)","type":"text"},{"text":"160 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n160 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_iFeeder_channel_array\' (a.cl:450)\\n - \'_259\' (a.cl:511)\\n - \'_264\' (a.cl:523)\\n - \'_266\' (a.cl:526)","type":"resource"},{"data":[896,4608,0,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_kFeeder_channel_array\' (a.cl:449)\\n - \'_268\' (a.cl:530)\\n - \'_273\' (a.cl:542)\\n - \'_275\' (a.cl:545)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_A_s0_kx_ky_xx_yy_coo_xxx\' (a.cl:469)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_A_s0_n_co_x_y_ci\' (a.cl:467)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_C_pipe_iter_temp\' (a.cl:460)","type":"resource"},{"data":[0,0,144,0,0],"details":[{"text":"Type: Shift Register (72 or fewer tap points)","type":"text"},{"text":"72 registers of width 32 and depth 1024","type":"text"},{"text":"Shift Register,\\n72 regs, 32 width by 1024 depth","type":"brief"}],"name":"Private Variable: \\n - \'_C_pipe_shreg\' (a.cl:453)","type":"resource"},{"children":[{"count":3,"data":[8030,46605,35,0,464],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[10.8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[4.71429,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":448,"data":[3743.99,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[11792.50429,46606,35,0,464],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,13,0,0,0],"debug":[[{"filename":"a.cl","line":464}]],"name":"State","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":464}]],"name":"32-bit Integer Add","type":"resource"}],"data":[14,13,0,0,0],"debug":[[{"filename":"a.cl","line":464}]],"name":"a.cl:464","type":"resource"},{"children":[{"count":1,"data":[1,13,0,0,0],"debug":[[{"filename":"a.cl","line":465}]],"name":"State","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":465}]],"name":"32-bit Integer Add","type":"resource"}],"data":[14,13,0,0,0],"debug":[[{"filename":"a.cl","line":465}]],"name":"a.cl:465","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"State","type":"resource"},{"count":2,"data":[57,0,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[60,0,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"33-bit Integer Compare","type":"resource"},{"count":4,"data":[1.66667,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"1-bit Or","type":"resource"}],"data":[213.66667,36.5,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"a.cl:467","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":449}]],"name":"33-bit Select","type":"resource"},{"count":128,"data":[1386.67,0,0,0,0],"debug":[[{"filename":"a.cl","line":449}]],"name":"32-bit Select","type":"resource"}],"data":[1392.07,0,0,0,0],"debug":[[{"filename":"a.cl","line":449}]],"name":"a.cl:449","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":469}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":469}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":469}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"a.cl","line":469}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":469}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":469}]],"name":"2-bit Select","type":"resource"}],"data":[89.66667,1,0,0,0],"debug":[[{"filename":"a.cl","line":469}]],"name":"a.cl:469","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"Channel Read","type":"resource"}],"data":[145.067,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"a.cl:498","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"32-bit Select","type":"resource"}],"data":[144.067,0,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"a.cl:530","replace_name":"true","type":"resource"},{"children":[{"count":160,"data":[1664,0,0,0,0],"debug":[[{"filename":"a.cl","line":450}]],"name":"32-bit Select","type":"resource"}],"data":[1664,0,0,0,0],"debug":[[{"filename":"a.cl","line":450}]],"name":"a.cl:450","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":452}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":452}]],"name":"a.cl:452","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":453}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":453}]],"name":"a.cl:453","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"a.cl:495","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"Channel Read","type":"resource"}],"data":[209,0,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"a.cl:501","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"a.cl","line":511}]],"name":"32-bit Select","type":"resource"}],"data":[208,0,0,0,0],"debug":[[{"filename":"a.cl","line":511}]],"name":"a.cl:511","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":553}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":553}]],"name":"a.cl:553","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2024,16,0,0,0],"debug":[[{"filename":"a.cl","line":555}]],"name":"16-bit Integer Remainder","type":"resource"}],"data":[2024,16,0,0,0],"debug":[[{"filename":"a.cl","line":555}]],"name":"a.cl:555","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":558}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":558}]],"name":"32-bit Or","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":558}]],"name":"a.cl:558","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[2560,2560,0,0,0],"debug":[[{"filename":"a.cl","line":567}]],"name":"32-bit Select","type":"resource"}],"data":[2560,2560,0,0,0],"debug":[[{"filename":"a.cl","line":567}]],"name":"a.cl:567","replace_name":"true","type":"resource"},{"children":[{"count":320,"data":[0,0,0,640,0],"debug":[[{"filename":"a.cl","line":578}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,640,0],"debug":[[{"filename":"a.cl","line":578}]],"name":"a.cl:578","replace_name":"true","type":"resource"},{"children":[{"count":320,"data":[0,0,0,640,0],"debug":[[{"filename":"a.cl","line":579}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,640,0],"debug":[[{"filename":"a.cl","line":579}]],"name":"a.cl:579","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":586}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":586}]],"name":"a.cl:586","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":599}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":599}]],"name":"a.cl:599","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":602}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":602}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"a.cl","line":602}]],"name":"a.cl:602","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":603}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":603}]],"name":"a.cl:603","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":605}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":605}]],"name":"a.cl:605","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":606}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":606}]],"name":"a.cl:606","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[2080,0,0,0,0],"debug":[[{"filename":"a.cl","line":607}]],"name":"32-bit Select","type":"resource"}],"data":[2080,0,0,0,0],"debug":[[{"filename":"a.cl","line":607}]],"name":"a.cl:607","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":621}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":621}]],"name":"a.cl:621","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":624}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":624}]],"name":"a.cl:624","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":625}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":625}]],"name":"a.cl:625","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,1,0,0,0],"debug":[[{"filename":"a.cl","line":639}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"a.cl","line":639}]],"name":"a.cl:639","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":640}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":640}]],"name":"a.cl:640","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":641}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":641}]],"name":"a.cl:641","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":662}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":662}]],"name":"a.cl:662","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":663}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":663}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.5,0,0,0],"debug":[[{"filename":"a.cl","line":663}]],"name":"a.cl:663","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":667}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":667}]],"name":"a.cl:667","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":690}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":690}]],"name":"a.cl:690","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":696}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":696}]],"name":"a.cl:696","replace_name":"true","type":"resource"}],"compute_units":1,"data":[30828.95395,65012.99,346,1280,481],"debug":[[{"filename":"a.cl","line":449}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[30828.9,65013,346,1280,481],"total_percent":[8.17126,4.7342,3.8046,12.7534,84.3215],"type":"function"},{"children":[{"data":[246,60,129,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_iFeeder_cycle_temp\' (a.cl:101)\\n - \'_126\' (a.cl:252)","type":"resource"},{"data":[163,771,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_iFeeder_value_shreg\' (a.cl:98)\\n - \'_iFeeder_in_v_temp\' (a.cl:100)\\n - \'_34\' (a.cl:156)","type":"resource"},{"data":[2548,11220,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"160 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n160 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_iFeeder_channel_array\' (a.cl:97)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_iFeeder_s0_outermost_loop\' (a.cl:116)","type":"resource"},{"data":[0,0,130,0,0],"details":[{"Additional information":[{"text":"Requested size 393216 bytes, implemented size 524288 bytes, stall-free, 10 reads and 10 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8, 9 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"512 bits","Implemented size":"524288 bytes","Number of banks":"16 (banked on bits 6, 7, 8, 9)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"393216 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n393216B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:102 (_iFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[2151,14865,1,0,305],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":9,"data":[144,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"16-bit Integer Add","type":"resource"},{"count":11,"data":[352,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":11,"data":[1111,451,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":9,"data":[0,0,0,4.5,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.dot.product","type":"resource"}],"data":[3758,15316,1,4.5,305],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"State","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"32-bit Integer Add","type":"resource"}],"data":[13,32,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"a.cl:113","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[3,1,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"1-bit And","type":"resource"},{"count":24,"data":[12,0,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"4-bit Select","type":"resource"}],"data":[207,37,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"a.cl:116","type":"resource"},{"children":[{"count":1,"data":[58,13,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[58,13,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"a.cl:114","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[434,96,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"32-bit Select","type":"resource"}],"data":[434,96,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"a.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"a.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[121,37,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[121,37,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"a.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"32-bit Integer Add","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"a.cl:126","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":127}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":127}]],"name":"a.cl:127","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":128}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":128}]],"name":"a.cl:128","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"a.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[350,10,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[350,10,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"a.cl:168","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":177}]],"name":"16-bit Integer Add","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":177}]],"name":"a.cl:177","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[10,10,0,0,0],"debug":[[{"filename":"a.cl","line":179}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[7.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":179}]],"name":"16-bit Integer Add","type":"resource"},{"count":10,"data":[50,1,0,0,0],"debug":[[{"filename":"a.cl","line":179}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[67.5,11,0,0,0],"debug":[[{"filename":"a.cl","line":179}]],"name":"a.cl:179","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[940,300,0,0,0],"debug":[[{"filename":"a.cl","line":193}]],"name":"16-bit Integer Divide","type":"resource"}],"data":[940,300,0,0,0],"debug":[[{"filename":"a.cl","line":193}]],"name":"a.cl:193","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":198}]],"name":"16-bit Integer Add","type":"resource"}],"data":[7.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":198}]],"name":"a.cl:198","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[10,0,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"1-bit And","type":"resource"},{"count":10,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"1-bit Or","type":"resource"},{"count":10,"data":[340,240,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"Store","type":"resource"}],"data":[355,240,0,0,0],"debug":[[{"filename":"a.cl","line":200}]],"name":"a.cl:200","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[1210,370,0,0,0],"debug":[[{"filename":"a.cl","line":205}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[1210,370,0,0,0],"debug":[[{"filename":"a.cl","line":205}]],"name":"a.cl:205","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[350,10,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[350,10,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"a.cl:209","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[350,10,0,0,0],"debug":[[{"filename":"a.cl","line":211}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[350,10,0,0,0],"debug":[[{"filename":"a.cl","line":211}]],"name":"a.cl:211","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[10,10,0,0,0],"debug":[[{"filename":"a.cl","line":212}]],"name":"1-bit And","type":"resource"}],"data":[10,10,0,0,0],"debug":[[{"filename":"a.cl","line":212}]],"name":"a.cl:212","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[10,0,0,0,0],"debug":[[{"filename":"a.cl","line":230}]],"name":"1-bit And","type":"resource"},{"count":10,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":230}]],"name":"1-bit Or","type":"resource"},{"count":10,"data":[2660,5210,0,0,0],"debug":[[{"filename":"a.cl","line":230}]],"name":"Load","type":"resource"}],"data":[2675,5210,0,0,0],"debug":[[{"filename":"a.cl","line":230}]],"name":"a.cl:230","replace_name":"true","type":"resource"},{"children":[{"count":160,"data":[4664,2688,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"Channel Write","type":"resource"}],"data":[4694,2690,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"a.cl:247","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":252}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":252}]],"name":"a.cl:252","replace_name":"true","type":"resource"}],"compute_units":1,"data":[19920,38743,260,4.5,320],"debug":[[{"filename":"a.cl","line":97}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_iFeeder","total_kernel_resources":[19920,38743,260,4.5,320],"total_percent":[5.08779,3.08052,2.26726,9.58349,0.329381],"type":"function"},{"children":[{"data":[71,55,2,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:71)\\n - \'_8\' (a.cl:87)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:71)","type":"resource"},{"data":[7,26,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 22 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 22 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_iLoader_s0_co_x_y_ci_kx_ky_xx_yy_xxx_yyy\' (a.cl:76)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_iLoader_s0_n\' (a.cl:74)","type":"resource"},{"children":[{"count":3,"data":[254,2982,2,0,2],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[263,2982,2,0,2],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"1-bit Or","type":"resource"}],"data":[198.5,36,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"a.cl:74","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"name":"33-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"name":"a.cl:71","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"22-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"22-bit Integer Compare","type":"resource"}],"data":[66.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"a.cl:76","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"32-bit Integer Add","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"a.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[824,264,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[824,264,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"a.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,2,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[55,2,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"a.cl:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4246,96,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4246,96,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"a.cl:81","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"a.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"a.cl:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"a.cl:85","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7859,8454,19,0,14],"debug":[[{"filename":"a.cl","line":71}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_iLoader","total_kernel_resources":[7859,8454,19,0,14],"total_percent":[1.34629,0.952598,0.494733,0.700332,0],"type":"function"},{"children":[{"data":[213,59,0,0,210],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_243\' (a.cl:441)\\n - \'_kFeeder_cycle_temp\' (a.cl:297)","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_kFeeder_value_shreg\' (a.cl:294)\\n - \'_kFeeder_in_v_temp\' (a.cl:296)\\n - \'_162\' (a.cl:352)","type":"resource"},{"data":[2018,8898,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_kFeeder_channel_array\' (a.cl:293)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_kFeeder_s0_outermost_loop\' (a.cl:312)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 49152 bytes, implemented size 65536 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"512 bits","Implemented size":"65536 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"49152 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n49152B requested,\\n65536B implemented.","type":"brief"}],"name":"a.cl:298 (_kFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[1230,8036,0,0,227],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":9,"data":[288,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":9,"data":[909,369,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[2427,8405,0,0,227],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"State","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Integer Add","type":"resource"}],"data":[13,32,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"a.cl:309","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[3,1,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"1-bit And","type":"resource"},{"count":20,"data":[10,0,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"4-bit Select","type":"resource"}],"data":[205,37,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"a.cl:312","type":"resource"},{"children":[{"count":1,"data":[58,13,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[58,13,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"a.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"a.cl:296","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"a.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[121,37,0,0,0],"debug":[[{"filename":"a.cl","line":319}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[121,37,0,0,0],"debug":[[{"filename":"a.cl","line":319}]],"name":"a.cl:319","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":322}]],"name":"32-bit Integer Add","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":322}]],"name":"a.cl:322","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":323}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":323}]],"name":"a.cl:323","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":324}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":324}]],"name":"a.cl:324","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":327}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":327}]],"name":"a.cl:327","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":364}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":364}]],"name":"a.cl:364","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":371}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":371}]],"name":"a.cl:371","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":375}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":375}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"a.cl","line":375}]],"name":"a.cl:375","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,1,0,0,0],"debug":[[{"filename":"a.cl","line":392}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":392}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":392}]],"name":"Store","type":"resource"}],"data":[284,193,0,0,0],"debug":[[{"filename":"a.cl","line":392}]],"name":"a.cl:392","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[968,296,0,0,0],"debug":[[{"filename":"a.cl","line":397}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[968,296,0,0,0],"debug":[[{"filename":"a.cl","line":397}]],"name":"a.cl:397","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":401}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":401}]],"name":"a.cl:401","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":403}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":403}]],"name":"a.cl:403","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":404}]],"name":"1-bit And","type":"resource"}],"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":404}]],"name":"a.cl:404","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":419}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":419}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"a.cl","line":419}]],"name":"Load","type":"resource"}],"data":[2140,4168,0,0,0],"debug":[[{"filename":"a.cl","line":419}]],"name":"a.cl:419","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[3724,2112,0,0,0],"debug":[[{"filename":"a.cl","line":436}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":436}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":436}]],"name":"Channel Write","type":"resource"}],"data":[3754,2114,0,0,0],"debug":[[{"filename":"a.cl","line":436}]],"name":"a.cl:436","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":441}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":441}]],"name":"a.cl:441","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15052,27168,104,0,447],"debug":[[{"filename":"a.cl","line":293}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_kFeeder","total_kernel_resources":[15052,27168,104,0,447],"total_percent":[4.11326,2.80805,1.58989,3.83339,0],"type":"function"},{"children":[{"data":[72,56,2,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:266)\\n - \'_136\' (a.cl:283)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:266)","type":"resource"},{"data":[7,23,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 19 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_kLoader_s0_co_x_y_ci_kx_ky_coo_cooo\' (a.cl:271)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_kLoader_s0_n\' (a.cl:269)","type":"resource"},{"children":[{"count":3,"data":[350,5618,2,0,4],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[359,5618,2,0,4],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"1-bit Or","type":"resource"}],"data":[198.5,36,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"a.cl:269","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"33-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"a.cl:266","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"2-bit Select","type":"resource"}],"data":[62.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"a.cl:271","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":283}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":283}]],"name":"32-bit Integer Add","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":283}]],"name":"a.cl:283","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[10.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[845,265,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[855.5,265,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"a.cl:274","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[10.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":275}]],"name":"32-bit Integer Add","type":"resource"}],"data":[10.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":275}]],"name":"a.cl:275","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4247,96,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4247,96,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"a.cl:276","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"a.cl:277","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4240,64,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4240,64,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"a.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":280}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":280}]],"name":"a.cl:280","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"a.cl:281","replace_name":"true","type":"resource"}],"compute_units":1,"data":[12180,11151,19,0,16],"debug":[[{"filename":"a.cl","line":266}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_kLoader","total_kernel_resources":[12180,11151,19,0,16],"total_percent":[1.94968,1.46301,0.652563,0.700332,0],"type":"function"},{"children":[{"data":[74,56,0,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:707)\\n - \'_370\' (a.cl:719)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:707)","type":"resource"},{"data":[7,22,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 18 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 18 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_co_x_y_yyy_xx_yy_coo_xxx\' (a.cl:712)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_n\' (a.cl:710)","type":"resource"},{"children":[{"count":3,"data":[28,152,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[37,152,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"1-bit Or","type":"resource"}],"data":[198.5,36,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"a.cl:710","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":707}]],"name":"33-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":707}]],"name":"a.cl:707","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"18-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"18-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"2-bit Select","type":"resource"}],"data":[61.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"a.cl:712","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":719}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":719}]],"name":"32-bit Integer Add","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":719}]],"name":"a.cl:719","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":714}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":714}]],"name":"a.cl:714","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":717}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":717}]],"name":"a.cl:717","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2137,5222,0,0,49],"debug":[[{"filename":"a.cl","line":707}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2137,5222,0,0,49],"total_percent":[0.64333,0.364817,0.305595,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[96810.95395,199880.99,1092,1284.5,1327],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[231311,372333,1489,1285,1327],"total_percent":[49.3789,30.1792,21.7892,54.8839,84.6509],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_iFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_iFeeder.B0", "details":[{"type":"table", "Latency":"8"}]}, {"type":"bb", "id":4, "name":"kernel_iFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_iFeeder.B2", "children":[{"type":"inst", "id":6, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":131}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"9", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"28", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"29", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"30", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"31", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"32", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"33", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"35", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"36", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"37", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"a.cl", "line":200}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"38", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"39", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":247}]], "details":[{"type":"table", "Width":"5120 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"46", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":30, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":116}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":31, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"46", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"46", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":32, "name":"Local Memory", "children":[{"type":"memsys", "id":33, "name":"_iFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":102}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"393216B requested\\n524288B implemented"}], "Requested size":"393216 bytes", "Implemented size":"524288 bytes", "Number of banks":"16", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":70, "name":"kernel_kFeeder", "children":[{"type":"bb", "id":71, "name":"kernel_kFeeder.B0", "details":[{"type":"table", "Latency":"8"}]}, {"type":"bb", "id":72, "name":"kernel_kFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":73, "name":"kernel_kFeeder.B2", "children":[{"type":"inst", "id":74, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":327}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"9", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":76, "name":"Store", "debug":[[{"filename":"a.cl", "line":392}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"Load", "debug":[[{"filename":"a.cl", "line":419}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":78, "name":"Store", "debug":[[{"filename":"a.cl", "line":392}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":79, "name":"Load", "debug":[[{"filename":"a.cl", "line":419}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":80, "name":"Store", "debug":[[{"filename":"a.cl", "line":392}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":81, "name":"Load", "debug":[[{"filename":"a.cl", "line":419}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":82, "name":"Store", "debug":[[{"filename":"a.cl", "line":392}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":83, "name":"Load", "debug":[[{"filename":"a.cl", "line":419}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":84, "name":"Store", "debug":[[{"filename":"a.cl", "line":392}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":85, "name":"Load", "debug":[[{"filename":"a.cl", "line":419}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Store", "debug":[[{"filename":"a.cl", "line":392}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"Load", "debug":[[{"filename":"a.cl", "line":419}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":88, "name":"Store", "debug":[[{"filename":"a.cl", "line":392}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"28", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Load", "debug":[[{"filename":"a.cl", "line":419}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"29", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":90, "name":"Store", "debug":[[{"filename":"a.cl", "line":392}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"30", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":91, "name":"Load", "debug":[[{"filename":"a.cl", "line":419}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"31", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":92, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":436}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"38", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":94, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"95"}]}, {"type":"inst", "id":95, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"38", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"38", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":96, "name":"Local Memory", "children":[{"type":"memsys", "id":97, "name":"_kFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":298}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"49152B requested\\n65536B implemented"}], "Requested size":"49152 bytes", "Implemented size":"65536 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"128 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":122, "name":"kernel_Out", "children":[{"type":"bb", "id":123, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"3"}]}, {"type":"bb", "id":124, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"127"}]}, {"type":"bb", "id":125, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":126, "name":"kernel_Out.B3", "children":[{"type":"inst", "id":128, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":498}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"23", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":129, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":501}]], "details":[{"type":"table", "Width":"5120 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"23", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":130, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":667}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"90", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":132, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":469}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"133"}]}, {"type":"inst", "id":133, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"90", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"90", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":127, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":134, "name":"kernel_iLoader", "children":[{"type":"bb", "id":135, "name":"kernel_iLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":136, "name":"kernel_iLoader.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"138"}]}, {"type":"bb", "id":137, "name":"kernel_iLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":138, "name":"kernel_iLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":139, "name":"kernel_iLoader.B4", "children":[{"type":"inst", "id":140, "name":"Load", "debug":[[{"filename":"a.cl", "line":84}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"41", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":141, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"169", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":142, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":76}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"143"}]}, {"type":"inst", "id":143, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"169", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"169", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":145, "name":"kernel_kLoader", "children":[{"type":"bb", "id":146, "name":"kernel_kLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":147, "name":"kernel_kLoader.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"149"}]}, {"type":"bb", "id":148, "name":"kernel_kLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":149, "name":"kernel_kLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":150, "name":"kernel_kLoader.B4", "children":[{"type":"inst", "id":151, "name":"Load", "debug":[[{"filename":"a.cl", "line":280}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"75", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":152, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":281}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"203", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":153, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":271}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"154"}]}, {"type":"inst", "id":154, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"203", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"203", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":155, "name":"kernel_unloader", "children":[{"type":"bb", "id":156, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":157, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"159"}]}, {"type":"bb", "id":158, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":159, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":160, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":161, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":714}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":162, "name":"Store", "debug":[[{"filename":"a.cl", "line":717}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":163, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":712}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"164"}]}, {"type":"inst", "id":164, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":144, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":131, "name":"_Out_channel", "debug":[[{"filename":"a.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":29, "name":"_iFeeder_channel", "debug":[[{"filename":"a.cl", "line":94}]], "details":[{"type":"table", "Width":"5120 bits", "Depth":"256"}]}, {"type":"channel", "id":7, "name":"_iLoader_channel", "debug":[[{"filename":"a.cl", "line":94}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":93, "name":"_kFeeder_channel", "debug":[[{"filename":"a.cl", "line":290}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":75, "name":"_kLoader_channel", "debug":[[{"filename":"a.cl", "line":290}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":7, "to":6}, {"from":28, "to":29}, {"from":33, "to":9}, {"from":33, "to":11}, {"from":33, "to":13}, {"from":33, "to":15}, {"from":33, "to":17}, {"from":33, "to":19}, {"from":33, "to":21}, {"from":33, "to":23}, {"from":33, "to":25}, {"from":33, "to":27}, {"from":8, "to":33}, {"from":10, "to":33}, {"from":12, "to":33}, {"from":14, "to":33}, {"from":16, "to":33}, {"from":18, "to":33}, {"from":20, "to":33}, {"from":22, "to":33}, {"from":24, "to":33}, {"from":26, "to":33}, {"from":31, "to":4}, {"from":31, "to":30}, {"from":3, "to":30}, {"from":6, "to":31}, {"from":8, "to":31}, {"from":9, "to":31}, {"from":10, "to":31}, {"from":11, "to":31}, {"from":12, "to":31}, {"from":13, "to":31}, {"from":14, "to":31}, {"from":15, "to":31}, {"from":16, "to":31}, {"from":17, "to":31}, {"from":18, "to":31}, {"from":19, "to":31}, {"from":20, "to":31}, {"from":21, "to":31}, {"from":22, "to":31}, {"from":23, "to":31}, {"from":24, "to":31}, {"from":25, "to":31}, {"from":26, "to":31}, {"from":27, "to":31}, {"from":28, "to":31}, {"from":30, "to":6}, {"from":6, "to":8}, {"from":6, "to":9}, {"from":6, "to":10}, {"from":6, "to":11}, {"from":6, "to":12}, {"from":6, "to":13}, {"from":6, "to":14}, {"from":6, "to":15}, {"from":6, "to":16}, {"from":6, "to":17}, {"from":6, "to":18}, {"from":6, "to":19}, {"from":6, "to":20}, {"from":6, "to":21}, {"from":6, "to":22}, {"from":6, "to":23}, {"from":6, "to":24}, {"from":6, "to":25}, {"from":6, "to":26}, {"from":6, "to":27}, {"from":8, "to":28}, {"from":9, "to":28}, {"from":10, "to":28}, {"from":11, "to":28}, {"from":12, "to":28}, {"from":13, "to":28}, {"from":14, "to":28}, {"from":15, "to":28}, {"from":16, "to":28}, {"from":17, "to":28}, {"from":18, "to":28}, {"from":19, "to":28}, {"from":20, "to":28}, {"from":21, "to":28}, {"from":22, "to":28}, {"from":23, "to":28}, {"from":24, "to":28}, {"from":25, "to":28}, {"from":26, "to":28}, {"from":27, "to":28}, {"from":75, "to":74}, {"from":92, "to":93}, {"from":97, "to":77}, {"from":97, "to":79}, {"from":97, "to":81}, {"from":97, "to":83}, {"from":97, "to":85}, {"from":97, "to":87}, {"from":97, "to":89}, {"from":97, "to":91}, {"from":76, "to":97}, {"from":78, "to":97}, {"from":80, "to":97}, {"from":82, "to":97}, {"from":84, "to":97}, {"from":86, "to":97}, {"from":88, "to":97}, {"from":90, "to":97}, {"from":95, "to":72}, {"from":95, "to":94}, {"from":71, "to":94}, {"from":74, "to":95}, {"from":76, "to":95}, {"from":77, "to":95}, {"from":78, "to":95}, {"from":79, "to":95}, {"from":80, "to":95}, {"from":81, "to":95}, {"from":82, "to":95}, {"from":83, "to":95}, {"from":84, "to":95}, {"from":85, "to":95}, {"from":86, "to":95}, {"from":87, "to":95}, {"from":88, "to":95}, {"from":89, "to":95}, {"from":90, "to":95}, {"from":91, "to":95}, {"from":92, "to":95}, {"from":94, "to":74}, {"from":74, "to":76}, {"from":74, "to":77}, {"from":74, "to":78}, {"from":74, "to":79}, {"from":74, "to":80}, {"from":74, "to":81}, {"from":74, "to":82}, {"from":74, "to":83}, {"from":74, "to":84}, {"from":74, "to":85}, {"from":74, "to":86}, {"from":74, "to":87}, {"from":74, "to":88}, {"from":74, "to":89}, {"from":74, "to":90}, {"from":74, "to":91}, {"from":76, "to":92}, {"from":77, "to":92}, {"from":78, "to":92}, {"from":79, "to":92}, {"from":80, "to":92}, {"from":81, "to":92}, {"from":82, "to":92}, {"from":83, "to":92}, {"from":84, "to":92}, {"from":85, "to":92}, {"from":86, "to":92}, {"from":87, "to":92}, {"from":88, "to":92}, {"from":89, "to":92}, {"from":90, "to":92}, {"from":91, "to":92}, {"from":93, "to":128}, {"from":29, "to":129}, {"from":130, "to":131}, {"from":127, "to":124}, {"from":123, "to":124}, {"from":127, "to":125}, {"from":133, "to":132}, {"from":124, "to":132}, {"from":128, "to":133}, {"from":129, "to":133}, {"from":130, "to":133}, {"from":133, "to":127}, {"from":132, "to":128}, {"from":132, "to":129}, {"from":128, "to":130}, {"from":129, "to":130}, {"from":141, "to":7}, {"from":138, "to":136}, {"from":135, "to":136}, {"from":138, "to":137}, {"from":143, "to":138}, {"from":143, "to":142}, {"from":136, "to":142}, {"from":140, "to":143}, {"from":141, "to":143}, {"from":142, "to":140}, {"from":140, "to":141}, {"from":144, "to":140}, {"from":152, "to":75}, {"from":149, "to":147}, {"from":146, "to":147}, {"from":149, "to":148}, {"from":154, "to":149}, {"from":154, "to":153}, {"from":147, "to":153}, {"from":151, "to":154}, {"from":152, "to":154}, {"from":153, "to":151}, {"from":151, "to":152}, {"from":144, "to":151}, {"from":131, "to":161}, {"from":159, "to":157}, {"from":156, "to":157}, {"from":159, "to":158}, {"from":164, "to":159}, {"from":164, "to":163}, {"from":157, "to":163}, {"from":161, "to":164}, {"from":162, "to":164}, {"from":163, "to":161}, {"from":161, "to":162}, {"from":162, "to":144}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_iFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":94}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_iFeeder.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"a.cl", "line":116}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"131"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"247"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":135}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_kFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":290}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_kFeeder.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"327"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"436"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":331}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":446}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":467}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":469}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"498"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"501"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"667"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":472}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":475}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":480}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":506}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":509}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":573}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":594}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":648}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":653}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":671}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":674}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":677}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_iLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":67}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_iLoader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":74}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_iLoader.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":76}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"84"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"85"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: kernel_kLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":262}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_kLoader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":269}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_kLoader.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":271}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"280"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"281"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":703}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":710}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":712}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"714"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"717"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_iFeeder.B0":{"name":"kernel_iFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_iFeeder.B1":{"name":"kernel_iFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_iFeeder.B2":{"name":"kernel_iFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":46, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"116"}]}]}}, "kernel_kFeeder.B0":{"name":"kernel_kFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_kFeeder.B1":{"name":"kernel_kFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_kFeeder.B2":{"name":"kernel_kFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":38, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"312"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":3, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"467"}]}]}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":90, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"469"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_iLoader.B0":{"name":"kernel_iLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_iLoader.B1":{"name":"kernel_iLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"74"}]}]}}, "kernel_iLoader.B2":{"name":"kernel_iLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_iLoader.B3":{"name":"kernel_iLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_iLoader.B4":{"name":"kernel_iLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":169, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"76"}]}]}}, "kernel_kLoader.B0":{"name":"kernel_kLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_kLoader.B1":{"name":"kernel_kLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"269"}]}]}}, "kernel_kLoader.B2":{"name":"kernel_kLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_kLoader.B3":{"name":"kernel_kLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_kLoader.B4":{"name":"kernel_kLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":203, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"271"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"710"}]}]}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"712"}]}]}}}, "functions":{"kernel_iFeeder":{"debug":[{"filename":"a.cl", "line":94}], "loop_hierachy":{"kernel_iFeeder__no_loop":["kernel_iFeeder.B0", "kernel_iFeeder.B1"], "kernel_iFeeder.B2":["kernel_iFeeder.B2"]}}, "kernel_kFeeder":{"debug":[{"filename":"a.cl", "line":290}], "loop_hierachy":{"kernel_kFeeder__no_loop":["kernel_kFeeder.B0", "kernel_kFeeder.B1"], "kernel_kFeeder.B2":["kernel_kFeeder.B2"]}}, "kernel_Out":{"debug":[{"filename":"a.cl", "line":446}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B2"], "kernel_Out.B1":["kernel_Out.B1", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3"]}}, "kernel_iLoader":{"debug":[{"filename":"a.cl", "line":67}], "loop_hierachy":{"kernel_iLoader__no_loop":["kernel_iLoader.B0", "kernel_iLoader.B2"], "kernel_iLoader.B1":["kernel_iLoader.B1", "kernel_iLoader.B4", "kernel_iLoader.B3"], "kernel_iLoader.B4":["kernel_iLoader.B4"]}}, "kernel_kLoader":{"debug":[{"filename":"a.cl", "line":262}], "loop_hierachy":{"kernel_kLoader__no_loop":["kernel_kLoader.B0", "kernel_kLoader.B2"], "kernel_kLoader.B1":["kernel_kLoader.B1", "kernel_kLoader.B4", "kernel_kLoader.B3"], "kernel_kLoader.B4":["kernel_kLoader.B4"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":703}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B2"], "kernel_unloader.B1":["kernel_unloader.B1", "kernel_unloader.B4", "kernel_unloader.B3"], "kernel_unloader.B4":["kernel_unloader.B4"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":446}]]}, {"name":"kernel_iFeeder", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":94}]]}, {"name":"kernel_iLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"kernel_kFeeder", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":290}]]}, {"name":"kernel_kLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":262}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":703}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_Out", "data":[30828.9, 65013, 346, 1280, 481], "debug":[[{"filename":"a.cl", "line":446}]]}, {"name":"kernel_iFeeder", "data":[19920, 38743, 260, 4.5, 320], "debug":[[{"filename":"a.cl", "line":94}]]}, {"name":"kernel_iLoader", "data":[7859, 8454, 19, 0, 14], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"kernel_kFeeder", "data":[15052, 27168, 104, 0, 447], "debug":[[{"filename":"a.cl", "line":290}]]}, {"name":"kernel_kLoader", "data":[12180, 11151, 19, 0, 16], "debug":[[{"filename":"a.cl", "line":262}]]}, {"name":"kernel_unloader", "data":[2137, 5222, 0, 0, 49], "debug":[[{"filename":"a.cl", "line":703}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[87976, 155750, 748, 1284, 1327]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 31518, 264, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[231310, 372333, 1489, 1284, 1327], "data_percent":[27.0729, 21.7892, 54.8839, 84.6509]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -high-effort -board=pac_a10 -g a.cl -o a.aocx"],"name":"Command"},{"data":["Sat May  7 18:35:37 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u146718/t2sp-a10/t2s/tests/performance/conv/a.cl","line":102}]],"details":["/home/u146718/t2sp-a10/t2s/tests/performance/conv/a.cl:102:59: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[237.00 ,474.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[124220.8 ,363087 ,744 ,1289 ,1384  ]  },  {"name":"kernel_Out","data":[79879.4 ,263161 ,346 ,1280 ,576]  },  {"name":"kernel_iFeeder","data":[18806.3 ,47180 ,260 ,9 ,309]  },  {"name":"kernel_iLoader","data":[2798.0 ,4824 ,17 ,0 ,12]  },  {"name":"kernel_kFeeder","data":[16639.3 ,37275 ,104 ,0 ,436]  },  {"name":"kernel_kLoader","data":[3992.5 ,6443 ,17 ,0 ,14]  },  {"name":"kernel_unloader","data":[2105.3 ,4204 ,0 ,0 ,37]  }]}}';
var fileJSON=[{"path":"/home/u146718/t2sp-a10/t2s/tests/performance/conv/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146718/t2sp-a10/t2s/tests/performance/conv/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(16))) s[16];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf;};\012} bool16;\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012channel float16 _iLoader_channel __attribute__((depth(256))) ;\012typedef struct { float16 s[10]; } _iFeeder_channel_array_t;\012channel _iFeeder_channel_array_t _iFeeder_channel __attribute__((depth(256))) ;\012channel float16 _kLoader_channel __attribute__((depth(256))) ;\012typedef struct { float16 s[8]; } _kFeeder_channel_array_t;\012channel _kFeeder_channel_array_t _kFeeder_channel __attribute__((depth(256))) ;\012channel float8 _Out_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_iLoader\012#define __address_space__I_serializer_mem_channel __global\012__kernel void kernel_iLoader(\012 const int _I_extent_0,\012 __address_space__I_serializer_mem_channel const float *restrict _I_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _I_extent_0 >> 8;\012 for (int _iLoader_s0_n = 0; _iLoader_s0_n < 0 + _0; _iLoader_s0_n++)\012 {\012  for (int _iLoader_s0_co_x_y_ci_kx_ky_xx_yy_xxx_yyy = 0; _iLoader_s0_co_x_y_ci_kx_ky_xx_yy_xxx_yyy < 0 + 1105920; _iLoader_s0_co_x_y_ci_kx_ky_xx_yy_xxx_yyy++)\012  {\012   int _1 = _addr_temp;\012   int _2 = _1 / 1105920;\012   int _3 = _2 * 552960;\012   int _4 = _1 % 552960;\012   int _5 = _3 + _4;\012   int _6 = _5 * 16;\012   float16 _7 = vload16(0, (__address_space__I_serializer_mem_channel float*)_I_serializer_mem_channel + _6);\012   write_channel_intel(_iLoader_channel, _7);\012   (void)_7;\012   int _8 = _1 + 1;\012   _addr_temp = _8;\012  } // for _iLoader_s0_co_x_y_ci_kx_ky_xx_yy_xxx_yyy\012 } // for _iLoader_s0_n\012} // kernel kernel_iLoader\012#undef __address_space__I_serializer_mem_channel\012// Address spaces for kernel_iFeeder\012__kernel void kernel_iFeeder(\012 const int _I_extent_0)\012{\012 _iFeeder_channel_array_t _iFeeder_channel_array;\012 float16 _iFeeder_value_shreg;\012 uint _iFeeder_time_stamp_shreg;\012 float16 _iFeeder_in_v_temp;\012 uint _iFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(16), singlepump, numwriteports(1), numreadports(1))) _iFeeder_DB_0_ibuffer[2][3][2][2][16][16];\012 #pragma unroll\012 for (int _iFeeder_s0_cooo_init = 0; _iFeeder_s0_cooo_init < 0 + 8; _iFeeder_s0_cooo_init++)\012 {\012  bool _9 = _iFeeder_s0_cooo_init == 0;\012  if (_9)\012  {\012   uint _10 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012   _iFeeder_cycle_temp = _10;\012  } // if _9\012 } // for _iFeeder_s0_cooo_init\012 int _11 = _I_extent_0 >> 8;\012 int _12 = _11 * 1769472;\012 int _13 = _12 + 3072;\012 for (int _iFeeder_s0_outermost_loop = 0; _iFeeder_s0_outermost_loop < 0 + _13; _iFeeder_s0_outermost_loop++)\012 {\012  uint _14 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012  uint _15 = _iFeeder_cycle_temp;\012  uint _16 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012  uint _17 = _15 % _16;\012  bool _18 = _14 <= _17;\012  uint _19 = _15 / _16;\012  int _20 = (int)(_19);\012  int _21 = _I_extent_0 >> 8;\012  int _22 = _21 * 576;\012  bool _23 = _20 < _22;\012  bool _24 = _18 && _23;\012  if (_24)\012  {\012   float16 __25 = read_channel_intel(_iLoader_channel);\012   _iFeeder_in_v_temp = __25;\012  } // if _24\012  #pragma unroll\012  for (int _iFeeder_s0_buf = 0; _iFeeder_s0_buf < 0 + 10; _iFeeder_s0_buf++)\012  {\012   bool _26 = _iFeeder_s0_buf == 0;\012   if (_26)\012   {\012    float16 _27 = _iFeeder_in_v_temp;\012    _iFeeder_value_shreg = _27;\012    (void)_27;\012    uint _28 = _iFeeder_cycle_temp;\012    _iFeeder_time_stamp_shreg = _28;\012    (void)_28;\012   } // if _26\012   else\012   {\012    float16 _30 = _iFeeder_value_shreg;\012    _iFeeder_value_shreg = _30;\012    (void)_30;\012    uint _32 = _iFeeder_time_stamp_shreg;\012    _iFeeder_time_stamp_shreg = _32;\012    (void)_32;\012   } // if _26 else\012   float16 _34 = _iFeeder_value_shreg;\012   float16 _35 = __fpga_reg(__fpga_reg(_34));\012   _iFeeder_value_shreg = _35;\012   (void)_35;\012   uint _37 = _iFeeder_time_stamp_shreg;\012   uint _38 = __fpga_reg(__fpga_reg(_37));\012   _iFeeder_time_stamp_shreg = _38;\012   (void)_38;\012   uint _39 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012   uint _41 = _iFeeder_time_stamp_shreg;\012   uint _42 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012   uint _43 = _41 % _42;\012   bool _44 = _39 <= _43;\012   if (_44)\012   {\012    uint _46 = _iFeeder_time_stamp_shreg;\012    uint _47 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012    uint _48 = _46 % _47;\012    uint _49 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012    uint _50 = _48 - _49;\012    uint _51 = (uint)(ADD_UINT64_T_SUFFIX(10));\012    uint _52 = _50 % _51;\012    int _53 = (int)(_52);\012    bool _54 = _iFeeder_s0_buf == _53;\012    if (_54)\012    {\012     float16 _56 = _iFeeder_value_shreg;\012     uint _58 = _iFeeder_time_stamp_shreg;\012     uint _59 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012     uint _60 = _58 / _59;\012     uint _61 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _62 = _60 & _61;\012     bool _63 = (bool)(_62);\012     uint _65 = _58 % _59;\012     uint _66 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012     uint _67 = _65 - _66;\012     int _68 = (int)(_67);\012     int _69 = _68 / 640;\012     int _71 = _68 / 320;\012     int _72 = _71 & 1;\012     int _74 = _68 / 160;\012     int _75 = _74 & 1;\012     int _77 = _68 / 10;\012     int _78 = _77 & 15;\012     _iFeeder_DB_0_ibuffer[_63][_69][_72][_75][_78][_iFeeder_s0_buf] = _56;\012    } // if _54\012   } // if _44\012   uint _80 = _iFeeder_time_stamp_shreg;\012   uint _81 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012   uint _82 = _80 / _81;\012   int _83 = (int)(_82);\012   int _84 = _I_extent_0 >> 8;\012   int _85 = _84 * 576;\012   bool _86 = _83 <= _85;\012   uint _87 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _89 = _87 < _82;\012   bool _90 = _86 && _89;\012   if (_90)\012   {\012    uint _92 = _iFeeder_time_stamp_shreg;\012    uint _93 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012    uint _94 = _92 / _93;\012    uint _95 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _96 = _94 & _95;\012    bool _97 = (bool)(_96);\012    bool _98 = !(_97);\012    uint _100 = _92 % _93;\012    int _101 = (int)(_100);\012    int _102 = _101 >> 10;\012    int _104 = _101 >> 9;\012    int _105 = _104 & 1;\012    int _107 = _101 >> 8;\012    int _108 = _107 & 1;\012    int _110 = _101 & 15;\012    float16 _111 = _iFeeder_DB_0_ibuffer[_98][_102][_105][_108][_110][_iFeeder_s0_buf];\012    _iFeeder_channel_array.s[_iFeeder_s0_buf] = _111;\012    (void)_iFeeder_s0_buf;\012   } // if _90\012  } // for _iFeeder_s0_buf\012  uint _113 = _iFeeder_time_stamp_shreg;\012  uint _114 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012  uint _115 = _113 / _114;\012  int _116 = (int)(_115);\012  int _117 = _I_extent_0 >> 8;\012  int _118 = _117 * 576;\012  bool _119 = _116 <= _118;\012  uint _120 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _122 = _120 < _115;\012  bool _123 = _119 && _122;\012  if (_123)\012  {\012   write_channel_intel(_iFeeder_channel, _iFeeder_channel_array);\012   (void)_iFeeder_channel_array;\012  } // if _123\012  uint _124 = _iFeeder_cycle_temp;\012  uint _125 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _126 = _124 + _125;\012  _iFeeder_cycle_temp = _126;\012 } // for _iFeeder_s0_outermost_loop\012} // kernel kernel_iFeeder\012// Address spaces for kernel_kLoader\012#if 2359296 <= MAX_CONSTANT_BUFFER_SIZE && 0 < MAX_CONSTANT_ARGS\012#define __address_space__K_serializer_mem_channel __constant\012#else\012#define __address_space__K_serializer_mem_channel __global\012#endif\012__kernel void kernel_kLoader(\012 const int _I_extent_0,\012 __address_space__K_serializer_mem_channel const float *restrict _K_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _127 = _I_extent_0 >> 8;\012 for (int _kLoader_s0_n = 0; _kLoader_s0_n < 0 + _127; _kLoader_s0_n++)\012 {\012  for (int _kLoader_s0_co_x_y_ci_kx_ky_coo_cooo = 0; _kLoader_s0_co_x_y_ci_kx_ky_coo_cooo < 0 + 221184; _kLoader_s0_co_x_y_ci_kx_ky_coo_cooo++)\012  {\012   int _128 = _addr_temp;\012   int _129 = _128 / 110592;\012   int _130 = _129 * 18432;\012   int _131 = _128 % 18432;\012   int _132 = _130 + _131;\012   int _133 = _132 % 36864;\012   int _134 = _133 * 16;\012   float16 _135 = vload16(0, (__address_space__K_serializer_mem_channel float*)_K_serializer_mem_channel + _134);\012   write_channel_intel(_kLoader_channel, _135);\012   (void)_135;\012   int _136 = _128 + 1;\012   _addr_temp = _136;\012  } // for _kLoader_s0_co_x_y_ci_kx_ky_coo_cooo\012 } // for _kLoader_s0_n\012} // kernel kernel_kLoader\012#undef __address_space__K_serializer_mem_channel\012// Address spaces for kernel_kFeeder\012__kernel void kernel_kFeeder(\012 const int _I_extent_0)\012{\012 _kFeeder_channel_array_t _kFeeder_channel_array;\012 float16 _kFeeder_value_shreg;\012 uint _kFeeder_time_stamp_shreg;\012 float16 _kFeeder_in_v_temp;\012 uint _kFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _kFeeder_DB_0_ibuffer[2][3][16][8];\012 #pragma unroll\012 for (int _kFeeder_s0_yyy_init = 0; _kFeeder_s0_yyy_init < 0 + 10; _kFeeder_s0_yyy_init++)\012 {\012  bool _137 = _kFeeder_s0_yyy_init == 0;\012  if (_137)\012  {\012   uint _138 = (uint)(ADD_UINT64_T_SUFFIX(2688));\012   _kFeeder_cycle_temp = _138;\012  } // if _137\012 } // for _kFeeder_s0_yyy_init\012 int _139 = _I_extent_0 >> 8;\012 int _140 = _139 * 1769472;\012 int _141 = _140 + 3072;\012 for (int _kFeeder_s0_outermost_loop = 0; _kFeeder_s0_outermost_loop < 0 + _141; _kFeeder_s0_outermost_loop++)\012 {\012  uint _142 = (uint)(ADD_UINT64_T_SUFFIX(2688));\012  uint _143 = _kFeeder_cycle_temp;\012  uint _144 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012  uint _145 = _143 % _144;\012  bool _146 = _142 <= _145;\012  uint _147 = _143 / _144;\012  int _148 = (int)(_147);\012  int _149 = _I_extent_0 >> 8;\012  int _150 = _149 * 576;\012  bool _151 = _148 < _150;\012  bool _152 = _146 && _151;\012  if (_152)\012  {\012   float16 __153 = read_channel_intel(_kLoader_channel);\012   _kFeeder_in_v_temp = __153;\012  } // if _152\012  #pragma unroll\012  for (int _kFeeder_s0_buf = 0; _kFeeder_s0_buf < 0 + 8; _kFeeder_s0_buf++)\012  {\012   bool _154 = _kFeeder_s0_buf == 0;\012   if (_154)\012   {\012    float16 _155 = _kFeeder_in_v_temp;\012    _kFeeder_value_shreg = _155;\012    (void)_155;\012    uint _156 = _kFeeder_cycle_temp;\012    _kFeeder_time_stamp_shreg = _156;\012    (void)_156;\012   } // if _154\012   else\012   {\012    float16 _158 = _kFeeder_value_shreg;\012    _kFeeder_value_shreg = _158;\012    (void)_158;\012    uint _160 = _kFeeder_time_stamp_shreg;\012    _kFeeder_time_stamp_shreg = _160;\012    (void)_160;\012   } // if _154 else\012   float16 _162 = _kFeeder_value_shreg;\012   float16 _163 = __fpga_reg(__fpga_reg(_162));\012   _kFeeder_value_shreg = _163;\012   (void)_163;\012   uint _165 = _kFeeder_time_stamp_shreg;\012   uint _166 = __fpga_reg(__fpga_reg(_165));\012   _kFeeder_time_stamp_shreg = _166;\012   (void)_166;\012   uint _167 = (uint)(ADD_UINT64_T_SUFFIX(2688));\012   uint _169 = _kFeeder_time_stamp_shreg;\012   uint _170 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012   uint _171 = _169 % _170;\012   bool _172 = _167 <= _171;\012   if (_172)\012   {\012    uint _174 = _kFeeder_time_stamp_shreg;\012    uint _175 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012    uint _176 = _174 % _175;\012    uint _177 = (uint)(ADD_UINT64_T_SUFFIX(2688));\012    uint _178 = _176 - _177;\012    uint _179 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _180 = _178 & _179;\012    int _181 = (int)(_180);\012    bool _182 = _kFeeder_s0_buf == _181;\012    if (_182)\012    {\012     float16 _184 = _kFeeder_value_shreg;\012     uint _186 = _kFeeder_time_stamp_shreg;\012     uint _187 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012     uint _188 = _186 / _187;\012     uint _189 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _190 = _188 & _189;\012     bool _191 = (bool)(_190);\012     uint _193 = _186 % _187;\012     uint _194 = (uint)(ADD_UINT64_T_SUFFIX(2688));\012     uint _195 = _193 - _194;\012     int _196 = (int)(_195);\012     int _197 = _196 >> 7;\012     int _199 = _196 >> 3;\012     int _200 = _199 & 15;\012     _kFeeder_DB_0_ibuffer[_191][_197][_200][_kFeeder_s0_buf] = _184;\012    } // if _182\012   } // if _172\012   uint _202 = _kFeeder_time_stamp_shreg;\012   uint _203 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012   uint _204 = _202 / _203;\012   int _205 = (int)(_204);\012   int _206 = _I_extent_0 >> 8;\012   int _207 = _206 * 576;\012   bool _208 = _205 <= _207;\012   uint _209 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _211 = _209 < _204;\012   bool _212 = _208 && _211;\012   if (_212)\012   {\012    uint _214 = _kFeeder_time_stamp_shreg;\012    uint _215 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012    uint _216 = _214 / _215;\012    uint _217 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _218 = _216 & _217;\012    bool _219 = (bool)(_218);\012    bool _220 = !(_219);\012    uint _222 = _214 % _215;\012    int _223 = (int)(_222);\012    int _224 = _223 >> 10;\012    int _226 = _223 >> 4;\012    int _227 = _226 & 15;\012    float16 _228 = _kFeeder_DB_0_ibuffer[_220][_224][_227][_kFeeder_s0_buf];\012    _kFeeder_channel_array.s[_kFeeder_s0_buf] = _228;\012    (void)_kFeeder_s0_buf;\012   } // if _212\012  } // for _kFeeder_s0_buf\012  uint _230 = _kFeeder_time_stamp_shreg;\012  uint _231 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012  uint _232 = _230 / _231;\012  int _233 = (int)(_232);\012  int _234 = _I_extent_0 >> 8;\012  int _235 = _234 * 576;\012  bool _236 = _233 <= _235;\012  uint _237 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _239 = _237 < _232;\012  bool _240 = _236 && _239;\012  if (_240)\012  {\012   write_channel_intel(_kFeeder_channel, _kFeeder_channel_array);\012   (void)_kFeeder_channel_array;\012  } // if _240\012  uint _241 = _kFeeder_cycle_temp;\012  uint _242 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _243 = _241 + _242;\012  _kFeeder_cycle_temp = _243;\012 } // for _kFeeder_s0_outermost_loop\012} // kernel kernel_kFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _I_extent_0)\012{\012 _kFeeder_channel_array_t _kFeeder_channel_array;\012 _iFeeder_channel_array_t _iFeeder_channel_array;\012 // produce C\012 float _C_shreg[1024][8][10];\012 float _C_pipe_shreg[8][9217];\012 // produce B\012 float16 _B_shreg[8];\012 float _C_temp[8][10];\012 // produce A\012 float16 _A_shreg[10];\012 float _C_shreg_temp;\012 int _C_pipe_iter_temp;\012 int _C_pipe_base_temp;\012 _C_pipe_iter_temp = 10240;\012 _C_pipe_base_temp = 0;\012 int _244 = _I_extent_0 >> 8;\012 int _245 = _244 * 192;\012 int _246 = _245 + 1;\012 for (int _A_s0_n_co_x_y_ci = 0; _A_s0_n_co_x_y_ci < 0 + _246; _A_s0_n_co_x_y_ci++)\012 {\012  for (int _A_s0_kx_ky_xx_yy_coo_xxx = 0; _A_s0_kx_ky_xx_yy_coo_xxx < 0 + 9216; _A_s0_kx_ky_xx_yy_coo_xxx++)\012  {\012   #pragma unroll\012   for (int _dummy__1_s0_yyy = 0; _dummy__1_s0_yyy < 0 + 10; _dummy__1_s0_yyy++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_cooo = 0; _dummy_s0_cooo < 0 + 8; _dummy_s0_cooo++)\012    {\012     float _248 = _C_shreg[1023][_dummy_s0_cooo][_dummy__1_s0_yyy];\012     _C_temp[_dummy_s0_cooo][_dummy__1_s0_yyy] = _248;\012     #pragma unroll\012     for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 1023; _dummy__2_s0_l1++)\012     {\012      int _249 = 1023 - _dummy__2_s0_l1;\012      int _250 = 1022 - _dummy__2_s0_l1;\012      float _252 = _C_shreg[_250][_dummy_s0_cooo][_dummy__1_s0_yyy];\012      _C_shreg[_249][_dummy_s0_cooo][_dummy__1_s0_yyy] = _252;\012      (void)_252;\012     } // for _dummy__2_s0_l1\012     float _253 = _C_temp[_dummy_s0_cooo][_dummy__1_s0_yyy];\012     _C_shreg[0][_dummy_s0_cooo][_dummy__1_s0_yyy] = _253;\012     (void)_253;\012    } // for _dummy_s0_cooo\012   } // for _dummy__1_s0_yyy\012   int _254 = _I_extent_0 >> 8;\012   int _255 = _254 * 192;\012   bool _256 = _A_s0_n_co_x_y_ci < _255;\012   if (_256)\012   {\012    _kFeeder_channel_array_t __257 = read_channel_intel(_kFeeder_channel);\012    _kFeeder_channel_array = __257;\012    (void)__257;\012    _iFeeder_channel_array_t __258 = read_channel_intel(_iFeeder_channel);\012    _iFeeder_channel_array = __258;\012    (void)__258;\012   } // if _256\012   #pragma unroll\012   for (int _A_s0_yyy = 0; _A_s0_yyy < 0 + 10; _A_s0_yyy++)\012   {\012    #pragma unroll\012    for (int _A_s0_cooo = 0; _A_s0_cooo < 0 + 8; _A_s0_cooo++)\012    {\012     float16 _259;\012     bool _260 = _A_s0_cooo == 0;\012     if (_260)\012     {\012      float16 __261 = _iFeeder_channel_array.s[_A_s0_yyy];\012      _259 = __261;\012     } // if _260\012     else\012     {\012      float16 _263 = _A_shreg[_A_s0_yyy];\012      _259 = _263;\012     } // if _260 else\012     float16 _264 = _259;\012     _A_shreg[_A_s0_yyy] = _264;\012     (void)_264;\012     float16 _266 = _A_shreg[_A_s0_yyy];\012     float16 _267 = __fpga_reg(__fpga_reg(_266));\012     _A_shreg[_A_s0_yyy] = _267;\012     (void)_267;\012     float16 _268;\012     bool _269 = _A_s0_yyy == 0;\012     if (_269)\012     {\012      float16 __270 = _kFeeder_channel_array.s[_A_s0_cooo];\012      _268 = __270;\012     } // if _269\012     else\012     {\012      float16 _272 = _B_shreg[_A_s0_cooo];\012      _268 = _272;\012     } // if _269 else\012     float16 _273 = _268;\012     _B_shreg[_A_s0_cooo] = _273;\012     (void)_273;\012     float16 _275 = _B_shreg[_A_s0_cooo];\012     float16 _276 = __fpga_reg(__fpga_reg(_275));\012     _B_shreg[_A_s0_cooo] = _276;\012     (void)_276;\012     float _277;\012     int _278 = _A_s0_n_co_x_y_ci & 15;\012     bool _279 = _278 == 0;\012     int _280 = _A_s0_kx_ky_xx_yy_coo_xxx / 3072;\012     bool _281 = _280 == 0;\012     bool _282 = _279 && _281;\012     int _283 = _A_s0_kx_ky_xx_yy_coo_xxx % 3072;\012     int _284 = _283 >> 10;\012     bool _285 = _284 == 0;\012     bool _286 = _282 && _285;\012     if (_286)\012     {\012      float _287 = float_from_bits(0 /* 0 */);\012      _277 = _287;\012     } // if _286\012     else\012     {\012      float _289 = _C_shreg[0][_A_s0_cooo][_A_s0_yyy];\012      float _290 = __fpga_reg(_289);\012      _277 = _290;\012     } // if _286 else\012     float _291 = _277;\012     _C_shreg_temp = _291;\012     #pragma unroll\012     for (int _A_s0_cii = 0; _A_s0_cii < 0 + 16; _A_s0_cii++)\012     {\012      float _292 = _C_shreg_temp;\012      float _294 = _A_shreg[_A_s0_yyy][_A_s0_cii];\012      float _296 = _B_shreg[_A_s0_cooo][_A_s0_cii];\012      float _297 = _294 * _296;\012      float _298 = _292 + _297;\012      _C_shreg_temp = _298;\012      int _299 = _A_s0_cii & 3;\012      bool _300 = _299 == 3;\012      if (_300)\012      {\012       float _301 = _C_shreg_temp;\012       float _302 = __fpga_reg(_301);\012       _C_shreg_temp = _302;\012      } // if _300\012     } // for _A_s0_cii\012     float _303 = _C_shreg_temp;\012     _C_shreg[0][_A_s0_cooo][_A_s0_yyy] = _303;\012     (void)_303;\012     #pragma unroll\012     for (int _A_s0_cii = 0; _A_s0_cii < 0 + 16; _A_s0_cii++)\012     {\012      bool _304 = _A_s0_cii == 15;\012      int _305 = _A_s0_kx_ky_xx_yy_coo_xxx % 3072;\012      int _306 = _305 >> 10;\012      bool _307 = _306 == 2;\012      bool _308 = _304 && _307;\012      int _309 = _A_s0_kx_ky_xx_yy_coo_xxx / 3072;\012      bool _310 = _309 == 2;\012      bool _311 = _308 && _310;\012      int _312 = _A_s0_n_co_x_y_ci & 15;\012      bool _313 = _312 == 15;\012      bool _314 = _311 && _313;\012      if (_314)\012      {\012       int _315 = _A_s0_yyy * 1024;\012       float _317 = _C_shreg[0][_A_s0_cooo][_A_s0_yyy];\012       _C_pipe_shreg[_A_s0_cooo][_315] = _317;\012       (void)_317;\012      } // if _314\012     } // for _A_s0_cii\012    } // for _A_s0_cooo\012   } // for _A_s0_yyy\012   int _318 = _A_s0_n_co_x_y_ci & 15;\012   bool _319 = _318 == 15;\012   int _320 = _A_s0_kx_ky_xx_yy_coo_xxx / 3072;\012   bool _321 = _320 == 2;\012   bool _322 = _319 && _321;\012   int _323 = _A_s0_kx_ky_xx_yy_coo_xxx % 3072;\012   int _324 = _323 >> 10;\012   bool _325 = _324 == 2;\012   bool _326 = _322 && _325;\012   int _327 = _A_s0_kx_ky_xx_yy_coo_xxx & 15;\012   bool _328 = _327 == 0;\012   int _329 = _A_s0_kx_ky_xx_yy_coo_xxx & 255;\012   int _330 = _329 >> 4;\012   bool _331 = _330 == 0;\012   bool _332 = _328 && _331;\012   int _333 = _A_s0_kx_ky_xx_yy_coo_xxx & 511;\012   int _334 = _333 >> 8;\012   bool _335 = _334 == 0;\012   bool _336 = _332 && _335;\012   int _337 = _A_s0_kx_ky_xx_yy_coo_xxx & 1023;\012   int _338 = _337 >> 9;\012   bool _339 = _338 == 0;\012   bool _340 = _336 && _339;\012   bool _341 = _326 && _340;\012   if (_341)\012   {\012    int _342 = _C_pipe_iter_temp;\012    _C_pipe_base_temp = _342;\012   } // if _341\012   float8 _Out_channel_temp;\012   #pragma unroll\012   for (int _C_pipe_b__126 = 0; _C_pipe_b__126 < 0 + 8; _C_pipe_b__126++)\012   {\012    float _344 = _C_pipe_shreg[_C_pipe_b__126][0];\012    _Out_channel_temp[_C_pipe_b__126] = _344;\012    #pragma unroll\012    for (int _C_pipe_b__126_dummy = 0; _C_pipe_b__126_dummy < 0 + 8; _C_pipe_b__126_dummy++)\012    {\012     float _345 = _Out_channel_temp[_C_pipe_b__126_dummy];\012     float _346 = __fpga_reg(__fpga_reg(_345));\012     _Out_channel_temp[_C_pipe_b__126_dummy] = _346;\012    } // for _C_pipe_b__126_dummy\012   } // for _C_pipe_b__126\012   int _347 = _C_pipe_iter_temp;\012   int _348 = _C_pipe_base_temp;\012   int _349 = _348 + 10240;\012   bool _350 = _347 < _349;\012   if (_350)\012   {\012    float8 _351 = _Out_channel_temp;\012    write_channel_intel(_Out_channel, _351);\012    (void)_351;\012   } // if _350\012   #pragma unroll\012   for (int _C_pipe_b__127 = 0; _C_pipe_b__127 < 0 + 8; _C_pipe_b__127++)\012   {\012    #pragma unroll\012    for (int _C_pipe_p__63 = 0; _C_pipe_p__63 < 0 + 9; _C_pipe_p__63++)\012    {\012     #pragma unroll\012     for (int _C_pipe_l__63 = 0; _C_pipe_l__63 < 0 + 1023; _C_pipe_l__63++)\012     {\012      int _352 = _C_pipe_p__63 * 1024;\012      int _353 = _352 + _C_pipe_l__63;\012      int _354 = _353 + 1;\012      float _356 = _C_pipe_shreg[_C_pipe_b__127][_354];\012      _C_pipe_shreg[_C_pipe_b__127][_353] = _356;\012      (void)_356;\012     } // for _C_pipe_l__63\012     int _357 = _C_pipe_p__63 * 1024;\012     int _358 = _357 + 1023;\012     int _359 = _357 + 1024;\012     float _361 = _C_pipe_shreg[_C_pipe_b__127][_359];\012     float _362 = __fpga_reg(__fpga_reg(_361));\012     _C_pipe_shreg[_C_pipe_b__127][_358] = _362;\012     (void)_362;\012    } // for _C_pipe_p__63\012   } // for _C_pipe_b__127\012   int _363 = _C_pipe_iter_temp;\012   int _364 = _363 + 1;\012   _C_pipe_iter_temp = _364;\012  } // for _A_s0_kx_ky_xx_yy_coo_xxx\012 } // for _A_s0_n_co_x_y_ci\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _I_extent_0,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _365 = _I_extent_0 >> 8;\012 for (int _unloader_s0_n = 0; _unloader_s0_n < 0 + _365; _unloader_s0_n++)\012 {\012  for (int _unloader_s0_co_x_y_yyy_xx_yy_coo_xxx = 0; _unloader_s0_co_x_y_yyy_xx_yy_coo_xxx < 0 + 122880; _unloader_s0_co_x_y_yyy_xx_yy_coo_xxx++)\012  {\012   float8 __366 = read_channel_intel(_Out_channel);\012   int _367 = _addr_temp;\012   int _368 = _367 * 8;\012   vstore8(__366, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _368);\012   int _369 = _addr_temp;\012   int _370 = _369 + 1;\012   _addr_temp = _370;\012  } // for _unloader_s0_co_x_y_yyy_xx_yy_coo_xxx\012 } // for _unloader_s0_n\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
