# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vsim-3838) ./test_0_wrapper.sv(983): Variable '/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_full_count' written by continuous and procedural assignments. See ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(477). 
# 
#         Region: /testbench/i0_test_0_wrapper
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim0.do PAUSED at line 28
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlft2jhrva".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft2jhrva
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1314): Index 3200 into array dimension [0:3199] is out of bounds.
#    Time: 45370 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlftrfnygz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrfnygz
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
run -all
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1319): Index 3200 into array dimension [0:3199] is out of bounds.
#    Time: 45370 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
run -all
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.testbench
# Loading work.clock_gen
# Loading work.test_0_wrapper
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.prefetch_buffer_fifo
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# Loading work.fifo_generator_vlog_beh
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlftgt89y2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftgt89y2
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
run -all
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 3200 into array dimension [0:3199] is out of bounds.
#    Time: 28290 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Passed Convolution Test
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1387
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlft0faawv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft0faawv
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 5000 into array dimension [0:4999] is out of bounds.
#    Time: 41670 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Failed at:           0           1           0 Expected value :       12637 : Actual Value : 11950
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1380
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlfted7imb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfted7imb
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 4608 into array dimension [0:4607] is out of bounds.
#    Time: 38760 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Passed Convolution Test
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1388
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlftj78c3y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftj78c3y
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 3528 into array dimension [0:3527] is out of bounds.
#    Time: 30750 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Failed at:           0           1           0 Expected value :       12742 : Actual Value : 12440
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1381
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlft64ke15".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft64ke15
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 2592 into array dimension [0:2591] is out of bounds.
#    Time: 23790 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Passed Convolution Test
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1388
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlftie32cq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftie32cq
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 2888 into array dimension [0:2887] is out of bounds.
#    Time: 25980 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Failed at:           0           1           0 Expected value :       11940 : Actual Value : 11900
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1381
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlft68m94t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft68m94t
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 2888 into array dimension [0:2887] is out of bounds.
#    Time: 22660 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Failed at:           1           0           0 Expected value :       11443 : Actual Value : 11554
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1381
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlfttzrk4j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfttzrk4j
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 2888 into array dimension [0:2887] is out of bounds.
#    Time: 22660 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Failed at:           0           2           0           3
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1363
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlftg6dn77".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftg6dn77
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 2888 into array dimension [0:2887] is out of bounds.
#    Time: 22660 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Failed at:           1           0           0 Expected value :       11443 : Actual Value : 11554
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1381
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlfte7zbw2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfte7zbw2
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 2888 into array dimension [0:2887] is out of bounds.
#    Time: 12700 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Failed at:           0           1           0 Expected value :       11940 : Actual Value : 11900
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1381
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/CE_CYCLE_COUNTER_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_A_INPUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_B_INPUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_CE_CYCLE_CNT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_C_INPUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_DATAIN_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_INPUT_MUX_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_KERNAL_SIZE_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_LOG2_BRAM_DEPTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_MODE_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_NUM_CE
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_PACKET_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_PFB_DOUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_PIXEL_DATAIN_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_PIXEL_DOUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_P_INPUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_P_OUTPUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_RELU_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_WEIGHTIN_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_WEIGHT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_WHT_DOUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_WHT_TBL_ADDR_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_AWE_CE_ACTIVE
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_IDLE
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_SEND_COMPLETE
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_WAIT_JOB_DONE
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_WAIT_PFB_LOAD
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_carryout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_cascade_carryout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_cascade_dataout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_cascade_dataout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_dataout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_dataout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_in_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_in_ready
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_in_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_out_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_out_ready
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_out_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce0_pixel_datain
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce0_pixel_dataout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce0_pixel_dataout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce1_pixel_datain
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce1_pixel_dataout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce1_pixel_dataout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce_cycle_counter
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce_execute
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce_wht_table_dout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce_wht_table_dout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/clk_core
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/clk_if
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_accept
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_data_arr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_mode
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/convolution_stride_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cycle_counter
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/gray_code
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/gray_code_d
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/idx
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/input_col
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/input_row
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_accept
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_accept_r
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_accept_w
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_complete
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_complete_ack
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_ack
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_complete
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_in_progress
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_request
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_parameters
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_start
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_config_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_full_count_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_group_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_size_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/last_kernel
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/move_one_row_down
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/next_kernel
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_input_cols_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_input_rows_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_kernel_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_output_cols_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_output_rows_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/output_col
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/output_depth
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/output_row
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/output_stride
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/padding_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_count
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_dataout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_empty
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_full_count_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_rden
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_wren
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pipeline_flushed
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_dout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_rdAddr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_rden
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_wrAddr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_data_full_count_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_data_arr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_ready
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/quad_wht_ctrl_state
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/relu_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/relu_out
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/result_accept
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/result_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/result_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/row_matric_wrAddr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/rst
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/state
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/state_s
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_data_arr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_ready
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_config_wren
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_seq_addr0
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_seq_addr1
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_sequence_selector
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.testbench
# Loading work.clock_gen
# Loading work.test_0_wrapper
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.prefetch_buffer_fifo
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# Loading work.fifo_generator_vlog_beh
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 2888 into array dimension [0:2887] is out of bounds.
#    Time: 12700 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Failed at:           0           1           0 Expected value :       11940 : Actual Value : 11900
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1381
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/wave.do
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlft7g977x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft7g977x
# 
quit -sim
cd ../../SORT
cd cnn_accel/cnn_layer_accel/simulation/testbench0/
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: IkennaOkafor  Hostname: DESKTOP-00TCEBD  ProcessID: 18248
# 
#           Attempting to use alternate WLF file "./wlft9j2hmy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft9j2hmy
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# Passed
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 549
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/SORT/cnn_accel/cnn_layer_accel/simulation/testbench0
quit -sim
cd ../../../../../simulation/testbench0
do startsim0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module test_0_wrapper
# 
# Top level modules:
# 	test_0_wrapper
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.testbench
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.test_0_wrapper
# Loading work.test_0_wrapper
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: eng107  Hostname: CSE-P351MDL20  ProcessID: 11936
# 
#           Attempting to use alternate WLF file "./wlftgewsm0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftgewsm0
# 
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 3200 into array dimension [0:3199] is out of bounds.
#    Time: 13490 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Passed Convolution Test
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1388
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/CE_CYCLE_COUNTER_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_A_INPUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_B_INPUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_CE_CYCLE_CNT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_C_INPUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_DATAIN_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_INPUT_MUX_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_KERNAL_SIZE_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_LOG2_BRAM_DEPTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_MODE_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_NUM_CE
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_PACKET_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_PFB_DOUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_PIXEL_DATAIN_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_PIXEL_DOUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_P_INPUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_P_OUTPUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_RELU_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_WEIGHTIN_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_WEIGHT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_WHT_DOUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/C_WHT_TBL_ADDR_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_AWE_CE_ACTIVE
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_IDLE
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_SEND_COMPLETE
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_WAIT_JOB_DONE
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ST_WAIT_PFB_LOAD
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_carryout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_cascade_carryout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_cascade_dataout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_cascade_dataout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_dataout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/awe_dataout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_in_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_in_ready
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_in_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_out_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_out_ready
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cascade_out_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce0_pixel_datain
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce0_pixel_dataout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce0_pixel_dataout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce1_pixel_datain
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce1_pixel_dataout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce1_pixel_dataout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce_cycle_counter
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce_execute
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce_wht_table_dout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/ce_wht_table_dout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/clk_core
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/clk_if
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_accept
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_data_arr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_mode
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/config_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/convolution_stride_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/cycle_counter
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/gray_code
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/gray_code_d
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/idx
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/input_col
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/input_row
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_accept
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_accept_r
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_accept_w
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_complete
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_complete_ack
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_ack
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_complete
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_in_progress
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_fetch_request
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_parameters
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/job_start
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_config_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_full_count_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_group_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/kernel_size_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/last_kernel
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/move_one_row_down
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/next_kernel
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_input_cols_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_input_rows_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_kernel_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_output_cols_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/num_output_rows_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/output_col
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/output_depth
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/output_row
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/output_stride
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/padding_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_count
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_dataout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_empty
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_full_count_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_rden
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pfb_wren
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pipeline_flushed
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_dout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_rdAddr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_rden
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_bram_wrAddr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pix_seq_data_full_count_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_data_arr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_ready
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/pixel_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/quad_wht_ctrl_state
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/relu_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/relu_out
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/result_accept
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/result_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/result_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/row_matric_wrAddr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/rst
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/state
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/state_s
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_data_arr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_ready
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/weight_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_config_wren
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_seq_addr0
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_seq_addr1
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/wht_sequence_selector
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/j
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/C_CLG2_BRAM_DEPTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/clk
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/gray_code
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/rst
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/seq_data_addr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/sequence_data0
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/sequence_data1
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/sequence_data2
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/sequence_data3
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/sequence_selector
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table0/wht_data_addr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/C_CLG2_BRAM_DEPTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/clk
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/gray_code
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/rst
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/seq_data_addr
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/sequence_data0
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/sequence_data1
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/sequence_data2
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/sequence_data3
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/sequence_selector
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_weight_sequence_table1/wht_data_addr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.testbench
# Loading work.clock_gen
# Loading work.test_0_wrapper
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.prefetch_buffer_fifo
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# Loading work.fifo_generator_vlog_beh
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 3200 into array dimension [0:3199] is out of bounds.
#    Time: 13490 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Passed Convolution Test
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1388
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_CE_WHT_SEQ_ADDR_DELAY
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_A_DEPTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_B_DEPTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/C_WHT_DOUT_WIDTH
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/ce_cycle_counter
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/ce_execute
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/clk
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/config_mode
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/job_accept
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_config_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_count
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_group
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/last_kernel
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/next_kernel
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/next_kernel_d
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/output_stride
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/rst
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_config_data
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_config_wren
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr0
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr1
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0_w
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1_w
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA_cfg
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout0
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout1
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_dout_valid
add wave -position end  sim:/testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/wht_table_rden
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/simulation/testbench0/wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.testbench
# Loading work.clock_gen
# Loading work.test_0_wrapper
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.prefetch_buffer_fifo
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# Loading work.fifo_generator_vlog_beh
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(396): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(366): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(477): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_test_0_wrapper.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/i0_test_0_wrapper/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ./test_0_wrapper.sv(1321): Index 3200 into array dimension [0:3199] is out of bounds.
#    Time: 13490 ns  Iteration: 1  Instance: /testbench/i0_test_0_wrapper
# Passed Kernal Test
# Passed Convolution Test
# Break in Module test_0_wrapper at ./test_0_wrapper.sv line 1388
