Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 43f55efd69aa4e918038648ffa5e146b --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L xil_defaultlib -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_MemorEDF_behav xil_defaultlib.TB_MemorEDF xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m00_axi_buser [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_default_axi_full_master_0_0/sim/design_1_default_axi_full_master_0_0.v:224]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m00_axi_ruser [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_default_axi_full_master_0_0/sim/design_1_default_axi_full_master_0_0.v:243]
WARNING: [VRFC 10-1783] select index 16 into byte_ram is out of bounds [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/ce5c/src/ConfigurationPort.sv:591]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Packetizer(C_S_AXI_ID_WIDTH=16,C...
Compiling module xil_defaultlib.ConfigurationPort(C_S_AXI_ID_WID...
Compiling module xil_defaultlib.Serializer(C_M_AXI_BURST_LEN=4,C...
Compiling module xil_defaultlib.Dispatcher(INPUT_SIZE=678)
Compiling module xil_defaultlib.Queue(DATA_SIZE=678,QUEUE_LENGTH...
Compiling module xil_defaultlib.Selector(INPUT_SIZE=678)
Compiling module xil_defaultlib.Selector(INPUTS=2,INPUT_SIZE=2)
Compiling module xil_defaultlib.TDMA_default
Compiling module xil_defaultlib.EDF_default
Compiling module xil_defaultlib.Combinatorial_Dispatcher(INPUT_S...
Compiling module xil_defaultlib.Scheduler_default
Compiling module xil_defaultlib.NonAXIDomain(DATA_SIZE=678)
Compiling module xil_defaultlib.MemorEDF(CONFIGURATION_PORT_ENAB...
Compiling module xil_defaultlib.design_1_MemorEDF_0_0
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=128...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_1
Compiling module xil_defaultlib.default_axi_full_master_v1_0_M00...
Compiling module xil_defaultlib.default_axi_full_master_v1_0(C_M...
Compiling module xil_defaultlib.design_1_default_axi_full_master...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.TB_MemorEDF
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Built simulation snapshot TB_MemorEDF_behav
