$date
	Wed May 27 12:17:00 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module bancoPruebas $end
$var wire 1 ! valid_bit_out2 $end
$var wire 1 " valid_bit_out1 $end
$var wire 1 # valid_bit3 $end
$var wire 1 $ valid_bit2 $end
$var wire 1 % valid_bit1 $end
$var wire 1 & valid_bit0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset_L $end
$var wire 8 ) in3 [7:0] $end
$var wire 8 * in2 [7:0] $end
$var wire 8 + in1 [7:0] $end
$var wire 8 , in0 [7:0] $end
$var wire 8 - data_out2 [7:0] $end
$var wire 8 . data_out1 [7:0] $end
$var wire 1 / clk_2f $end
$var wire 1 0 clk $end
$scope module mux_4to1 $end
$var wire 1 ! valid_bit_out2 $end
$var wire 1 " valid_bit_out1 $end
$var wire 1 # valid_bit3 $end
$var wire 1 $ valid_bit2 $end
$var wire 1 % valid_bit1 $end
$var wire 1 & valid_bit0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset_L $end
$var wire 8 1 in3 [7:0] $end
$var wire 8 2 in2 [7:0] $end
$var wire 8 3 in1 [7:0] $end
$var wire 8 4 in0 [7:0] $end
$var wire 8 5 data_out2 [7:0] $end
$var wire 8 6 data_out1 [7:0] $end
$var wire 1 / clk_2f $end
$scope module mux1 $end
$var wire 1 " valid_bit_out $end
$var wire 1 % valid_bit1 $end
$var wire 1 & valid_bit0 $end
$var wire 1 / selector $end
$var wire 1 ( reset_L $end
$var wire 8 7 in1 [7:0] $end
$var wire 8 8 in0 [7:0] $end
$var wire 8 9 data_out [7:0] $end
$var wire 1 : bittemporal $end
$scope module mux1 $end
$var wire 4 ; in0 [3:0] $end
$var wire 4 < in1 [3:0] $end
$var wire 1 % valid_bit1 $end
$var wire 1 & valid_bit0 $end
$var wire 1 / selector $end
$var wire 1 ( reset_L $end
$var reg 4 = A [3:0] $end
$var reg 4 > data_out [3:0] $end
$var reg 1 " valid_bit_out $end
$var reg 1 ? validotemporal $end
$upscope $end
$scope module mux2 $end
$var wire 4 @ in0 [3:0] $end
$var wire 4 A in1 [3:0] $end
$var wire 1 % valid_bit1 $end
$var wire 1 & valid_bit0 $end
$var wire 1 / selector $end
$var wire 1 ( reset_L $end
$var reg 4 B A [3:0] $end
$var reg 4 C data_out [3:0] $end
$var reg 1 : valid_bit_out $end
$var reg 1 D validotemporal $end
$upscope $end
$upscope $end
$scope module mux2 $end
$var wire 1 ! valid_bit_out $end
$var wire 1 # valid_bit1 $end
$var wire 1 $ valid_bit0 $end
$var wire 1 / selector $end
$var wire 1 ( reset_L $end
$var wire 8 E in1 [7:0] $end
$var wire 8 F in0 [7:0] $end
$var wire 8 G data_out [7:0] $end
$var wire 1 H bittemporal $end
$scope module mux1 $end
$var wire 4 I in0 [3:0] $end
$var wire 4 J in1 [3:0] $end
$var wire 1 # valid_bit1 $end
$var wire 1 $ valid_bit0 $end
$var wire 1 / selector $end
$var wire 1 ( reset_L $end
$var reg 4 K A [3:0] $end
$var reg 4 L data_out [3:0] $end
$var reg 1 ! valid_bit_out $end
$var reg 1 M validotemporal $end
$upscope $end
$scope module mux2 $end
$var wire 4 N in0 [3:0] $end
$var wire 4 O in1 [3:0] $end
$var wire 1 # valid_bit1 $end
$var wire 1 $ valid_bit0 $end
$var wire 1 / selector $end
$var wire 1 ( reset_L $end
$var reg 4 P A [3:0] $end
$var reg 4 Q data_out [3:0] $end
$var reg 1 H valid_bit_out $end
$var reg 1 R validotemporal $end
$upscope $end
$upscope $end
$upscope $end
$scope module mux_prob $end
$var wire 8 S data_out1 [7:0] $end
$var wire 8 T data_out2 [7:0] $end
$var wire 1 " valid_bit_out1 $end
$var wire 1 ! valid_bit_out2 $end
$var reg 1 0 clk $end
$var reg 1 / clk_2f $end
$var reg 8 U in0 [7:0] $end
$var reg 8 V in1 [7:0] $end
$var reg 8 W in2 [7:0] $end
$var reg 8 X in3 [7:0] $end
$var reg 1 ( reset_L $end
$var reg 1 ' selector $end
$var reg 1 & valid_bit0 $end
$var reg 1 % valid_bit1 $end
$var reg 1 $ valid_bit2 $end
$var reg 1 # valid_bit3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
1R
b0 Q
b0 P
b0 O
b0 N
1M
b0 L
b0 K
b0 J
b0 I
1H
b0 G
b0 F
b0 E
1D
b0 C
b0 B
b0 A
b0 @
1?
b0 >
b0 =
b0 <
b0 ;
1:
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
00
1/
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1500
1?
1D
1M
1R
0/
#3000
b100 -
b100 5
b100 G
b100 T
b100 L
b10 .
b10 6
b10 9
b10 S
b10 >
b100 K
b10 =
b100 J
b11 I
b10 <
b1 ;
b100 )
b100 1
b100 E
b100 X
b11 *
b11 2
b11 F
b11 W
b10 +
b10 3
b10 7
b10 V
b1 ,
b1 4
b1 8
b1 U
1?
1D
1M
1R
1/
10
#4500
b1 .
b1 6
b1 9
b1 S
b1 >
b11 -
b11 5
b11 G
b11 T
b11 L
1?
b1 =
1D
1M
b11 K
1R
0/
#6000
b1101 J
b1100 I
b1011 <
b1010 ;
b1011 .
b1011 6
b1011 9
b1011 S
b1011 >
b1101 -
b1101 5
b1101 G
b1101 T
b1101 L
b1101 )
b1101 1
b1101 E
b1101 X
b1100 *
b1100 2
b1100 F
b1100 W
b1011 +
b1011 3
b1011 7
b1011 V
b1010 ,
b1010 4
b1010 8
b1010 U
1?
b1011 =
1D
1M
b1101 K
1R
1/
00
#7500
b1010 .
b1010 6
b1010 9
b1010 S
b1010 >
b1100 -
b1100 5
b1100 G
b1100 T
b1100 L
1?
b1010 =
1D
1M
b1100 K
1R
0/
#9000
b1000 J
b111 I
b110 <
b101 ;
b110 .
b110 6
b110 9
b110 S
b110 >
b1000 -
b1000 5
b1000 G
b1000 T
b1000 L
b1000 )
b1000 1
b1000 E
b1000 X
b111 *
b111 2
b111 F
b111 W
b110 +
b110 3
b110 7
b110 V
b101 ,
b101 4
b101 8
b101 U
1?
b110 =
1D
1M
b1000 K
1R
1/
10
#10500
b101 .
b101 6
b101 9
b101 S
b101 >
b111 -
b111 5
b111 G
b111 T
b111 L
1?
b101 =
1D
1M
b111 K
1R
0/
#12000
b1100 Q
b1010 C
b1100 P
b1010 B
b1100 O
b1100 J
b1011 N
b1011 I
b1010 A
b1010 <
b1111 @
b1111 ;
b10101010 .
b10101010 6
b10101010 9
b10101010 S
b1010 >
b11001100 -
b11001100 5
b11001100 G
b11001100 T
b1100 L
b11001100 )
b11001100 1
b11001100 E
b11001100 X
b10111011 *
b10111011 2
b10111011 F
b10111011 W
b10101010 +
b10101010 3
b10101010 7
b10101010 V
b11111111 ,
b11111111 4
b11111111 8
b11111111 U
1?
b1010 =
1D
1M
b1100 K
1R
1/
00
#13500
b1111 >
b11111111 .
b11111111 6
b11111111 9
b11111111 S
b1111 C
b1011 L
b10111011 -
b10111011 5
b10111011 G
b10111011 T
b1011 Q
1?
b1111 =
1D
b1111 B
1M
b1011 K
1R
b1011 P
0/
#15000
b0 O
b111 J
b0 N
b110 I
b0 A
b1 <
b0 @
b1001 ;
b1 >
b1 .
b1 6
b1 9
b1 S
b0 C
b111 L
b111 -
b111 5
b111 G
b111 T
b0 Q
b111 )
b111 1
b111 E
b111 X
b110 *
b110 2
b110 F
b110 W
b1 +
b1 3
b1 7
b1 V
b1001 ,
b1001 4
b1001 8
b1001 U
1?
b1 =
1D
b0 B
1M
b111 K
1R
b0 P
1/
10
#16500
b1001 .
b1001 6
b1001 9
b1001 S
b1001 >
b110 -
b110 5
b110 G
b110 T
b110 L
1?
b1001 =
1D
1M
b110 K
1R
0/
#18000
b1100 Q
b1010 C
b1100 P
b1010 B
b1100 O
b101 J
b1011 N
b11 I
b1010 A
b10 <
b1111 @
b1 ;
b10100010 .
b10100010 6
b10100010 9
b10100010 S
b10 >
b11000101 -
b11000101 5
b11000101 G
b11000101 T
b101 L
b11000101 )
b11000101 1
b11000101 E
b11000101 X
b10110011 *
b10110011 2
b10110011 F
b10110011 W
b10100010 +
b10100010 3
b10100010 7
b10100010 V
b11110001 ,
b11110001 4
b11110001 8
b11110001 U
1?
b10 =
1D
1M
b101 K
1R
1/
00
#19500
b1 >
b11110001 .
b11110001 6
b11110001 9
b11110001 S
b1111 C
b11 L
b10110011 -
b10110011 5
b10110011 G
b10110011 T
b1011 Q
1?
b1 =
1D
b1111 B
1M
b11 K
1R
b1011 P
0/
#21000
b10 >
b10100010 .
b10100010 6
b10100010 9
b10100010 S
b1010 C
b101 L
b11000101 -
b11000101 5
b11000101 G
b11000101 T
b1100 Q
1?
b10 =
1D
b1010 B
1M
b101 K
1R
b1100 P
1/
10
