[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|Seg",
    "duplicate":"~Top|Top/seg0:Seg",
    "index":0.2222222222222222
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|Seg_1",
    "duplicate":"~Top|Top/seg1:Seg",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|Seg_2",
    "duplicate":"~Top|Top/seg2:Seg",
    "index":0.4444444444444444
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|Seg_3",
    "duplicate":"~Top|Top/seg3:Seg",
    "index":0.5555555555555556
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|Seg_4",
    "duplicate":"~Top|Top/seg4:Seg",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|Seg_5",
    "duplicate":"~Top|Top/seg5:Seg",
    "index":0.7777777777777778
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_seg_out_2",
    "sources":[
      "~Top|Top>io_clrn"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_seg_out_0",
    "sources":[
      "~Top|Top>io_clrn"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_seg_out_1",
    "sources":[
      "~Top|Top>io_clrn"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_seg_out_3",
    "sources":[
      "~Top|Top>io_clrn"
    ]
  }
]