
osc_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009878  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000068c  08009938  08009938  00019938  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fc4  08009fc4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009fc4  08009fc4  00019fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fcc  08009fcc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fcc  08009fcc  00019fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009fd0  08009fd0  00019fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009fd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  200001dc  0800a1b0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  0800a1b0  000203a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cbe4  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d7d  00000000  00000000  0002cde8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  0002eb68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a30  00000000  00000000  0002f660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015e70  00000000  00000000  00030090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d3e8  00000000  00000000  00045f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084878  00000000  00000000  000532e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d7b60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003948  00000000  00000000  000d7bb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009920 	.word	0x08009920

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	08009920 	.word	0x08009920

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fb2b 	bl	8001a98 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fa7b 	bl	8001948 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fb1d 	bl	8001a98 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fb13 	bl	8001a98 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 faa3 	bl	80019cc <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fa99 	bl	80019cc <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f834 	bl	8000544 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4647      	mov	r7, r8
 80004ee:	b580      	push	{r7, lr}
 80004f0:	0007      	movs	r7, r0
 80004f2:	4699      	mov	r9, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	469c      	mov	ip, r3
 80004f8:	0413      	lsls	r3, r2, #16
 80004fa:	0c1b      	lsrs	r3, r3, #16
 80004fc:	001d      	movs	r5, r3
 80004fe:	000e      	movs	r6, r1
 8000500:	4661      	mov	r1, ip
 8000502:	0400      	lsls	r0, r0, #16
 8000504:	0c14      	lsrs	r4, r2, #16
 8000506:	0c00      	lsrs	r0, r0, #16
 8000508:	4345      	muls	r5, r0
 800050a:	434b      	muls	r3, r1
 800050c:	4360      	muls	r0, r4
 800050e:	4361      	muls	r1, r4
 8000510:	18c0      	adds	r0, r0, r3
 8000512:	0c2c      	lsrs	r4, r5, #16
 8000514:	1820      	adds	r0, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	4283      	cmp	r3, r0
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4372      	muls	r2, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	4463      	add	r3, ip
 800052e:	042d      	lsls	r5, r5, #16
 8000530:	0c2d      	lsrs	r5, r5, #16
 8000532:	18c9      	adds	r1, r1, r3
 8000534:	0400      	lsls	r0, r0, #16
 8000536:	1940      	adds	r0, r0, r5
 8000538:	1889      	adds	r1, r1, r2
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)

08000544 <__udivmoddi4>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4657      	mov	r7, sl
 8000548:	464e      	mov	r6, r9
 800054a:	4645      	mov	r5, r8
 800054c:	46de      	mov	lr, fp
 800054e:	b5e0      	push	{r5, r6, r7, lr}
 8000550:	0004      	movs	r4, r0
 8000552:	000d      	movs	r5, r1
 8000554:	4692      	mov	sl, r2
 8000556:	4699      	mov	r9, r3
 8000558:	b083      	sub	sp, #12
 800055a:	428b      	cmp	r3, r1
 800055c:	d830      	bhi.n	80005c0 <__udivmoddi4+0x7c>
 800055e:	d02d      	beq.n	80005bc <__udivmoddi4+0x78>
 8000560:	4649      	mov	r1, r9
 8000562:	4650      	mov	r0, sl
 8000564:	f002 fa92 	bl	8002a8c <__clzdi2>
 8000568:	0029      	movs	r1, r5
 800056a:	0006      	movs	r6, r0
 800056c:	0020      	movs	r0, r4
 800056e:	f002 fa8d 	bl	8002a8c <__clzdi2>
 8000572:	1a33      	subs	r3, r6, r0
 8000574:	4698      	mov	r8, r3
 8000576:	3b20      	subs	r3, #32
 8000578:	469b      	mov	fp, r3
 800057a:	d433      	bmi.n	80005e4 <__udivmoddi4+0xa0>
 800057c:	465a      	mov	r2, fp
 800057e:	4653      	mov	r3, sl
 8000580:	4093      	lsls	r3, r2
 8000582:	4642      	mov	r2, r8
 8000584:	001f      	movs	r7, r3
 8000586:	4653      	mov	r3, sl
 8000588:	4093      	lsls	r3, r2
 800058a:	001e      	movs	r6, r3
 800058c:	42af      	cmp	r7, r5
 800058e:	d83a      	bhi.n	8000606 <__udivmoddi4+0xc2>
 8000590:	42af      	cmp	r7, r5
 8000592:	d100      	bne.n	8000596 <__udivmoddi4+0x52>
 8000594:	e078      	b.n	8000688 <__udivmoddi4+0x144>
 8000596:	465b      	mov	r3, fp
 8000598:	1ba4      	subs	r4, r4, r6
 800059a:	41bd      	sbcs	r5, r7
 800059c:	2b00      	cmp	r3, #0
 800059e:	da00      	bge.n	80005a2 <__udivmoddi4+0x5e>
 80005a0:	e075      	b.n	800068e <__udivmoddi4+0x14a>
 80005a2:	2200      	movs	r2, #0
 80005a4:	2300      	movs	r3, #0
 80005a6:	9200      	str	r2, [sp, #0]
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	465a      	mov	r2, fp
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2301      	movs	r3, #1
 80005b4:	4642      	mov	r2, r8
 80005b6:	4093      	lsls	r3, r2
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	e028      	b.n	800060e <__udivmoddi4+0xca>
 80005bc:	4282      	cmp	r2, r0
 80005be:	d9cf      	bls.n	8000560 <__udivmoddi4+0x1c>
 80005c0:	2200      	movs	r2, #0
 80005c2:	2300      	movs	r3, #0
 80005c4:	9200      	str	r2, [sp, #0]
 80005c6:	9301      	str	r3, [sp, #4]
 80005c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <__udivmoddi4+0x8e>
 80005ce:	601c      	str	r4, [r3, #0]
 80005d0:	605d      	str	r5, [r3, #4]
 80005d2:	9800      	ldr	r0, [sp, #0]
 80005d4:	9901      	ldr	r1, [sp, #4]
 80005d6:	b003      	add	sp, #12
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	46bb      	mov	fp, r7
 80005dc:	46b2      	mov	sl, r6
 80005de:	46a9      	mov	r9, r5
 80005e0:	46a0      	mov	r8, r4
 80005e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e4:	4642      	mov	r2, r8
 80005e6:	2320      	movs	r3, #32
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	4652      	mov	r2, sl
 80005ec:	40da      	lsrs	r2, r3
 80005ee:	4641      	mov	r1, r8
 80005f0:	0013      	movs	r3, r2
 80005f2:	464a      	mov	r2, r9
 80005f4:	408a      	lsls	r2, r1
 80005f6:	0017      	movs	r7, r2
 80005f8:	4642      	mov	r2, r8
 80005fa:	431f      	orrs	r7, r3
 80005fc:	4653      	mov	r3, sl
 80005fe:	4093      	lsls	r3, r2
 8000600:	001e      	movs	r6, r3
 8000602:	42af      	cmp	r7, r5
 8000604:	d9c4      	bls.n	8000590 <__udivmoddi4+0x4c>
 8000606:	2200      	movs	r2, #0
 8000608:	2300      	movs	r3, #0
 800060a:	9200      	str	r2, [sp, #0]
 800060c:	9301      	str	r3, [sp, #4]
 800060e:	4643      	mov	r3, r8
 8000610:	2b00      	cmp	r3, #0
 8000612:	d0d9      	beq.n	80005c8 <__udivmoddi4+0x84>
 8000614:	07fb      	lsls	r3, r7, #31
 8000616:	0872      	lsrs	r2, r6, #1
 8000618:	431a      	orrs	r2, r3
 800061a:	4646      	mov	r6, r8
 800061c:	087b      	lsrs	r3, r7, #1
 800061e:	e00e      	b.n	800063e <__udivmoddi4+0xfa>
 8000620:	42ab      	cmp	r3, r5
 8000622:	d101      	bne.n	8000628 <__udivmoddi4+0xe4>
 8000624:	42a2      	cmp	r2, r4
 8000626:	d80c      	bhi.n	8000642 <__udivmoddi4+0xfe>
 8000628:	1aa4      	subs	r4, r4, r2
 800062a:	419d      	sbcs	r5, r3
 800062c:	2001      	movs	r0, #1
 800062e:	1924      	adds	r4, r4, r4
 8000630:	416d      	adcs	r5, r5
 8000632:	2100      	movs	r1, #0
 8000634:	3e01      	subs	r6, #1
 8000636:	1824      	adds	r4, r4, r0
 8000638:	414d      	adcs	r5, r1
 800063a:	2e00      	cmp	r6, #0
 800063c:	d006      	beq.n	800064c <__udivmoddi4+0x108>
 800063e:	42ab      	cmp	r3, r5
 8000640:	d9ee      	bls.n	8000620 <__udivmoddi4+0xdc>
 8000642:	3e01      	subs	r6, #1
 8000644:	1924      	adds	r4, r4, r4
 8000646:	416d      	adcs	r5, r5
 8000648:	2e00      	cmp	r6, #0
 800064a:	d1f8      	bne.n	800063e <__udivmoddi4+0xfa>
 800064c:	9800      	ldr	r0, [sp, #0]
 800064e:	9901      	ldr	r1, [sp, #4]
 8000650:	465b      	mov	r3, fp
 8000652:	1900      	adds	r0, r0, r4
 8000654:	4169      	adcs	r1, r5
 8000656:	2b00      	cmp	r3, #0
 8000658:	db24      	blt.n	80006a4 <__udivmoddi4+0x160>
 800065a:	002b      	movs	r3, r5
 800065c:	465a      	mov	r2, fp
 800065e:	4644      	mov	r4, r8
 8000660:	40d3      	lsrs	r3, r2
 8000662:	002a      	movs	r2, r5
 8000664:	40e2      	lsrs	r2, r4
 8000666:	001c      	movs	r4, r3
 8000668:	465b      	mov	r3, fp
 800066a:	0015      	movs	r5, r2
 800066c:	2b00      	cmp	r3, #0
 800066e:	db2a      	blt.n	80006c6 <__udivmoddi4+0x182>
 8000670:	0026      	movs	r6, r4
 8000672:	409e      	lsls	r6, r3
 8000674:	0033      	movs	r3, r6
 8000676:	0026      	movs	r6, r4
 8000678:	4647      	mov	r7, r8
 800067a:	40be      	lsls	r6, r7
 800067c:	0032      	movs	r2, r6
 800067e:	1a80      	subs	r0, r0, r2
 8000680:	4199      	sbcs	r1, r3
 8000682:	9000      	str	r0, [sp, #0]
 8000684:	9101      	str	r1, [sp, #4]
 8000686:	e79f      	b.n	80005c8 <__udivmoddi4+0x84>
 8000688:	42a3      	cmp	r3, r4
 800068a:	d8bc      	bhi.n	8000606 <__udivmoddi4+0xc2>
 800068c:	e783      	b.n	8000596 <__udivmoddi4+0x52>
 800068e:	4642      	mov	r2, r8
 8000690:	2320      	movs	r3, #32
 8000692:	2100      	movs	r1, #0
 8000694:	1a9b      	subs	r3, r3, r2
 8000696:	2200      	movs	r2, #0
 8000698:	9100      	str	r1, [sp, #0]
 800069a:	9201      	str	r2, [sp, #4]
 800069c:	2201      	movs	r2, #1
 800069e:	40da      	lsrs	r2, r3
 80006a0:	9201      	str	r2, [sp, #4]
 80006a2:	e786      	b.n	80005b2 <__udivmoddi4+0x6e>
 80006a4:	4642      	mov	r2, r8
 80006a6:	2320      	movs	r3, #32
 80006a8:	1a9b      	subs	r3, r3, r2
 80006aa:	002a      	movs	r2, r5
 80006ac:	4646      	mov	r6, r8
 80006ae:	409a      	lsls	r2, r3
 80006b0:	0023      	movs	r3, r4
 80006b2:	40f3      	lsrs	r3, r6
 80006b4:	4644      	mov	r4, r8
 80006b6:	4313      	orrs	r3, r2
 80006b8:	002a      	movs	r2, r5
 80006ba:	40e2      	lsrs	r2, r4
 80006bc:	001c      	movs	r4, r3
 80006be:	465b      	mov	r3, fp
 80006c0:	0015      	movs	r5, r2
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	dad4      	bge.n	8000670 <__udivmoddi4+0x12c>
 80006c6:	4642      	mov	r2, r8
 80006c8:	002f      	movs	r7, r5
 80006ca:	2320      	movs	r3, #32
 80006cc:	0026      	movs	r6, r4
 80006ce:	4097      	lsls	r7, r2
 80006d0:	1a9b      	subs	r3, r3, r2
 80006d2:	40de      	lsrs	r6, r3
 80006d4:	003b      	movs	r3, r7
 80006d6:	4333      	orrs	r3, r6
 80006d8:	e7cd      	b.n	8000676 <__udivmoddi4+0x132>
 80006da:	46c0      	nop			; (mov r8, r8)

080006dc <__aeabi_fadd>:
 80006dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006de:	46c6      	mov	lr, r8
 80006e0:	0243      	lsls	r3, r0, #9
 80006e2:	0a5b      	lsrs	r3, r3, #9
 80006e4:	024e      	lsls	r6, r1, #9
 80006e6:	0045      	lsls	r5, r0, #1
 80006e8:	004f      	lsls	r7, r1, #1
 80006ea:	00da      	lsls	r2, r3, #3
 80006ec:	0fc4      	lsrs	r4, r0, #31
 80006ee:	469c      	mov	ip, r3
 80006f0:	0a70      	lsrs	r0, r6, #9
 80006f2:	4690      	mov	r8, r2
 80006f4:	b500      	push	{lr}
 80006f6:	0e2d      	lsrs	r5, r5, #24
 80006f8:	0e3f      	lsrs	r7, r7, #24
 80006fa:	0fc9      	lsrs	r1, r1, #31
 80006fc:	09b6      	lsrs	r6, r6, #6
 80006fe:	428c      	cmp	r4, r1
 8000700:	d04b      	beq.n	800079a <__aeabi_fadd+0xbe>
 8000702:	1bea      	subs	r2, r5, r7
 8000704:	2a00      	cmp	r2, #0
 8000706:	dd36      	ble.n	8000776 <__aeabi_fadd+0x9a>
 8000708:	2f00      	cmp	r7, #0
 800070a:	d061      	beq.n	80007d0 <__aeabi_fadd+0xf4>
 800070c:	2dff      	cmp	r5, #255	; 0xff
 800070e:	d100      	bne.n	8000712 <__aeabi_fadd+0x36>
 8000710:	e0ad      	b.n	800086e <__aeabi_fadd+0x192>
 8000712:	2380      	movs	r3, #128	; 0x80
 8000714:	04db      	lsls	r3, r3, #19
 8000716:	431e      	orrs	r6, r3
 8000718:	2a1b      	cmp	r2, #27
 800071a:	dc00      	bgt.n	800071e <__aeabi_fadd+0x42>
 800071c:	e0d3      	b.n	80008c6 <__aeabi_fadd+0x1ea>
 800071e:	2001      	movs	r0, #1
 8000720:	4643      	mov	r3, r8
 8000722:	1a18      	subs	r0, r3, r0
 8000724:	0143      	lsls	r3, r0, #5
 8000726:	d400      	bmi.n	800072a <__aeabi_fadd+0x4e>
 8000728:	e08c      	b.n	8000844 <__aeabi_fadd+0x168>
 800072a:	0180      	lsls	r0, r0, #6
 800072c:	0987      	lsrs	r7, r0, #6
 800072e:	0038      	movs	r0, r7
 8000730:	f002 f98e 	bl	8002a50 <__clzsi2>
 8000734:	3805      	subs	r0, #5
 8000736:	4087      	lsls	r7, r0
 8000738:	4285      	cmp	r5, r0
 800073a:	dc00      	bgt.n	800073e <__aeabi_fadd+0x62>
 800073c:	e0b6      	b.n	80008ac <__aeabi_fadd+0x1d0>
 800073e:	1a2d      	subs	r5, r5, r0
 8000740:	48b3      	ldr	r0, [pc, #716]	; (8000a10 <__aeabi_fadd+0x334>)
 8000742:	4038      	ands	r0, r7
 8000744:	0743      	lsls	r3, r0, #29
 8000746:	d004      	beq.n	8000752 <__aeabi_fadd+0x76>
 8000748:	230f      	movs	r3, #15
 800074a:	4003      	ands	r3, r0
 800074c:	2b04      	cmp	r3, #4
 800074e:	d000      	beq.n	8000752 <__aeabi_fadd+0x76>
 8000750:	3004      	adds	r0, #4
 8000752:	0143      	lsls	r3, r0, #5
 8000754:	d400      	bmi.n	8000758 <__aeabi_fadd+0x7c>
 8000756:	e078      	b.n	800084a <__aeabi_fadd+0x16e>
 8000758:	1c6a      	adds	r2, r5, #1
 800075a:	2dfe      	cmp	r5, #254	; 0xfe
 800075c:	d065      	beq.n	800082a <__aeabi_fadd+0x14e>
 800075e:	0180      	lsls	r0, r0, #6
 8000760:	0a43      	lsrs	r3, r0, #9
 8000762:	469c      	mov	ip, r3
 8000764:	b2d2      	uxtb	r2, r2
 8000766:	4663      	mov	r3, ip
 8000768:	05d0      	lsls	r0, r2, #23
 800076a:	4318      	orrs	r0, r3
 800076c:	07e4      	lsls	r4, r4, #31
 800076e:	4320      	orrs	r0, r4
 8000770:	bc80      	pop	{r7}
 8000772:	46b8      	mov	r8, r7
 8000774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000776:	2a00      	cmp	r2, #0
 8000778:	d035      	beq.n	80007e6 <__aeabi_fadd+0x10a>
 800077a:	1b7a      	subs	r2, r7, r5
 800077c:	2d00      	cmp	r5, #0
 800077e:	d000      	beq.n	8000782 <__aeabi_fadd+0xa6>
 8000780:	e0af      	b.n	80008e2 <__aeabi_fadd+0x206>
 8000782:	4643      	mov	r3, r8
 8000784:	2b00      	cmp	r3, #0
 8000786:	d100      	bne.n	800078a <__aeabi_fadd+0xae>
 8000788:	e0a7      	b.n	80008da <__aeabi_fadd+0x1fe>
 800078a:	1e53      	subs	r3, r2, #1
 800078c:	2a01      	cmp	r2, #1
 800078e:	d100      	bne.n	8000792 <__aeabi_fadd+0xb6>
 8000790:	e12f      	b.n	80009f2 <__aeabi_fadd+0x316>
 8000792:	2aff      	cmp	r2, #255	; 0xff
 8000794:	d069      	beq.n	800086a <__aeabi_fadd+0x18e>
 8000796:	001a      	movs	r2, r3
 8000798:	e0aa      	b.n	80008f0 <__aeabi_fadd+0x214>
 800079a:	1be9      	subs	r1, r5, r7
 800079c:	2900      	cmp	r1, #0
 800079e:	dd70      	ble.n	8000882 <__aeabi_fadd+0x1a6>
 80007a0:	2f00      	cmp	r7, #0
 80007a2:	d037      	beq.n	8000814 <__aeabi_fadd+0x138>
 80007a4:	2dff      	cmp	r5, #255	; 0xff
 80007a6:	d062      	beq.n	800086e <__aeabi_fadd+0x192>
 80007a8:	2380      	movs	r3, #128	; 0x80
 80007aa:	04db      	lsls	r3, r3, #19
 80007ac:	431e      	orrs	r6, r3
 80007ae:	291b      	cmp	r1, #27
 80007b0:	dc00      	bgt.n	80007b4 <__aeabi_fadd+0xd8>
 80007b2:	e0b0      	b.n	8000916 <__aeabi_fadd+0x23a>
 80007b4:	2001      	movs	r0, #1
 80007b6:	4440      	add	r0, r8
 80007b8:	0143      	lsls	r3, r0, #5
 80007ba:	d543      	bpl.n	8000844 <__aeabi_fadd+0x168>
 80007bc:	3501      	adds	r5, #1
 80007be:	2dff      	cmp	r5, #255	; 0xff
 80007c0:	d033      	beq.n	800082a <__aeabi_fadd+0x14e>
 80007c2:	2301      	movs	r3, #1
 80007c4:	4a93      	ldr	r2, [pc, #588]	; (8000a14 <__aeabi_fadd+0x338>)
 80007c6:	4003      	ands	r3, r0
 80007c8:	0840      	lsrs	r0, r0, #1
 80007ca:	4010      	ands	r0, r2
 80007cc:	4318      	orrs	r0, r3
 80007ce:	e7b9      	b.n	8000744 <__aeabi_fadd+0x68>
 80007d0:	2e00      	cmp	r6, #0
 80007d2:	d100      	bne.n	80007d6 <__aeabi_fadd+0xfa>
 80007d4:	e083      	b.n	80008de <__aeabi_fadd+0x202>
 80007d6:	1e51      	subs	r1, r2, #1
 80007d8:	2a01      	cmp	r2, #1
 80007da:	d100      	bne.n	80007de <__aeabi_fadd+0x102>
 80007dc:	e0d8      	b.n	8000990 <__aeabi_fadd+0x2b4>
 80007de:	2aff      	cmp	r2, #255	; 0xff
 80007e0:	d045      	beq.n	800086e <__aeabi_fadd+0x192>
 80007e2:	000a      	movs	r2, r1
 80007e4:	e798      	b.n	8000718 <__aeabi_fadd+0x3c>
 80007e6:	27fe      	movs	r7, #254	; 0xfe
 80007e8:	1c6a      	adds	r2, r5, #1
 80007ea:	4217      	tst	r7, r2
 80007ec:	d000      	beq.n	80007f0 <__aeabi_fadd+0x114>
 80007ee:	e086      	b.n	80008fe <__aeabi_fadd+0x222>
 80007f0:	2d00      	cmp	r5, #0
 80007f2:	d000      	beq.n	80007f6 <__aeabi_fadd+0x11a>
 80007f4:	e0b7      	b.n	8000966 <__aeabi_fadd+0x28a>
 80007f6:	4643      	mov	r3, r8
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d100      	bne.n	80007fe <__aeabi_fadd+0x122>
 80007fc:	e0f3      	b.n	80009e6 <__aeabi_fadd+0x30a>
 80007fe:	2200      	movs	r2, #0
 8000800:	2e00      	cmp	r6, #0
 8000802:	d0b0      	beq.n	8000766 <__aeabi_fadd+0x8a>
 8000804:	1b98      	subs	r0, r3, r6
 8000806:	0143      	lsls	r3, r0, #5
 8000808:	d400      	bmi.n	800080c <__aeabi_fadd+0x130>
 800080a:	e0fa      	b.n	8000a02 <__aeabi_fadd+0x326>
 800080c:	4643      	mov	r3, r8
 800080e:	000c      	movs	r4, r1
 8000810:	1af0      	subs	r0, r6, r3
 8000812:	e797      	b.n	8000744 <__aeabi_fadd+0x68>
 8000814:	2e00      	cmp	r6, #0
 8000816:	d100      	bne.n	800081a <__aeabi_fadd+0x13e>
 8000818:	e0c8      	b.n	80009ac <__aeabi_fadd+0x2d0>
 800081a:	1e4a      	subs	r2, r1, #1
 800081c:	2901      	cmp	r1, #1
 800081e:	d100      	bne.n	8000822 <__aeabi_fadd+0x146>
 8000820:	e0ae      	b.n	8000980 <__aeabi_fadd+0x2a4>
 8000822:	29ff      	cmp	r1, #255	; 0xff
 8000824:	d023      	beq.n	800086e <__aeabi_fadd+0x192>
 8000826:	0011      	movs	r1, r2
 8000828:	e7c1      	b.n	80007ae <__aeabi_fadd+0xd2>
 800082a:	2300      	movs	r3, #0
 800082c:	22ff      	movs	r2, #255	; 0xff
 800082e:	469c      	mov	ip, r3
 8000830:	e799      	b.n	8000766 <__aeabi_fadd+0x8a>
 8000832:	21fe      	movs	r1, #254	; 0xfe
 8000834:	1c6a      	adds	r2, r5, #1
 8000836:	4211      	tst	r1, r2
 8000838:	d077      	beq.n	800092a <__aeabi_fadd+0x24e>
 800083a:	2aff      	cmp	r2, #255	; 0xff
 800083c:	d0f5      	beq.n	800082a <__aeabi_fadd+0x14e>
 800083e:	0015      	movs	r5, r2
 8000840:	4446      	add	r6, r8
 8000842:	0870      	lsrs	r0, r6, #1
 8000844:	0743      	lsls	r3, r0, #29
 8000846:	d000      	beq.n	800084a <__aeabi_fadd+0x16e>
 8000848:	e77e      	b.n	8000748 <__aeabi_fadd+0x6c>
 800084a:	08c3      	lsrs	r3, r0, #3
 800084c:	2dff      	cmp	r5, #255	; 0xff
 800084e:	d00e      	beq.n	800086e <__aeabi_fadd+0x192>
 8000850:	025b      	lsls	r3, r3, #9
 8000852:	0a5b      	lsrs	r3, r3, #9
 8000854:	469c      	mov	ip, r3
 8000856:	b2ea      	uxtb	r2, r5
 8000858:	e785      	b.n	8000766 <__aeabi_fadd+0x8a>
 800085a:	2e00      	cmp	r6, #0
 800085c:	d007      	beq.n	800086e <__aeabi_fadd+0x192>
 800085e:	2280      	movs	r2, #128	; 0x80
 8000860:	03d2      	lsls	r2, r2, #15
 8000862:	4213      	tst	r3, r2
 8000864:	d003      	beq.n	800086e <__aeabi_fadd+0x192>
 8000866:	4210      	tst	r0, r2
 8000868:	d101      	bne.n	800086e <__aeabi_fadd+0x192>
 800086a:	000c      	movs	r4, r1
 800086c:	0003      	movs	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d0db      	beq.n	800082a <__aeabi_fadd+0x14e>
 8000872:	2080      	movs	r0, #128	; 0x80
 8000874:	03c0      	lsls	r0, r0, #15
 8000876:	4318      	orrs	r0, r3
 8000878:	0240      	lsls	r0, r0, #9
 800087a:	0a43      	lsrs	r3, r0, #9
 800087c:	469c      	mov	ip, r3
 800087e:	22ff      	movs	r2, #255	; 0xff
 8000880:	e771      	b.n	8000766 <__aeabi_fadd+0x8a>
 8000882:	2900      	cmp	r1, #0
 8000884:	d0d5      	beq.n	8000832 <__aeabi_fadd+0x156>
 8000886:	1b7a      	subs	r2, r7, r5
 8000888:	2d00      	cmp	r5, #0
 800088a:	d160      	bne.n	800094e <__aeabi_fadd+0x272>
 800088c:	4643      	mov	r3, r8
 800088e:	2b00      	cmp	r3, #0
 8000890:	d024      	beq.n	80008dc <__aeabi_fadd+0x200>
 8000892:	1e53      	subs	r3, r2, #1
 8000894:	2a01      	cmp	r2, #1
 8000896:	d073      	beq.n	8000980 <__aeabi_fadd+0x2a4>
 8000898:	2aff      	cmp	r2, #255	; 0xff
 800089a:	d0e7      	beq.n	800086c <__aeabi_fadd+0x190>
 800089c:	001a      	movs	r2, r3
 800089e:	2a1b      	cmp	r2, #27
 80008a0:	dc00      	bgt.n	80008a4 <__aeabi_fadd+0x1c8>
 80008a2:	e085      	b.n	80009b0 <__aeabi_fadd+0x2d4>
 80008a4:	2001      	movs	r0, #1
 80008a6:	003d      	movs	r5, r7
 80008a8:	1980      	adds	r0, r0, r6
 80008aa:	e785      	b.n	80007b8 <__aeabi_fadd+0xdc>
 80008ac:	2320      	movs	r3, #32
 80008ae:	003a      	movs	r2, r7
 80008b0:	1b45      	subs	r5, r0, r5
 80008b2:	0038      	movs	r0, r7
 80008b4:	3501      	adds	r5, #1
 80008b6:	40ea      	lsrs	r2, r5
 80008b8:	1b5d      	subs	r5, r3, r5
 80008ba:	40a8      	lsls	r0, r5
 80008bc:	1e43      	subs	r3, r0, #1
 80008be:	4198      	sbcs	r0, r3
 80008c0:	2500      	movs	r5, #0
 80008c2:	4310      	orrs	r0, r2
 80008c4:	e73e      	b.n	8000744 <__aeabi_fadd+0x68>
 80008c6:	2320      	movs	r3, #32
 80008c8:	0030      	movs	r0, r6
 80008ca:	1a9b      	subs	r3, r3, r2
 80008cc:	0031      	movs	r1, r6
 80008ce:	4098      	lsls	r0, r3
 80008d0:	40d1      	lsrs	r1, r2
 80008d2:	1e43      	subs	r3, r0, #1
 80008d4:	4198      	sbcs	r0, r3
 80008d6:	4308      	orrs	r0, r1
 80008d8:	e722      	b.n	8000720 <__aeabi_fadd+0x44>
 80008da:	000c      	movs	r4, r1
 80008dc:	0003      	movs	r3, r0
 80008de:	0015      	movs	r5, r2
 80008e0:	e7b4      	b.n	800084c <__aeabi_fadd+0x170>
 80008e2:	2fff      	cmp	r7, #255	; 0xff
 80008e4:	d0c1      	beq.n	800086a <__aeabi_fadd+0x18e>
 80008e6:	2380      	movs	r3, #128	; 0x80
 80008e8:	4640      	mov	r0, r8
 80008ea:	04db      	lsls	r3, r3, #19
 80008ec:	4318      	orrs	r0, r3
 80008ee:	4680      	mov	r8, r0
 80008f0:	2a1b      	cmp	r2, #27
 80008f2:	dd51      	ble.n	8000998 <__aeabi_fadd+0x2bc>
 80008f4:	2001      	movs	r0, #1
 80008f6:	000c      	movs	r4, r1
 80008f8:	003d      	movs	r5, r7
 80008fa:	1a30      	subs	r0, r6, r0
 80008fc:	e712      	b.n	8000724 <__aeabi_fadd+0x48>
 80008fe:	4643      	mov	r3, r8
 8000900:	1b9f      	subs	r7, r3, r6
 8000902:	017b      	lsls	r3, r7, #5
 8000904:	d42b      	bmi.n	800095e <__aeabi_fadd+0x282>
 8000906:	2f00      	cmp	r7, #0
 8000908:	d000      	beq.n	800090c <__aeabi_fadd+0x230>
 800090a:	e710      	b.n	800072e <__aeabi_fadd+0x52>
 800090c:	2300      	movs	r3, #0
 800090e:	2400      	movs	r4, #0
 8000910:	2200      	movs	r2, #0
 8000912:	469c      	mov	ip, r3
 8000914:	e727      	b.n	8000766 <__aeabi_fadd+0x8a>
 8000916:	2320      	movs	r3, #32
 8000918:	0032      	movs	r2, r6
 800091a:	0030      	movs	r0, r6
 800091c:	40ca      	lsrs	r2, r1
 800091e:	1a59      	subs	r1, r3, r1
 8000920:	4088      	lsls	r0, r1
 8000922:	1e43      	subs	r3, r0, #1
 8000924:	4198      	sbcs	r0, r3
 8000926:	4310      	orrs	r0, r2
 8000928:	e745      	b.n	80007b6 <__aeabi_fadd+0xda>
 800092a:	2d00      	cmp	r5, #0
 800092c:	d14a      	bne.n	80009c4 <__aeabi_fadd+0x2e8>
 800092e:	4643      	mov	r3, r8
 8000930:	2b00      	cmp	r3, #0
 8000932:	d063      	beq.n	80009fc <__aeabi_fadd+0x320>
 8000934:	2200      	movs	r2, #0
 8000936:	2e00      	cmp	r6, #0
 8000938:	d100      	bne.n	800093c <__aeabi_fadd+0x260>
 800093a:	e714      	b.n	8000766 <__aeabi_fadd+0x8a>
 800093c:	0030      	movs	r0, r6
 800093e:	4440      	add	r0, r8
 8000940:	0143      	lsls	r3, r0, #5
 8000942:	d400      	bmi.n	8000946 <__aeabi_fadd+0x26a>
 8000944:	e77e      	b.n	8000844 <__aeabi_fadd+0x168>
 8000946:	4b32      	ldr	r3, [pc, #200]	; (8000a10 <__aeabi_fadd+0x334>)
 8000948:	3501      	adds	r5, #1
 800094a:	4018      	ands	r0, r3
 800094c:	e77a      	b.n	8000844 <__aeabi_fadd+0x168>
 800094e:	2fff      	cmp	r7, #255	; 0xff
 8000950:	d08c      	beq.n	800086c <__aeabi_fadd+0x190>
 8000952:	2380      	movs	r3, #128	; 0x80
 8000954:	4641      	mov	r1, r8
 8000956:	04db      	lsls	r3, r3, #19
 8000958:	4319      	orrs	r1, r3
 800095a:	4688      	mov	r8, r1
 800095c:	e79f      	b.n	800089e <__aeabi_fadd+0x1c2>
 800095e:	4643      	mov	r3, r8
 8000960:	000c      	movs	r4, r1
 8000962:	1af7      	subs	r7, r6, r3
 8000964:	e6e3      	b.n	800072e <__aeabi_fadd+0x52>
 8000966:	4642      	mov	r2, r8
 8000968:	2a00      	cmp	r2, #0
 800096a:	d000      	beq.n	800096e <__aeabi_fadd+0x292>
 800096c:	e775      	b.n	800085a <__aeabi_fadd+0x17e>
 800096e:	2e00      	cmp	r6, #0
 8000970:	d000      	beq.n	8000974 <__aeabi_fadd+0x298>
 8000972:	e77a      	b.n	800086a <__aeabi_fadd+0x18e>
 8000974:	2380      	movs	r3, #128	; 0x80
 8000976:	03db      	lsls	r3, r3, #15
 8000978:	2400      	movs	r4, #0
 800097a:	469c      	mov	ip, r3
 800097c:	22ff      	movs	r2, #255	; 0xff
 800097e:	e6f2      	b.n	8000766 <__aeabi_fadd+0x8a>
 8000980:	0030      	movs	r0, r6
 8000982:	4440      	add	r0, r8
 8000984:	2501      	movs	r5, #1
 8000986:	0143      	lsls	r3, r0, #5
 8000988:	d400      	bmi.n	800098c <__aeabi_fadd+0x2b0>
 800098a:	e75b      	b.n	8000844 <__aeabi_fadd+0x168>
 800098c:	2502      	movs	r5, #2
 800098e:	e718      	b.n	80007c2 <__aeabi_fadd+0xe6>
 8000990:	4643      	mov	r3, r8
 8000992:	2501      	movs	r5, #1
 8000994:	1b98      	subs	r0, r3, r6
 8000996:	e6c5      	b.n	8000724 <__aeabi_fadd+0x48>
 8000998:	2320      	movs	r3, #32
 800099a:	4644      	mov	r4, r8
 800099c:	4640      	mov	r0, r8
 800099e:	40d4      	lsrs	r4, r2
 80009a0:	1a9a      	subs	r2, r3, r2
 80009a2:	4090      	lsls	r0, r2
 80009a4:	1e43      	subs	r3, r0, #1
 80009a6:	4198      	sbcs	r0, r3
 80009a8:	4320      	orrs	r0, r4
 80009aa:	e7a4      	b.n	80008f6 <__aeabi_fadd+0x21a>
 80009ac:	000d      	movs	r5, r1
 80009ae:	e74d      	b.n	800084c <__aeabi_fadd+0x170>
 80009b0:	2320      	movs	r3, #32
 80009b2:	4641      	mov	r1, r8
 80009b4:	4640      	mov	r0, r8
 80009b6:	40d1      	lsrs	r1, r2
 80009b8:	1a9a      	subs	r2, r3, r2
 80009ba:	4090      	lsls	r0, r2
 80009bc:	1e43      	subs	r3, r0, #1
 80009be:	4198      	sbcs	r0, r3
 80009c0:	4308      	orrs	r0, r1
 80009c2:	e770      	b.n	80008a6 <__aeabi_fadd+0x1ca>
 80009c4:	4642      	mov	r2, r8
 80009c6:	2a00      	cmp	r2, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_fadd+0x2f0>
 80009ca:	e74f      	b.n	800086c <__aeabi_fadd+0x190>
 80009cc:	2e00      	cmp	r6, #0
 80009ce:	d100      	bne.n	80009d2 <__aeabi_fadd+0x2f6>
 80009d0:	e74d      	b.n	800086e <__aeabi_fadd+0x192>
 80009d2:	2280      	movs	r2, #128	; 0x80
 80009d4:	03d2      	lsls	r2, r2, #15
 80009d6:	4213      	tst	r3, r2
 80009d8:	d100      	bne.n	80009dc <__aeabi_fadd+0x300>
 80009da:	e748      	b.n	800086e <__aeabi_fadd+0x192>
 80009dc:	4210      	tst	r0, r2
 80009de:	d000      	beq.n	80009e2 <__aeabi_fadd+0x306>
 80009e0:	e745      	b.n	800086e <__aeabi_fadd+0x192>
 80009e2:	0003      	movs	r3, r0
 80009e4:	e743      	b.n	800086e <__aeabi_fadd+0x192>
 80009e6:	2e00      	cmp	r6, #0
 80009e8:	d090      	beq.n	800090c <__aeabi_fadd+0x230>
 80009ea:	000c      	movs	r4, r1
 80009ec:	4684      	mov	ip, r0
 80009ee:	2200      	movs	r2, #0
 80009f0:	e6b9      	b.n	8000766 <__aeabi_fadd+0x8a>
 80009f2:	4643      	mov	r3, r8
 80009f4:	000c      	movs	r4, r1
 80009f6:	1af0      	subs	r0, r6, r3
 80009f8:	3501      	adds	r5, #1
 80009fa:	e693      	b.n	8000724 <__aeabi_fadd+0x48>
 80009fc:	4684      	mov	ip, r0
 80009fe:	2200      	movs	r2, #0
 8000a00:	e6b1      	b.n	8000766 <__aeabi_fadd+0x8a>
 8000a02:	2800      	cmp	r0, #0
 8000a04:	d000      	beq.n	8000a08 <__aeabi_fadd+0x32c>
 8000a06:	e71d      	b.n	8000844 <__aeabi_fadd+0x168>
 8000a08:	2300      	movs	r3, #0
 8000a0a:	2400      	movs	r4, #0
 8000a0c:	469c      	mov	ip, r3
 8000a0e:	e6aa      	b.n	8000766 <__aeabi_fadd+0x8a>
 8000a10:	fbffffff 	.word	0xfbffffff
 8000a14:	7dffffff 	.word	0x7dffffff

08000a18 <__aeabi_fdiv>:
 8000a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a1a:	464f      	mov	r7, r9
 8000a1c:	4646      	mov	r6, r8
 8000a1e:	46d6      	mov	lr, sl
 8000a20:	0245      	lsls	r5, r0, #9
 8000a22:	b5c0      	push	{r6, r7, lr}
 8000a24:	0047      	lsls	r7, r0, #1
 8000a26:	1c0c      	adds	r4, r1, #0
 8000a28:	0a6d      	lsrs	r5, r5, #9
 8000a2a:	0e3f      	lsrs	r7, r7, #24
 8000a2c:	0fc6      	lsrs	r6, r0, #31
 8000a2e:	2f00      	cmp	r7, #0
 8000a30:	d100      	bne.n	8000a34 <__aeabi_fdiv+0x1c>
 8000a32:	e070      	b.n	8000b16 <__aeabi_fdiv+0xfe>
 8000a34:	2fff      	cmp	r7, #255	; 0xff
 8000a36:	d100      	bne.n	8000a3a <__aeabi_fdiv+0x22>
 8000a38:	e075      	b.n	8000b26 <__aeabi_fdiv+0x10e>
 8000a3a:	00eb      	lsls	r3, r5, #3
 8000a3c:	2580      	movs	r5, #128	; 0x80
 8000a3e:	04ed      	lsls	r5, r5, #19
 8000a40:	431d      	orrs	r5, r3
 8000a42:	2300      	movs	r3, #0
 8000a44:	4699      	mov	r9, r3
 8000a46:	469a      	mov	sl, r3
 8000a48:	3f7f      	subs	r7, #127	; 0x7f
 8000a4a:	0260      	lsls	r0, r4, #9
 8000a4c:	0a43      	lsrs	r3, r0, #9
 8000a4e:	4698      	mov	r8, r3
 8000a50:	0063      	lsls	r3, r4, #1
 8000a52:	0e1b      	lsrs	r3, r3, #24
 8000a54:	0fe4      	lsrs	r4, r4, #31
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d04e      	beq.n	8000af8 <__aeabi_fdiv+0xe0>
 8000a5a:	2bff      	cmp	r3, #255	; 0xff
 8000a5c:	d046      	beq.n	8000aec <__aeabi_fdiv+0xd4>
 8000a5e:	4642      	mov	r2, r8
 8000a60:	00d0      	lsls	r0, r2, #3
 8000a62:	2280      	movs	r2, #128	; 0x80
 8000a64:	04d2      	lsls	r2, r2, #19
 8000a66:	4302      	orrs	r2, r0
 8000a68:	4690      	mov	r8, r2
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	3b7f      	subs	r3, #127	; 0x7f
 8000a6e:	0031      	movs	r1, r6
 8000a70:	1aff      	subs	r7, r7, r3
 8000a72:	464b      	mov	r3, r9
 8000a74:	4061      	eors	r1, r4
 8000a76:	b2c9      	uxtb	r1, r1
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	2b0f      	cmp	r3, #15
 8000a7c:	d900      	bls.n	8000a80 <__aeabi_fdiv+0x68>
 8000a7e:	e0b5      	b.n	8000bec <__aeabi_fdiv+0x1d4>
 8000a80:	486e      	ldr	r0, [pc, #440]	; (8000c3c <__aeabi_fdiv+0x224>)
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	58c3      	ldr	r3, [r0, r3]
 8000a86:	469f      	mov	pc, r3
 8000a88:	2300      	movs	r3, #0
 8000a8a:	4698      	mov	r8, r3
 8000a8c:	0026      	movs	r6, r4
 8000a8e:	4645      	mov	r5, r8
 8000a90:	4692      	mov	sl, r2
 8000a92:	4653      	mov	r3, sl
 8000a94:	2b02      	cmp	r3, #2
 8000a96:	d100      	bne.n	8000a9a <__aeabi_fdiv+0x82>
 8000a98:	e089      	b.n	8000bae <__aeabi_fdiv+0x196>
 8000a9a:	2b03      	cmp	r3, #3
 8000a9c:	d100      	bne.n	8000aa0 <__aeabi_fdiv+0x88>
 8000a9e:	e09e      	b.n	8000bde <__aeabi_fdiv+0x1c6>
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d018      	beq.n	8000ad6 <__aeabi_fdiv+0xbe>
 8000aa4:	003b      	movs	r3, r7
 8000aa6:	337f      	adds	r3, #127	; 0x7f
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	dd69      	ble.n	8000b80 <__aeabi_fdiv+0x168>
 8000aac:	076a      	lsls	r2, r5, #29
 8000aae:	d004      	beq.n	8000aba <__aeabi_fdiv+0xa2>
 8000ab0:	220f      	movs	r2, #15
 8000ab2:	402a      	ands	r2, r5
 8000ab4:	2a04      	cmp	r2, #4
 8000ab6:	d000      	beq.n	8000aba <__aeabi_fdiv+0xa2>
 8000ab8:	3504      	adds	r5, #4
 8000aba:	012a      	lsls	r2, r5, #4
 8000abc:	d503      	bpl.n	8000ac6 <__aeabi_fdiv+0xae>
 8000abe:	4b60      	ldr	r3, [pc, #384]	; (8000c40 <__aeabi_fdiv+0x228>)
 8000ac0:	401d      	ands	r5, r3
 8000ac2:	003b      	movs	r3, r7
 8000ac4:	3380      	adds	r3, #128	; 0x80
 8000ac6:	2bfe      	cmp	r3, #254	; 0xfe
 8000ac8:	dd00      	ble.n	8000acc <__aeabi_fdiv+0xb4>
 8000aca:	e070      	b.n	8000bae <__aeabi_fdiv+0x196>
 8000acc:	01ad      	lsls	r5, r5, #6
 8000ace:	0a6d      	lsrs	r5, r5, #9
 8000ad0:	b2d8      	uxtb	r0, r3
 8000ad2:	e002      	b.n	8000ada <__aeabi_fdiv+0xc2>
 8000ad4:	000e      	movs	r6, r1
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	2500      	movs	r5, #0
 8000ada:	05c0      	lsls	r0, r0, #23
 8000adc:	4328      	orrs	r0, r5
 8000ade:	07f6      	lsls	r6, r6, #31
 8000ae0:	4330      	orrs	r0, r6
 8000ae2:	bce0      	pop	{r5, r6, r7}
 8000ae4:	46ba      	mov	sl, r7
 8000ae6:	46b1      	mov	r9, r6
 8000ae8:	46a8      	mov	r8, r5
 8000aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aec:	4643      	mov	r3, r8
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d13f      	bne.n	8000b72 <__aeabi_fdiv+0x15a>
 8000af2:	2202      	movs	r2, #2
 8000af4:	3fff      	subs	r7, #255	; 0xff
 8000af6:	e003      	b.n	8000b00 <__aeabi_fdiv+0xe8>
 8000af8:	4643      	mov	r3, r8
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d12d      	bne.n	8000b5a <__aeabi_fdiv+0x142>
 8000afe:	2201      	movs	r2, #1
 8000b00:	0031      	movs	r1, r6
 8000b02:	464b      	mov	r3, r9
 8000b04:	4061      	eors	r1, r4
 8000b06:	b2c9      	uxtb	r1, r1
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	2b0f      	cmp	r3, #15
 8000b0c:	d834      	bhi.n	8000b78 <__aeabi_fdiv+0x160>
 8000b0e:	484d      	ldr	r0, [pc, #308]	; (8000c44 <__aeabi_fdiv+0x22c>)
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	58c3      	ldr	r3, [r0, r3]
 8000b14:	469f      	mov	pc, r3
 8000b16:	2d00      	cmp	r5, #0
 8000b18:	d113      	bne.n	8000b42 <__aeabi_fdiv+0x12a>
 8000b1a:	2304      	movs	r3, #4
 8000b1c:	4699      	mov	r9, r3
 8000b1e:	3b03      	subs	r3, #3
 8000b20:	2700      	movs	r7, #0
 8000b22:	469a      	mov	sl, r3
 8000b24:	e791      	b.n	8000a4a <__aeabi_fdiv+0x32>
 8000b26:	2d00      	cmp	r5, #0
 8000b28:	d105      	bne.n	8000b36 <__aeabi_fdiv+0x11e>
 8000b2a:	2308      	movs	r3, #8
 8000b2c:	4699      	mov	r9, r3
 8000b2e:	3b06      	subs	r3, #6
 8000b30:	27ff      	movs	r7, #255	; 0xff
 8000b32:	469a      	mov	sl, r3
 8000b34:	e789      	b.n	8000a4a <__aeabi_fdiv+0x32>
 8000b36:	230c      	movs	r3, #12
 8000b38:	4699      	mov	r9, r3
 8000b3a:	3b09      	subs	r3, #9
 8000b3c:	27ff      	movs	r7, #255	; 0xff
 8000b3e:	469a      	mov	sl, r3
 8000b40:	e783      	b.n	8000a4a <__aeabi_fdiv+0x32>
 8000b42:	0028      	movs	r0, r5
 8000b44:	f001 ff84 	bl	8002a50 <__clzsi2>
 8000b48:	2776      	movs	r7, #118	; 0x76
 8000b4a:	1f43      	subs	r3, r0, #5
 8000b4c:	409d      	lsls	r5, r3
 8000b4e:	2300      	movs	r3, #0
 8000b50:	427f      	negs	r7, r7
 8000b52:	4699      	mov	r9, r3
 8000b54:	469a      	mov	sl, r3
 8000b56:	1a3f      	subs	r7, r7, r0
 8000b58:	e777      	b.n	8000a4a <__aeabi_fdiv+0x32>
 8000b5a:	4640      	mov	r0, r8
 8000b5c:	f001 ff78 	bl	8002a50 <__clzsi2>
 8000b60:	4642      	mov	r2, r8
 8000b62:	1f43      	subs	r3, r0, #5
 8000b64:	409a      	lsls	r2, r3
 8000b66:	2376      	movs	r3, #118	; 0x76
 8000b68:	425b      	negs	r3, r3
 8000b6a:	4690      	mov	r8, r2
 8000b6c:	1a1b      	subs	r3, r3, r0
 8000b6e:	2200      	movs	r2, #0
 8000b70:	e77d      	b.n	8000a6e <__aeabi_fdiv+0x56>
 8000b72:	23ff      	movs	r3, #255	; 0xff
 8000b74:	2203      	movs	r2, #3
 8000b76:	e77a      	b.n	8000a6e <__aeabi_fdiv+0x56>
 8000b78:	000e      	movs	r6, r1
 8000b7a:	20ff      	movs	r0, #255	; 0xff
 8000b7c:	2500      	movs	r5, #0
 8000b7e:	e7ac      	b.n	8000ada <__aeabi_fdiv+0xc2>
 8000b80:	2001      	movs	r0, #1
 8000b82:	1ac0      	subs	r0, r0, r3
 8000b84:	281b      	cmp	r0, #27
 8000b86:	dca6      	bgt.n	8000ad6 <__aeabi_fdiv+0xbe>
 8000b88:	379e      	adds	r7, #158	; 0x9e
 8000b8a:	002a      	movs	r2, r5
 8000b8c:	40bd      	lsls	r5, r7
 8000b8e:	40c2      	lsrs	r2, r0
 8000b90:	1e6b      	subs	r3, r5, #1
 8000b92:	419d      	sbcs	r5, r3
 8000b94:	4315      	orrs	r5, r2
 8000b96:	076b      	lsls	r3, r5, #29
 8000b98:	d004      	beq.n	8000ba4 <__aeabi_fdiv+0x18c>
 8000b9a:	230f      	movs	r3, #15
 8000b9c:	402b      	ands	r3, r5
 8000b9e:	2b04      	cmp	r3, #4
 8000ba0:	d000      	beq.n	8000ba4 <__aeabi_fdiv+0x18c>
 8000ba2:	3504      	adds	r5, #4
 8000ba4:	016b      	lsls	r3, r5, #5
 8000ba6:	d544      	bpl.n	8000c32 <__aeabi_fdiv+0x21a>
 8000ba8:	2001      	movs	r0, #1
 8000baa:	2500      	movs	r5, #0
 8000bac:	e795      	b.n	8000ada <__aeabi_fdiv+0xc2>
 8000bae:	20ff      	movs	r0, #255	; 0xff
 8000bb0:	2500      	movs	r5, #0
 8000bb2:	e792      	b.n	8000ada <__aeabi_fdiv+0xc2>
 8000bb4:	2580      	movs	r5, #128	; 0x80
 8000bb6:	2600      	movs	r6, #0
 8000bb8:	20ff      	movs	r0, #255	; 0xff
 8000bba:	03ed      	lsls	r5, r5, #15
 8000bbc:	e78d      	b.n	8000ada <__aeabi_fdiv+0xc2>
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	4698      	mov	r8, r3
 8000bc2:	2080      	movs	r0, #128	; 0x80
 8000bc4:	03c0      	lsls	r0, r0, #15
 8000bc6:	4205      	tst	r5, r0
 8000bc8:	d009      	beq.n	8000bde <__aeabi_fdiv+0x1c6>
 8000bca:	4643      	mov	r3, r8
 8000bcc:	4203      	tst	r3, r0
 8000bce:	d106      	bne.n	8000bde <__aeabi_fdiv+0x1c6>
 8000bd0:	4645      	mov	r5, r8
 8000bd2:	4305      	orrs	r5, r0
 8000bd4:	026d      	lsls	r5, r5, #9
 8000bd6:	0026      	movs	r6, r4
 8000bd8:	20ff      	movs	r0, #255	; 0xff
 8000bda:	0a6d      	lsrs	r5, r5, #9
 8000bdc:	e77d      	b.n	8000ada <__aeabi_fdiv+0xc2>
 8000bde:	2080      	movs	r0, #128	; 0x80
 8000be0:	03c0      	lsls	r0, r0, #15
 8000be2:	4305      	orrs	r5, r0
 8000be4:	026d      	lsls	r5, r5, #9
 8000be6:	20ff      	movs	r0, #255	; 0xff
 8000be8:	0a6d      	lsrs	r5, r5, #9
 8000bea:	e776      	b.n	8000ada <__aeabi_fdiv+0xc2>
 8000bec:	4642      	mov	r2, r8
 8000bee:	016b      	lsls	r3, r5, #5
 8000bf0:	0150      	lsls	r0, r2, #5
 8000bf2:	4283      	cmp	r3, r0
 8000bf4:	d219      	bcs.n	8000c2a <__aeabi_fdiv+0x212>
 8000bf6:	221b      	movs	r2, #27
 8000bf8:	2500      	movs	r5, #0
 8000bfa:	3f01      	subs	r7, #1
 8000bfc:	2601      	movs	r6, #1
 8000bfe:	001c      	movs	r4, r3
 8000c00:	006d      	lsls	r5, r5, #1
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	2c00      	cmp	r4, #0
 8000c06:	db01      	blt.n	8000c0c <__aeabi_fdiv+0x1f4>
 8000c08:	4298      	cmp	r0, r3
 8000c0a:	d801      	bhi.n	8000c10 <__aeabi_fdiv+0x1f8>
 8000c0c:	1a1b      	subs	r3, r3, r0
 8000c0e:	4335      	orrs	r5, r6
 8000c10:	3a01      	subs	r2, #1
 8000c12:	2a00      	cmp	r2, #0
 8000c14:	d1f3      	bne.n	8000bfe <__aeabi_fdiv+0x1e6>
 8000c16:	1e5a      	subs	r2, r3, #1
 8000c18:	4193      	sbcs	r3, r2
 8000c1a:	431d      	orrs	r5, r3
 8000c1c:	003b      	movs	r3, r7
 8000c1e:	337f      	adds	r3, #127	; 0x7f
 8000c20:	000e      	movs	r6, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	dd00      	ble.n	8000c28 <__aeabi_fdiv+0x210>
 8000c26:	e741      	b.n	8000aac <__aeabi_fdiv+0x94>
 8000c28:	e7aa      	b.n	8000b80 <__aeabi_fdiv+0x168>
 8000c2a:	221a      	movs	r2, #26
 8000c2c:	2501      	movs	r5, #1
 8000c2e:	1a1b      	subs	r3, r3, r0
 8000c30:	e7e4      	b.n	8000bfc <__aeabi_fdiv+0x1e4>
 8000c32:	01ad      	lsls	r5, r5, #6
 8000c34:	2000      	movs	r0, #0
 8000c36:	0a6d      	lsrs	r5, r5, #9
 8000c38:	e74f      	b.n	8000ada <__aeabi_fdiv+0xc2>
 8000c3a:	46c0      	nop			; (mov r8, r8)
 8000c3c:	08009a7c 	.word	0x08009a7c
 8000c40:	f7ffffff 	.word	0xf7ffffff
 8000c44:	08009abc 	.word	0x08009abc

08000c48 <__aeabi_i2f>:
 8000c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c4a:	2800      	cmp	r0, #0
 8000c4c:	d013      	beq.n	8000c76 <__aeabi_i2f+0x2e>
 8000c4e:	17c3      	asrs	r3, r0, #31
 8000c50:	18c6      	adds	r6, r0, r3
 8000c52:	405e      	eors	r6, r3
 8000c54:	0fc4      	lsrs	r4, r0, #31
 8000c56:	0030      	movs	r0, r6
 8000c58:	f001 fefa 	bl	8002a50 <__clzsi2>
 8000c5c:	239e      	movs	r3, #158	; 0x9e
 8000c5e:	0005      	movs	r5, r0
 8000c60:	1a1b      	subs	r3, r3, r0
 8000c62:	2b96      	cmp	r3, #150	; 0x96
 8000c64:	dc0f      	bgt.n	8000c86 <__aeabi_i2f+0x3e>
 8000c66:	2808      	cmp	r0, #8
 8000c68:	dd01      	ble.n	8000c6e <__aeabi_i2f+0x26>
 8000c6a:	3d08      	subs	r5, #8
 8000c6c:	40ae      	lsls	r6, r5
 8000c6e:	0276      	lsls	r6, r6, #9
 8000c70:	0a76      	lsrs	r6, r6, #9
 8000c72:	b2d8      	uxtb	r0, r3
 8000c74:	e002      	b.n	8000c7c <__aeabi_i2f+0x34>
 8000c76:	2400      	movs	r4, #0
 8000c78:	2000      	movs	r0, #0
 8000c7a:	2600      	movs	r6, #0
 8000c7c:	05c0      	lsls	r0, r0, #23
 8000c7e:	4330      	orrs	r0, r6
 8000c80:	07e4      	lsls	r4, r4, #31
 8000c82:	4320      	orrs	r0, r4
 8000c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c86:	2b99      	cmp	r3, #153	; 0x99
 8000c88:	dd0c      	ble.n	8000ca4 <__aeabi_i2f+0x5c>
 8000c8a:	2205      	movs	r2, #5
 8000c8c:	0031      	movs	r1, r6
 8000c8e:	1a12      	subs	r2, r2, r0
 8000c90:	40d1      	lsrs	r1, r2
 8000c92:	000a      	movs	r2, r1
 8000c94:	0001      	movs	r1, r0
 8000c96:	0030      	movs	r0, r6
 8000c98:	311b      	adds	r1, #27
 8000c9a:	4088      	lsls	r0, r1
 8000c9c:	1e41      	subs	r1, r0, #1
 8000c9e:	4188      	sbcs	r0, r1
 8000ca0:	4302      	orrs	r2, r0
 8000ca2:	0016      	movs	r6, r2
 8000ca4:	2d05      	cmp	r5, #5
 8000ca6:	dc12      	bgt.n	8000cce <__aeabi_i2f+0x86>
 8000ca8:	0031      	movs	r1, r6
 8000caa:	4f0d      	ldr	r7, [pc, #52]	; (8000ce0 <__aeabi_i2f+0x98>)
 8000cac:	4039      	ands	r1, r7
 8000cae:	0772      	lsls	r2, r6, #29
 8000cb0:	d009      	beq.n	8000cc6 <__aeabi_i2f+0x7e>
 8000cb2:	200f      	movs	r0, #15
 8000cb4:	4030      	ands	r0, r6
 8000cb6:	2804      	cmp	r0, #4
 8000cb8:	d005      	beq.n	8000cc6 <__aeabi_i2f+0x7e>
 8000cba:	3104      	adds	r1, #4
 8000cbc:	014a      	lsls	r2, r1, #5
 8000cbe:	d502      	bpl.n	8000cc6 <__aeabi_i2f+0x7e>
 8000cc0:	239f      	movs	r3, #159	; 0x9f
 8000cc2:	4039      	ands	r1, r7
 8000cc4:	1b5b      	subs	r3, r3, r5
 8000cc6:	0189      	lsls	r1, r1, #6
 8000cc8:	0a4e      	lsrs	r6, r1, #9
 8000cca:	b2d8      	uxtb	r0, r3
 8000ccc:	e7d6      	b.n	8000c7c <__aeabi_i2f+0x34>
 8000cce:	1f6a      	subs	r2, r5, #5
 8000cd0:	4096      	lsls	r6, r2
 8000cd2:	0031      	movs	r1, r6
 8000cd4:	4f02      	ldr	r7, [pc, #8]	; (8000ce0 <__aeabi_i2f+0x98>)
 8000cd6:	4039      	ands	r1, r7
 8000cd8:	0772      	lsls	r2, r6, #29
 8000cda:	d0f4      	beq.n	8000cc6 <__aeabi_i2f+0x7e>
 8000cdc:	e7e9      	b.n	8000cb2 <__aeabi_i2f+0x6a>
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	fbffffff 	.word	0xfbffffff

08000ce4 <__aeabi_dadd>:
 8000ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ce6:	464f      	mov	r7, r9
 8000ce8:	4646      	mov	r6, r8
 8000cea:	46d6      	mov	lr, sl
 8000cec:	000d      	movs	r5, r1
 8000cee:	0004      	movs	r4, r0
 8000cf0:	b5c0      	push	{r6, r7, lr}
 8000cf2:	001f      	movs	r7, r3
 8000cf4:	0011      	movs	r1, r2
 8000cf6:	0328      	lsls	r0, r5, #12
 8000cf8:	0f62      	lsrs	r2, r4, #29
 8000cfa:	0a40      	lsrs	r0, r0, #9
 8000cfc:	4310      	orrs	r0, r2
 8000cfe:	007a      	lsls	r2, r7, #1
 8000d00:	0d52      	lsrs	r2, r2, #21
 8000d02:	00e3      	lsls	r3, r4, #3
 8000d04:	033c      	lsls	r4, r7, #12
 8000d06:	4691      	mov	r9, r2
 8000d08:	0a64      	lsrs	r4, r4, #9
 8000d0a:	0ffa      	lsrs	r2, r7, #31
 8000d0c:	0f4f      	lsrs	r7, r1, #29
 8000d0e:	006e      	lsls	r6, r5, #1
 8000d10:	4327      	orrs	r7, r4
 8000d12:	4692      	mov	sl, r2
 8000d14:	46b8      	mov	r8, r7
 8000d16:	0d76      	lsrs	r6, r6, #21
 8000d18:	0fed      	lsrs	r5, r5, #31
 8000d1a:	00c9      	lsls	r1, r1, #3
 8000d1c:	4295      	cmp	r5, r2
 8000d1e:	d100      	bne.n	8000d22 <__aeabi_dadd+0x3e>
 8000d20:	e099      	b.n	8000e56 <__aeabi_dadd+0x172>
 8000d22:	464c      	mov	r4, r9
 8000d24:	1b34      	subs	r4, r6, r4
 8000d26:	46a4      	mov	ip, r4
 8000d28:	2c00      	cmp	r4, #0
 8000d2a:	dc00      	bgt.n	8000d2e <__aeabi_dadd+0x4a>
 8000d2c:	e07c      	b.n	8000e28 <__aeabi_dadd+0x144>
 8000d2e:	464a      	mov	r2, r9
 8000d30:	2a00      	cmp	r2, #0
 8000d32:	d100      	bne.n	8000d36 <__aeabi_dadd+0x52>
 8000d34:	e0b8      	b.n	8000ea8 <__aeabi_dadd+0x1c4>
 8000d36:	4ac5      	ldr	r2, [pc, #788]	; (800104c <__aeabi_dadd+0x368>)
 8000d38:	4296      	cmp	r6, r2
 8000d3a:	d100      	bne.n	8000d3e <__aeabi_dadd+0x5a>
 8000d3c:	e11c      	b.n	8000f78 <__aeabi_dadd+0x294>
 8000d3e:	2280      	movs	r2, #128	; 0x80
 8000d40:	003c      	movs	r4, r7
 8000d42:	0412      	lsls	r2, r2, #16
 8000d44:	4314      	orrs	r4, r2
 8000d46:	46a0      	mov	r8, r4
 8000d48:	4662      	mov	r2, ip
 8000d4a:	2a38      	cmp	r2, #56	; 0x38
 8000d4c:	dd00      	ble.n	8000d50 <__aeabi_dadd+0x6c>
 8000d4e:	e161      	b.n	8001014 <__aeabi_dadd+0x330>
 8000d50:	2a1f      	cmp	r2, #31
 8000d52:	dd00      	ble.n	8000d56 <__aeabi_dadd+0x72>
 8000d54:	e1cc      	b.n	80010f0 <__aeabi_dadd+0x40c>
 8000d56:	4664      	mov	r4, ip
 8000d58:	2220      	movs	r2, #32
 8000d5a:	1b12      	subs	r2, r2, r4
 8000d5c:	4644      	mov	r4, r8
 8000d5e:	4094      	lsls	r4, r2
 8000d60:	000f      	movs	r7, r1
 8000d62:	46a1      	mov	r9, r4
 8000d64:	4664      	mov	r4, ip
 8000d66:	4091      	lsls	r1, r2
 8000d68:	40e7      	lsrs	r7, r4
 8000d6a:	464c      	mov	r4, r9
 8000d6c:	1e4a      	subs	r2, r1, #1
 8000d6e:	4191      	sbcs	r1, r2
 8000d70:	433c      	orrs	r4, r7
 8000d72:	4642      	mov	r2, r8
 8000d74:	4321      	orrs	r1, r4
 8000d76:	4664      	mov	r4, ip
 8000d78:	40e2      	lsrs	r2, r4
 8000d7a:	1a80      	subs	r0, r0, r2
 8000d7c:	1a5c      	subs	r4, r3, r1
 8000d7e:	42a3      	cmp	r3, r4
 8000d80:	419b      	sbcs	r3, r3
 8000d82:	425f      	negs	r7, r3
 8000d84:	1bc7      	subs	r7, r0, r7
 8000d86:	023b      	lsls	r3, r7, #8
 8000d88:	d400      	bmi.n	8000d8c <__aeabi_dadd+0xa8>
 8000d8a:	e0d0      	b.n	8000f2e <__aeabi_dadd+0x24a>
 8000d8c:	027f      	lsls	r7, r7, #9
 8000d8e:	0a7f      	lsrs	r7, r7, #9
 8000d90:	2f00      	cmp	r7, #0
 8000d92:	d100      	bne.n	8000d96 <__aeabi_dadd+0xb2>
 8000d94:	e0ff      	b.n	8000f96 <__aeabi_dadd+0x2b2>
 8000d96:	0038      	movs	r0, r7
 8000d98:	f001 fe5a 	bl	8002a50 <__clzsi2>
 8000d9c:	0001      	movs	r1, r0
 8000d9e:	3908      	subs	r1, #8
 8000da0:	2320      	movs	r3, #32
 8000da2:	0022      	movs	r2, r4
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	408f      	lsls	r7, r1
 8000da8:	40da      	lsrs	r2, r3
 8000daa:	408c      	lsls	r4, r1
 8000dac:	4317      	orrs	r7, r2
 8000dae:	42b1      	cmp	r1, r6
 8000db0:	da00      	bge.n	8000db4 <__aeabi_dadd+0xd0>
 8000db2:	e0ff      	b.n	8000fb4 <__aeabi_dadd+0x2d0>
 8000db4:	1b89      	subs	r1, r1, r6
 8000db6:	1c4b      	adds	r3, r1, #1
 8000db8:	2b1f      	cmp	r3, #31
 8000dba:	dd00      	ble.n	8000dbe <__aeabi_dadd+0xda>
 8000dbc:	e0a8      	b.n	8000f10 <__aeabi_dadd+0x22c>
 8000dbe:	2220      	movs	r2, #32
 8000dc0:	0039      	movs	r1, r7
 8000dc2:	1ad2      	subs	r2, r2, r3
 8000dc4:	0020      	movs	r0, r4
 8000dc6:	4094      	lsls	r4, r2
 8000dc8:	4091      	lsls	r1, r2
 8000dca:	40d8      	lsrs	r0, r3
 8000dcc:	1e62      	subs	r2, r4, #1
 8000dce:	4194      	sbcs	r4, r2
 8000dd0:	40df      	lsrs	r7, r3
 8000dd2:	2600      	movs	r6, #0
 8000dd4:	4301      	orrs	r1, r0
 8000dd6:	430c      	orrs	r4, r1
 8000dd8:	0763      	lsls	r3, r4, #29
 8000dda:	d009      	beq.n	8000df0 <__aeabi_dadd+0x10c>
 8000ddc:	230f      	movs	r3, #15
 8000dde:	4023      	ands	r3, r4
 8000de0:	2b04      	cmp	r3, #4
 8000de2:	d005      	beq.n	8000df0 <__aeabi_dadd+0x10c>
 8000de4:	1d23      	adds	r3, r4, #4
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	41a4      	sbcs	r4, r4
 8000dea:	4264      	negs	r4, r4
 8000dec:	193f      	adds	r7, r7, r4
 8000dee:	001c      	movs	r4, r3
 8000df0:	023b      	lsls	r3, r7, #8
 8000df2:	d400      	bmi.n	8000df6 <__aeabi_dadd+0x112>
 8000df4:	e09e      	b.n	8000f34 <__aeabi_dadd+0x250>
 8000df6:	4b95      	ldr	r3, [pc, #596]	; (800104c <__aeabi_dadd+0x368>)
 8000df8:	3601      	adds	r6, #1
 8000dfa:	429e      	cmp	r6, r3
 8000dfc:	d100      	bne.n	8000e00 <__aeabi_dadd+0x11c>
 8000dfe:	e0b7      	b.n	8000f70 <__aeabi_dadd+0x28c>
 8000e00:	4a93      	ldr	r2, [pc, #588]	; (8001050 <__aeabi_dadd+0x36c>)
 8000e02:	08e4      	lsrs	r4, r4, #3
 8000e04:	4017      	ands	r7, r2
 8000e06:	077b      	lsls	r3, r7, #29
 8000e08:	0571      	lsls	r1, r6, #21
 8000e0a:	027f      	lsls	r7, r7, #9
 8000e0c:	4323      	orrs	r3, r4
 8000e0e:	0b3f      	lsrs	r7, r7, #12
 8000e10:	0d4a      	lsrs	r2, r1, #21
 8000e12:	0512      	lsls	r2, r2, #20
 8000e14:	433a      	orrs	r2, r7
 8000e16:	07ed      	lsls	r5, r5, #31
 8000e18:	432a      	orrs	r2, r5
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	0011      	movs	r1, r2
 8000e1e:	bce0      	pop	{r5, r6, r7}
 8000e20:	46ba      	mov	sl, r7
 8000e22:	46b1      	mov	r9, r6
 8000e24:	46a8      	mov	r8, r5
 8000e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e28:	2c00      	cmp	r4, #0
 8000e2a:	d04b      	beq.n	8000ec4 <__aeabi_dadd+0x1e0>
 8000e2c:	464c      	mov	r4, r9
 8000e2e:	1ba4      	subs	r4, r4, r6
 8000e30:	46a4      	mov	ip, r4
 8000e32:	2e00      	cmp	r6, #0
 8000e34:	d000      	beq.n	8000e38 <__aeabi_dadd+0x154>
 8000e36:	e123      	b.n	8001080 <__aeabi_dadd+0x39c>
 8000e38:	0004      	movs	r4, r0
 8000e3a:	431c      	orrs	r4, r3
 8000e3c:	d100      	bne.n	8000e40 <__aeabi_dadd+0x15c>
 8000e3e:	e1af      	b.n	80011a0 <__aeabi_dadd+0x4bc>
 8000e40:	4662      	mov	r2, ip
 8000e42:	1e54      	subs	r4, r2, #1
 8000e44:	2a01      	cmp	r2, #1
 8000e46:	d100      	bne.n	8000e4a <__aeabi_dadd+0x166>
 8000e48:	e215      	b.n	8001276 <__aeabi_dadd+0x592>
 8000e4a:	4d80      	ldr	r5, [pc, #512]	; (800104c <__aeabi_dadd+0x368>)
 8000e4c:	45ac      	cmp	ip, r5
 8000e4e:	d100      	bne.n	8000e52 <__aeabi_dadd+0x16e>
 8000e50:	e1c8      	b.n	80011e4 <__aeabi_dadd+0x500>
 8000e52:	46a4      	mov	ip, r4
 8000e54:	e11b      	b.n	800108e <__aeabi_dadd+0x3aa>
 8000e56:	464a      	mov	r2, r9
 8000e58:	1ab2      	subs	r2, r6, r2
 8000e5a:	4694      	mov	ip, r2
 8000e5c:	2a00      	cmp	r2, #0
 8000e5e:	dc00      	bgt.n	8000e62 <__aeabi_dadd+0x17e>
 8000e60:	e0ac      	b.n	8000fbc <__aeabi_dadd+0x2d8>
 8000e62:	464a      	mov	r2, r9
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	d043      	beq.n	8000ef0 <__aeabi_dadd+0x20c>
 8000e68:	4a78      	ldr	r2, [pc, #480]	; (800104c <__aeabi_dadd+0x368>)
 8000e6a:	4296      	cmp	r6, r2
 8000e6c:	d100      	bne.n	8000e70 <__aeabi_dadd+0x18c>
 8000e6e:	e1af      	b.n	80011d0 <__aeabi_dadd+0x4ec>
 8000e70:	2280      	movs	r2, #128	; 0x80
 8000e72:	003c      	movs	r4, r7
 8000e74:	0412      	lsls	r2, r2, #16
 8000e76:	4314      	orrs	r4, r2
 8000e78:	46a0      	mov	r8, r4
 8000e7a:	4662      	mov	r2, ip
 8000e7c:	2a38      	cmp	r2, #56	; 0x38
 8000e7e:	dc67      	bgt.n	8000f50 <__aeabi_dadd+0x26c>
 8000e80:	2a1f      	cmp	r2, #31
 8000e82:	dc00      	bgt.n	8000e86 <__aeabi_dadd+0x1a2>
 8000e84:	e15f      	b.n	8001146 <__aeabi_dadd+0x462>
 8000e86:	4647      	mov	r7, r8
 8000e88:	3a20      	subs	r2, #32
 8000e8a:	40d7      	lsrs	r7, r2
 8000e8c:	4662      	mov	r2, ip
 8000e8e:	2a20      	cmp	r2, #32
 8000e90:	d005      	beq.n	8000e9e <__aeabi_dadd+0x1ba>
 8000e92:	4664      	mov	r4, ip
 8000e94:	2240      	movs	r2, #64	; 0x40
 8000e96:	1b12      	subs	r2, r2, r4
 8000e98:	4644      	mov	r4, r8
 8000e9a:	4094      	lsls	r4, r2
 8000e9c:	4321      	orrs	r1, r4
 8000e9e:	1e4a      	subs	r2, r1, #1
 8000ea0:	4191      	sbcs	r1, r2
 8000ea2:	000c      	movs	r4, r1
 8000ea4:	433c      	orrs	r4, r7
 8000ea6:	e057      	b.n	8000f58 <__aeabi_dadd+0x274>
 8000ea8:	003a      	movs	r2, r7
 8000eaa:	430a      	orrs	r2, r1
 8000eac:	d100      	bne.n	8000eb0 <__aeabi_dadd+0x1cc>
 8000eae:	e105      	b.n	80010bc <__aeabi_dadd+0x3d8>
 8000eb0:	0022      	movs	r2, r4
 8000eb2:	3a01      	subs	r2, #1
 8000eb4:	2c01      	cmp	r4, #1
 8000eb6:	d100      	bne.n	8000eba <__aeabi_dadd+0x1d6>
 8000eb8:	e182      	b.n	80011c0 <__aeabi_dadd+0x4dc>
 8000eba:	4c64      	ldr	r4, [pc, #400]	; (800104c <__aeabi_dadd+0x368>)
 8000ebc:	45a4      	cmp	ip, r4
 8000ebe:	d05b      	beq.n	8000f78 <__aeabi_dadd+0x294>
 8000ec0:	4694      	mov	ip, r2
 8000ec2:	e741      	b.n	8000d48 <__aeabi_dadd+0x64>
 8000ec4:	4c63      	ldr	r4, [pc, #396]	; (8001054 <__aeabi_dadd+0x370>)
 8000ec6:	1c77      	adds	r7, r6, #1
 8000ec8:	4227      	tst	r7, r4
 8000eca:	d000      	beq.n	8000ece <__aeabi_dadd+0x1ea>
 8000ecc:	e0c4      	b.n	8001058 <__aeabi_dadd+0x374>
 8000ece:	0004      	movs	r4, r0
 8000ed0:	431c      	orrs	r4, r3
 8000ed2:	2e00      	cmp	r6, #0
 8000ed4:	d000      	beq.n	8000ed8 <__aeabi_dadd+0x1f4>
 8000ed6:	e169      	b.n	80011ac <__aeabi_dadd+0x4c8>
 8000ed8:	2c00      	cmp	r4, #0
 8000eda:	d100      	bne.n	8000ede <__aeabi_dadd+0x1fa>
 8000edc:	e1bf      	b.n	800125e <__aeabi_dadd+0x57a>
 8000ede:	4644      	mov	r4, r8
 8000ee0:	430c      	orrs	r4, r1
 8000ee2:	d000      	beq.n	8000ee6 <__aeabi_dadd+0x202>
 8000ee4:	e1d0      	b.n	8001288 <__aeabi_dadd+0x5a4>
 8000ee6:	0742      	lsls	r2, r0, #29
 8000ee8:	08db      	lsrs	r3, r3, #3
 8000eea:	4313      	orrs	r3, r2
 8000eec:	08c0      	lsrs	r0, r0, #3
 8000eee:	e029      	b.n	8000f44 <__aeabi_dadd+0x260>
 8000ef0:	003a      	movs	r2, r7
 8000ef2:	430a      	orrs	r2, r1
 8000ef4:	d100      	bne.n	8000ef8 <__aeabi_dadd+0x214>
 8000ef6:	e170      	b.n	80011da <__aeabi_dadd+0x4f6>
 8000ef8:	4662      	mov	r2, ip
 8000efa:	4664      	mov	r4, ip
 8000efc:	3a01      	subs	r2, #1
 8000efe:	2c01      	cmp	r4, #1
 8000f00:	d100      	bne.n	8000f04 <__aeabi_dadd+0x220>
 8000f02:	e0e0      	b.n	80010c6 <__aeabi_dadd+0x3e2>
 8000f04:	4c51      	ldr	r4, [pc, #324]	; (800104c <__aeabi_dadd+0x368>)
 8000f06:	45a4      	cmp	ip, r4
 8000f08:	d100      	bne.n	8000f0c <__aeabi_dadd+0x228>
 8000f0a:	e161      	b.n	80011d0 <__aeabi_dadd+0x4ec>
 8000f0c:	4694      	mov	ip, r2
 8000f0e:	e7b4      	b.n	8000e7a <__aeabi_dadd+0x196>
 8000f10:	003a      	movs	r2, r7
 8000f12:	391f      	subs	r1, #31
 8000f14:	40ca      	lsrs	r2, r1
 8000f16:	0011      	movs	r1, r2
 8000f18:	2b20      	cmp	r3, #32
 8000f1a:	d003      	beq.n	8000f24 <__aeabi_dadd+0x240>
 8000f1c:	2240      	movs	r2, #64	; 0x40
 8000f1e:	1ad3      	subs	r3, r2, r3
 8000f20:	409f      	lsls	r7, r3
 8000f22:	433c      	orrs	r4, r7
 8000f24:	1e63      	subs	r3, r4, #1
 8000f26:	419c      	sbcs	r4, r3
 8000f28:	2700      	movs	r7, #0
 8000f2a:	2600      	movs	r6, #0
 8000f2c:	430c      	orrs	r4, r1
 8000f2e:	0763      	lsls	r3, r4, #29
 8000f30:	d000      	beq.n	8000f34 <__aeabi_dadd+0x250>
 8000f32:	e753      	b.n	8000ddc <__aeabi_dadd+0xf8>
 8000f34:	46b4      	mov	ip, r6
 8000f36:	08e4      	lsrs	r4, r4, #3
 8000f38:	077b      	lsls	r3, r7, #29
 8000f3a:	4323      	orrs	r3, r4
 8000f3c:	08f8      	lsrs	r0, r7, #3
 8000f3e:	4a43      	ldr	r2, [pc, #268]	; (800104c <__aeabi_dadd+0x368>)
 8000f40:	4594      	cmp	ip, r2
 8000f42:	d01d      	beq.n	8000f80 <__aeabi_dadd+0x29c>
 8000f44:	4662      	mov	r2, ip
 8000f46:	0307      	lsls	r7, r0, #12
 8000f48:	0552      	lsls	r2, r2, #21
 8000f4a:	0b3f      	lsrs	r7, r7, #12
 8000f4c:	0d52      	lsrs	r2, r2, #21
 8000f4e:	e760      	b.n	8000e12 <__aeabi_dadd+0x12e>
 8000f50:	4644      	mov	r4, r8
 8000f52:	430c      	orrs	r4, r1
 8000f54:	1e62      	subs	r2, r4, #1
 8000f56:	4194      	sbcs	r4, r2
 8000f58:	18e4      	adds	r4, r4, r3
 8000f5a:	429c      	cmp	r4, r3
 8000f5c:	419b      	sbcs	r3, r3
 8000f5e:	425f      	negs	r7, r3
 8000f60:	183f      	adds	r7, r7, r0
 8000f62:	023b      	lsls	r3, r7, #8
 8000f64:	d5e3      	bpl.n	8000f2e <__aeabi_dadd+0x24a>
 8000f66:	4b39      	ldr	r3, [pc, #228]	; (800104c <__aeabi_dadd+0x368>)
 8000f68:	3601      	adds	r6, #1
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	d000      	beq.n	8000f70 <__aeabi_dadd+0x28c>
 8000f6e:	e0b5      	b.n	80010dc <__aeabi_dadd+0x3f8>
 8000f70:	0032      	movs	r2, r6
 8000f72:	2700      	movs	r7, #0
 8000f74:	2300      	movs	r3, #0
 8000f76:	e74c      	b.n	8000e12 <__aeabi_dadd+0x12e>
 8000f78:	0742      	lsls	r2, r0, #29
 8000f7a:	08db      	lsrs	r3, r3, #3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	08c0      	lsrs	r0, r0, #3
 8000f80:	001a      	movs	r2, r3
 8000f82:	4302      	orrs	r2, r0
 8000f84:	d100      	bne.n	8000f88 <__aeabi_dadd+0x2a4>
 8000f86:	e1e1      	b.n	800134c <__aeabi_dadd+0x668>
 8000f88:	2780      	movs	r7, #128	; 0x80
 8000f8a:	033f      	lsls	r7, r7, #12
 8000f8c:	4307      	orrs	r7, r0
 8000f8e:	033f      	lsls	r7, r7, #12
 8000f90:	4a2e      	ldr	r2, [pc, #184]	; (800104c <__aeabi_dadd+0x368>)
 8000f92:	0b3f      	lsrs	r7, r7, #12
 8000f94:	e73d      	b.n	8000e12 <__aeabi_dadd+0x12e>
 8000f96:	0020      	movs	r0, r4
 8000f98:	f001 fd5a 	bl	8002a50 <__clzsi2>
 8000f9c:	0001      	movs	r1, r0
 8000f9e:	3118      	adds	r1, #24
 8000fa0:	291f      	cmp	r1, #31
 8000fa2:	dc00      	bgt.n	8000fa6 <__aeabi_dadd+0x2c2>
 8000fa4:	e6fc      	b.n	8000da0 <__aeabi_dadd+0xbc>
 8000fa6:	3808      	subs	r0, #8
 8000fa8:	4084      	lsls	r4, r0
 8000faa:	0027      	movs	r7, r4
 8000fac:	2400      	movs	r4, #0
 8000fae:	42b1      	cmp	r1, r6
 8000fb0:	db00      	blt.n	8000fb4 <__aeabi_dadd+0x2d0>
 8000fb2:	e6ff      	b.n	8000db4 <__aeabi_dadd+0xd0>
 8000fb4:	4a26      	ldr	r2, [pc, #152]	; (8001050 <__aeabi_dadd+0x36c>)
 8000fb6:	1a76      	subs	r6, r6, r1
 8000fb8:	4017      	ands	r7, r2
 8000fba:	e70d      	b.n	8000dd8 <__aeabi_dadd+0xf4>
 8000fbc:	2a00      	cmp	r2, #0
 8000fbe:	d02f      	beq.n	8001020 <__aeabi_dadd+0x33c>
 8000fc0:	464a      	mov	r2, r9
 8000fc2:	1b92      	subs	r2, r2, r6
 8000fc4:	4694      	mov	ip, r2
 8000fc6:	2e00      	cmp	r6, #0
 8000fc8:	d100      	bne.n	8000fcc <__aeabi_dadd+0x2e8>
 8000fca:	e0ad      	b.n	8001128 <__aeabi_dadd+0x444>
 8000fcc:	4a1f      	ldr	r2, [pc, #124]	; (800104c <__aeabi_dadd+0x368>)
 8000fce:	4591      	cmp	r9, r2
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_dadd+0x2f0>
 8000fd2:	e10f      	b.n	80011f4 <__aeabi_dadd+0x510>
 8000fd4:	2280      	movs	r2, #128	; 0x80
 8000fd6:	0412      	lsls	r2, r2, #16
 8000fd8:	4310      	orrs	r0, r2
 8000fda:	4662      	mov	r2, ip
 8000fdc:	2a38      	cmp	r2, #56	; 0x38
 8000fde:	dd00      	ble.n	8000fe2 <__aeabi_dadd+0x2fe>
 8000fe0:	e10f      	b.n	8001202 <__aeabi_dadd+0x51e>
 8000fe2:	2a1f      	cmp	r2, #31
 8000fe4:	dd00      	ble.n	8000fe8 <__aeabi_dadd+0x304>
 8000fe6:	e180      	b.n	80012ea <__aeabi_dadd+0x606>
 8000fe8:	4664      	mov	r4, ip
 8000fea:	2220      	movs	r2, #32
 8000fec:	001e      	movs	r6, r3
 8000fee:	1b12      	subs	r2, r2, r4
 8000ff0:	4667      	mov	r7, ip
 8000ff2:	0004      	movs	r4, r0
 8000ff4:	4093      	lsls	r3, r2
 8000ff6:	4094      	lsls	r4, r2
 8000ff8:	40fe      	lsrs	r6, r7
 8000ffa:	1e5a      	subs	r2, r3, #1
 8000ffc:	4193      	sbcs	r3, r2
 8000ffe:	40f8      	lsrs	r0, r7
 8001000:	4334      	orrs	r4, r6
 8001002:	431c      	orrs	r4, r3
 8001004:	4480      	add	r8, r0
 8001006:	1864      	adds	r4, r4, r1
 8001008:	428c      	cmp	r4, r1
 800100a:	41bf      	sbcs	r7, r7
 800100c:	427f      	negs	r7, r7
 800100e:	464e      	mov	r6, r9
 8001010:	4447      	add	r7, r8
 8001012:	e7a6      	b.n	8000f62 <__aeabi_dadd+0x27e>
 8001014:	4642      	mov	r2, r8
 8001016:	430a      	orrs	r2, r1
 8001018:	0011      	movs	r1, r2
 800101a:	1e4a      	subs	r2, r1, #1
 800101c:	4191      	sbcs	r1, r2
 800101e:	e6ad      	b.n	8000d7c <__aeabi_dadd+0x98>
 8001020:	4c0c      	ldr	r4, [pc, #48]	; (8001054 <__aeabi_dadd+0x370>)
 8001022:	1c72      	adds	r2, r6, #1
 8001024:	4222      	tst	r2, r4
 8001026:	d000      	beq.n	800102a <__aeabi_dadd+0x346>
 8001028:	e0a1      	b.n	800116e <__aeabi_dadd+0x48a>
 800102a:	0002      	movs	r2, r0
 800102c:	431a      	orrs	r2, r3
 800102e:	2e00      	cmp	r6, #0
 8001030:	d000      	beq.n	8001034 <__aeabi_dadd+0x350>
 8001032:	e0fa      	b.n	800122a <__aeabi_dadd+0x546>
 8001034:	2a00      	cmp	r2, #0
 8001036:	d100      	bne.n	800103a <__aeabi_dadd+0x356>
 8001038:	e145      	b.n	80012c6 <__aeabi_dadd+0x5e2>
 800103a:	003a      	movs	r2, r7
 800103c:	430a      	orrs	r2, r1
 800103e:	d000      	beq.n	8001042 <__aeabi_dadd+0x35e>
 8001040:	e146      	b.n	80012d0 <__aeabi_dadd+0x5ec>
 8001042:	0742      	lsls	r2, r0, #29
 8001044:	08db      	lsrs	r3, r3, #3
 8001046:	4313      	orrs	r3, r2
 8001048:	08c0      	lsrs	r0, r0, #3
 800104a:	e77b      	b.n	8000f44 <__aeabi_dadd+0x260>
 800104c:	000007ff 	.word	0x000007ff
 8001050:	ff7fffff 	.word	0xff7fffff
 8001054:	000007fe 	.word	0x000007fe
 8001058:	4647      	mov	r7, r8
 800105a:	1a5c      	subs	r4, r3, r1
 800105c:	1bc2      	subs	r2, r0, r7
 800105e:	42a3      	cmp	r3, r4
 8001060:	41bf      	sbcs	r7, r7
 8001062:	427f      	negs	r7, r7
 8001064:	46b9      	mov	r9, r7
 8001066:	0017      	movs	r7, r2
 8001068:	464a      	mov	r2, r9
 800106a:	1abf      	subs	r7, r7, r2
 800106c:	023a      	lsls	r2, r7, #8
 800106e:	d500      	bpl.n	8001072 <__aeabi_dadd+0x38e>
 8001070:	e08d      	b.n	800118e <__aeabi_dadd+0x4aa>
 8001072:	0023      	movs	r3, r4
 8001074:	433b      	orrs	r3, r7
 8001076:	d000      	beq.n	800107a <__aeabi_dadd+0x396>
 8001078:	e68a      	b.n	8000d90 <__aeabi_dadd+0xac>
 800107a:	2000      	movs	r0, #0
 800107c:	2500      	movs	r5, #0
 800107e:	e761      	b.n	8000f44 <__aeabi_dadd+0x260>
 8001080:	4cb4      	ldr	r4, [pc, #720]	; (8001354 <__aeabi_dadd+0x670>)
 8001082:	45a1      	cmp	r9, r4
 8001084:	d100      	bne.n	8001088 <__aeabi_dadd+0x3a4>
 8001086:	e0ad      	b.n	80011e4 <__aeabi_dadd+0x500>
 8001088:	2480      	movs	r4, #128	; 0x80
 800108a:	0424      	lsls	r4, r4, #16
 800108c:	4320      	orrs	r0, r4
 800108e:	4664      	mov	r4, ip
 8001090:	2c38      	cmp	r4, #56	; 0x38
 8001092:	dc3d      	bgt.n	8001110 <__aeabi_dadd+0x42c>
 8001094:	4662      	mov	r2, ip
 8001096:	2c1f      	cmp	r4, #31
 8001098:	dd00      	ble.n	800109c <__aeabi_dadd+0x3b8>
 800109a:	e0b7      	b.n	800120c <__aeabi_dadd+0x528>
 800109c:	2520      	movs	r5, #32
 800109e:	001e      	movs	r6, r3
 80010a0:	1b2d      	subs	r5, r5, r4
 80010a2:	0004      	movs	r4, r0
 80010a4:	40ab      	lsls	r3, r5
 80010a6:	40ac      	lsls	r4, r5
 80010a8:	40d6      	lsrs	r6, r2
 80010aa:	40d0      	lsrs	r0, r2
 80010ac:	4642      	mov	r2, r8
 80010ae:	1e5d      	subs	r5, r3, #1
 80010b0:	41ab      	sbcs	r3, r5
 80010b2:	4334      	orrs	r4, r6
 80010b4:	1a12      	subs	r2, r2, r0
 80010b6:	4690      	mov	r8, r2
 80010b8:	4323      	orrs	r3, r4
 80010ba:	e02c      	b.n	8001116 <__aeabi_dadd+0x432>
 80010bc:	0742      	lsls	r2, r0, #29
 80010be:	08db      	lsrs	r3, r3, #3
 80010c0:	4313      	orrs	r3, r2
 80010c2:	08c0      	lsrs	r0, r0, #3
 80010c4:	e73b      	b.n	8000f3e <__aeabi_dadd+0x25a>
 80010c6:	185c      	adds	r4, r3, r1
 80010c8:	429c      	cmp	r4, r3
 80010ca:	419b      	sbcs	r3, r3
 80010cc:	4440      	add	r0, r8
 80010ce:	425b      	negs	r3, r3
 80010d0:	18c7      	adds	r7, r0, r3
 80010d2:	2601      	movs	r6, #1
 80010d4:	023b      	lsls	r3, r7, #8
 80010d6:	d400      	bmi.n	80010da <__aeabi_dadd+0x3f6>
 80010d8:	e729      	b.n	8000f2e <__aeabi_dadd+0x24a>
 80010da:	2602      	movs	r6, #2
 80010dc:	4a9e      	ldr	r2, [pc, #632]	; (8001358 <__aeabi_dadd+0x674>)
 80010de:	0863      	lsrs	r3, r4, #1
 80010e0:	4017      	ands	r7, r2
 80010e2:	2201      	movs	r2, #1
 80010e4:	4014      	ands	r4, r2
 80010e6:	431c      	orrs	r4, r3
 80010e8:	07fb      	lsls	r3, r7, #31
 80010ea:	431c      	orrs	r4, r3
 80010ec:	087f      	lsrs	r7, r7, #1
 80010ee:	e673      	b.n	8000dd8 <__aeabi_dadd+0xf4>
 80010f0:	4644      	mov	r4, r8
 80010f2:	3a20      	subs	r2, #32
 80010f4:	40d4      	lsrs	r4, r2
 80010f6:	4662      	mov	r2, ip
 80010f8:	2a20      	cmp	r2, #32
 80010fa:	d005      	beq.n	8001108 <__aeabi_dadd+0x424>
 80010fc:	4667      	mov	r7, ip
 80010fe:	2240      	movs	r2, #64	; 0x40
 8001100:	1bd2      	subs	r2, r2, r7
 8001102:	4647      	mov	r7, r8
 8001104:	4097      	lsls	r7, r2
 8001106:	4339      	orrs	r1, r7
 8001108:	1e4a      	subs	r2, r1, #1
 800110a:	4191      	sbcs	r1, r2
 800110c:	4321      	orrs	r1, r4
 800110e:	e635      	b.n	8000d7c <__aeabi_dadd+0x98>
 8001110:	4303      	orrs	r3, r0
 8001112:	1e58      	subs	r0, r3, #1
 8001114:	4183      	sbcs	r3, r0
 8001116:	1acc      	subs	r4, r1, r3
 8001118:	42a1      	cmp	r1, r4
 800111a:	41bf      	sbcs	r7, r7
 800111c:	4643      	mov	r3, r8
 800111e:	427f      	negs	r7, r7
 8001120:	4655      	mov	r5, sl
 8001122:	464e      	mov	r6, r9
 8001124:	1bdf      	subs	r7, r3, r7
 8001126:	e62e      	b.n	8000d86 <__aeabi_dadd+0xa2>
 8001128:	0002      	movs	r2, r0
 800112a:	431a      	orrs	r2, r3
 800112c:	d100      	bne.n	8001130 <__aeabi_dadd+0x44c>
 800112e:	e0bd      	b.n	80012ac <__aeabi_dadd+0x5c8>
 8001130:	4662      	mov	r2, ip
 8001132:	4664      	mov	r4, ip
 8001134:	3a01      	subs	r2, #1
 8001136:	2c01      	cmp	r4, #1
 8001138:	d100      	bne.n	800113c <__aeabi_dadd+0x458>
 800113a:	e0e5      	b.n	8001308 <__aeabi_dadd+0x624>
 800113c:	4c85      	ldr	r4, [pc, #532]	; (8001354 <__aeabi_dadd+0x670>)
 800113e:	45a4      	cmp	ip, r4
 8001140:	d058      	beq.n	80011f4 <__aeabi_dadd+0x510>
 8001142:	4694      	mov	ip, r2
 8001144:	e749      	b.n	8000fda <__aeabi_dadd+0x2f6>
 8001146:	4664      	mov	r4, ip
 8001148:	2220      	movs	r2, #32
 800114a:	1b12      	subs	r2, r2, r4
 800114c:	4644      	mov	r4, r8
 800114e:	4094      	lsls	r4, r2
 8001150:	000f      	movs	r7, r1
 8001152:	46a1      	mov	r9, r4
 8001154:	4664      	mov	r4, ip
 8001156:	4091      	lsls	r1, r2
 8001158:	40e7      	lsrs	r7, r4
 800115a:	464c      	mov	r4, r9
 800115c:	1e4a      	subs	r2, r1, #1
 800115e:	4191      	sbcs	r1, r2
 8001160:	433c      	orrs	r4, r7
 8001162:	4642      	mov	r2, r8
 8001164:	430c      	orrs	r4, r1
 8001166:	4661      	mov	r1, ip
 8001168:	40ca      	lsrs	r2, r1
 800116a:	1880      	adds	r0, r0, r2
 800116c:	e6f4      	b.n	8000f58 <__aeabi_dadd+0x274>
 800116e:	4c79      	ldr	r4, [pc, #484]	; (8001354 <__aeabi_dadd+0x670>)
 8001170:	42a2      	cmp	r2, r4
 8001172:	d100      	bne.n	8001176 <__aeabi_dadd+0x492>
 8001174:	e6fd      	b.n	8000f72 <__aeabi_dadd+0x28e>
 8001176:	1859      	adds	r1, r3, r1
 8001178:	4299      	cmp	r1, r3
 800117a:	419b      	sbcs	r3, r3
 800117c:	4440      	add	r0, r8
 800117e:	425f      	negs	r7, r3
 8001180:	19c7      	adds	r7, r0, r7
 8001182:	07fc      	lsls	r4, r7, #31
 8001184:	0849      	lsrs	r1, r1, #1
 8001186:	0016      	movs	r6, r2
 8001188:	430c      	orrs	r4, r1
 800118a:	087f      	lsrs	r7, r7, #1
 800118c:	e6cf      	b.n	8000f2e <__aeabi_dadd+0x24a>
 800118e:	1acc      	subs	r4, r1, r3
 8001190:	42a1      	cmp	r1, r4
 8001192:	41bf      	sbcs	r7, r7
 8001194:	4643      	mov	r3, r8
 8001196:	427f      	negs	r7, r7
 8001198:	1a18      	subs	r0, r3, r0
 800119a:	4655      	mov	r5, sl
 800119c:	1bc7      	subs	r7, r0, r7
 800119e:	e5f7      	b.n	8000d90 <__aeabi_dadd+0xac>
 80011a0:	08c9      	lsrs	r1, r1, #3
 80011a2:	077b      	lsls	r3, r7, #29
 80011a4:	4655      	mov	r5, sl
 80011a6:	430b      	orrs	r3, r1
 80011a8:	08f8      	lsrs	r0, r7, #3
 80011aa:	e6c8      	b.n	8000f3e <__aeabi_dadd+0x25a>
 80011ac:	2c00      	cmp	r4, #0
 80011ae:	d000      	beq.n	80011b2 <__aeabi_dadd+0x4ce>
 80011b0:	e081      	b.n	80012b6 <__aeabi_dadd+0x5d2>
 80011b2:	4643      	mov	r3, r8
 80011b4:	430b      	orrs	r3, r1
 80011b6:	d115      	bne.n	80011e4 <__aeabi_dadd+0x500>
 80011b8:	2080      	movs	r0, #128	; 0x80
 80011ba:	2500      	movs	r5, #0
 80011bc:	0300      	lsls	r0, r0, #12
 80011be:	e6e3      	b.n	8000f88 <__aeabi_dadd+0x2a4>
 80011c0:	1a5c      	subs	r4, r3, r1
 80011c2:	42a3      	cmp	r3, r4
 80011c4:	419b      	sbcs	r3, r3
 80011c6:	1bc7      	subs	r7, r0, r7
 80011c8:	425b      	negs	r3, r3
 80011ca:	2601      	movs	r6, #1
 80011cc:	1aff      	subs	r7, r7, r3
 80011ce:	e5da      	b.n	8000d86 <__aeabi_dadd+0xa2>
 80011d0:	0742      	lsls	r2, r0, #29
 80011d2:	08db      	lsrs	r3, r3, #3
 80011d4:	4313      	orrs	r3, r2
 80011d6:	08c0      	lsrs	r0, r0, #3
 80011d8:	e6d2      	b.n	8000f80 <__aeabi_dadd+0x29c>
 80011da:	0742      	lsls	r2, r0, #29
 80011dc:	08db      	lsrs	r3, r3, #3
 80011de:	4313      	orrs	r3, r2
 80011e0:	08c0      	lsrs	r0, r0, #3
 80011e2:	e6ac      	b.n	8000f3e <__aeabi_dadd+0x25a>
 80011e4:	4643      	mov	r3, r8
 80011e6:	4642      	mov	r2, r8
 80011e8:	08c9      	lsrs	r1, r1, #3
 80011ea:	075b      	lsls	r3, r3, #29
 80011ec:	4655      	mov	r5, sl
 80011ee:	430b      	orrs	r3, r1
 80011f0:	08d0      	lsrs	r0, r2, #3
 80011f2:	e6c5      	b.n	8000f80 <__aeabi_dadd+0x29c>
 80011f4:	4643      	mov	r3, r8
 80011f6:	4642      	mov	r2, r8
 80011f8:	075b      	lsls	r3, r3, #29
 80011fa:	08c9      	lsrs	r1, r1, #3
 80011fc:	430b      	orrs	r3, r1
 80011fe:	08d0      	lsrs	r0, r2, #3
 8001200:	e6be      	b.n	8000f80 <__aeabi_dadd+0x29c>
 8001202:	4303      	orrs	r3, r0
 8001204:	001c      	movs	r4, r3
 8001206:	1e63      	subs	r3, r4, #1
 8001208:	419c      	sbcs	r4, r3
 800120a:	e6fc      	b.n	8001006 <__aeabi_dadd+0x322>
 800120c:	0002      	movs	r2, r0
 800120e:	3c20      	subs	r4, #32
 8001210:	40e2      	lsrs	r2, r4
 8001212:	0014      	movs	r4, r2
 8001214:	4662      	mov	r2, ip
 8001216:	2a20      	cmp	r2, #32
 8001218:	d003      	beq.n	8001222 <__aeabi_dadd+0x53e>
 800121a:	2540      	movs	r5, #64	; 0x40
 800121c:	1aad      	subs	r5, r5, r2
 800121e:	40a8      	lsls	r0, r5
 8001220:	4303      	orrs	r3, r0
 8001222:	1e58      	subs	r0, r3, #1
 8001224:	4183      	sbcs	r3, r0
 8001226:	4323      	orrs	r3, r4
 8001228:	e775      	b.n	8001116 <__aeabi_dadd+0x432>
 800122a:	2a00      	cmp	r2, #0
 800122c:	d0e2      	beq.n	80011f4 <__aeabi_dadd+0x510>
 800122e:	003a      	movs	r2, r7
 8001230:	430a      	orrs	r2, r1
 8001232:	d0cd      	beq.n	80011d0 <__aeabi_dadd+0x4ec>
 8001234:	0742      	lsls	r2, r0, #29
 8001236:	08db      	lsrs	r3, r3, #3
 8001238:	4313      	orrs	r3, r2
 800123a:	2280      	movs	r2, #128	; 0x80
 800123c:	08c0      	lsrs	r0, r0, #3
 800123e:	0312      	lsls	r2, r2, #12
 8001240:	4210      	tst	r0, r2
 8001242:	d006      	beq.n	8001252 <__aeabi_dadd+0x56e>
 8001244:	08fc      	lsrs	r4, r7, #3
 8001246:	4214      	tst	r4, r2
 8001248:	d103      	bne.n	8001252 <__aeabi_dadd+0x56e>
 800124a:	0020      	movs	r0, r4
 800124c:	08cb      	lsrs	r3, r1, #3
 800124e:	077a      	lsls	r2, r7, #29
 8001250:	4313      	orrs	r3, r2
 8001252:	0f5a      	lsrs	r2, r3, #29
 8001254:	00db      	lsls	r3, r3, #3
 8001256:	0752      	lsls	r2, r2, #29
 8001258:	08db      	lsrs	r3, r3, #3
 800125a:	4313      	orrs	r3, r2
 800125c:	e690      	b.n	8000f80 <__aeabi_dadd+0x29c>
 800125e:	4643      	mov	r3, r8
 8001260:	430b      	orrs	r3, r1
 8001262:	d100      	bne.n	8001266 <__aeabi_dadd+0x582>
 8001264:	e709      	b.n	800107a <__aeabi_dadd+0x396>
 8001266:	4643      	mov	r3, r8
 8001268:	4642      	mov	r2, r8
 800126a:	08c9      	lsrs	r1, r1, #3
 800126c:	075b      	lsls	r3, r3, #29
 800126e:	4655      	mov	r5, sl
 8001270:	430b      	orrs	r3, r1
 8001272:	08d0      	lsrs	r0, r2, #3
 8001274:	e666      	b.n	8000f44 <__aeabi_dadd+0x260>
 8001276:	1acc      	subs	r4, r1, r3
 8001278:	42a1      	cmp	r1, r4
 800127a:	4189      	sbcs	r1, r1
 800127c:	1a3f      	subs	r7, r7, r0
 800127e:	4249      	negs	r1, r1
 8001280:	4655      	mov	r5, sl
 8001282:	2601      	movs	r6, #1
 8001284:	1a7f      	subs	r7, r7, r1
 8001286:	e57e      	b.n	8000d86 <__aeabi_dadd+0xa2>
 8001288:	4642      	mov	r2, r8
 800128a:	1a5c      	subs	r4, r3, r1
 800128c:	1a87      	subs	r7, r0, r2
 800128e:	42a3      	cmp	r3, r4
 8001290:	4192      	sbcs	r2, r2
 8001292:	4252      	negs	r2, r2
 8001294:	1abf      	subs	r7, r7, r2
 8001296:	023a      	lsls	r2, r7, #8
 8001298:	d53d      	bpl.n	8001316 <__aeabi_dadd+0x632>
 800129a:	1acc      	subs	r4, r1, r3
 800129c:	42a1      	cmp	r1, r4
 800129e:	4189      	sbcs	r1, r1
 80012a0:	4643      	mov	r3, r8
 80012a2:	4249      	negs	r1, r1
 80012a4:	1a1f      	subs	r7, r3, r0
 80012a6:	4655      	mov	r5, sl
 80012a8:	1a7f      	subs	r7, r7, r1
 80012aa:	e595      	b.n	8000dd8 <__aeabi_dadd+0xf4>
 80012ac:	077b      	lsls	r3, r7, #29
 80012ae:	08c9      	lsrs	r1, r1, #3
 80012b0:	430b      	orrs	r3, r1
 80012b2:	08f8      	lsrs	r0, r7, #3
 80012b4:	e643      	b.n	8000f3e <__aeabi_dadd+0x25a>
 80012b6:	4644      	mov	r4, r8
 80012b8:	08db      	lsrs	r3, r3, #3
 80012ba:	430c      	orrs	r4, r1
 80012bc:	d130      	bne.n	8001320 <__aeabi_dadd+0x63c>
 80012be:	0742      	lsls	r2, r0, #29
 80012c0:	4313      	orrs	r3, r2
 80012c2:	08c0      	lsrs	r0, r0, #3
 80012c4:	e65c      	b.n	8000f80 <__aeabi_dadd+0x29c>
 80012c6:	077b      	lsls	r3, r7, #29
 80012c8:	08c9      	lsrs	r1, r1, #3
 80012ca:	430b      	orrs	r3, r1
 80012cc:	08f8      	lsrs	r0, r7, #3
 80012ce:	e639      	b.n	8000f44 <__aeabi_dadd+0x260>
 80012d0:	185c      	adds	r4, r3, r1
 80012d2:	429c      	cmp	r4, r3
 80012d4:	419b      	sbcs	r3, r3
 80012d6:	4440      	add	r0, r8
 80012d8:	425b      	negs	r3, r3
 80012da:	18c7      	adds	r7, r0, r3
 80012dc:	023b      	lsls	r3, r7, #8
 80012de:	d400      	bmi.n	80012e2 <__aeabi_dadd+0x5fe>
 80012e0:	e625      	b.n	8000f2e <__aeabi_dadd+0x24a>
 80012e2:	4b1d      	ldr	r3, [pc, #116]	; (8001358 <__aeabi_dadd+0x674>)
 80012e4:	2601      	movs	r6, #1
 80012e6:	401f      	ands	r7, r3
 80012e8:	e621      	b.n	8000f2e <__aeabi_dadd+0x24a>
 80012ea:	0004      	movs	r4, r0
 80012ec:	3a20      	subs	r2, #32
 80012ee:	40d4      	lsrs	r4, r2
 80012f0:	4662      	mov	r2, ip
 80012f2:	2a20      	cmp	r2, #32
 80012f4:	d004      	beq.n	8001300 <__aeabi_dadd+0x61c>
 80012f6:	2240      	movs	r2, #64	; 0x40
 80012f8:	4666      	mov	r6, ip
 80012fa:	1b92      	subs	r2, r2, r6
 80012fc:	4090      	lsls	r0, r2
 80012fe:	4303      	orrs	r3, r0
 8001300:	1e5a      	subs	r2, r3, #1
 8001302:	4193      	sbcs	r3, r2
 8001304:	431c      	orrs	r4, r3
 8001306:	e67e      	b.n	8001006 <__aeabi_dadd+0x322>
 8001308:	185c      	adds	r4, r3, r1
 800130a:	428c      	cmp	r4, r1
 800130c:	4189      	sbcs	r1, r1
 800130e:	4440      	add	r0, r8
 8001310:	4249      	negs	r1, r1
 8001312:	1847      	adds	r7, r0, r1
 8001314:	e6dd      	b.n	80010d2 <__aeabi_dadd+0x3ee>
 8001316:	0023      	movs	r3, r4
 8001318:	433b      	orrs	r3, r7
 800131a:	d100      	bne.n	800131e <__aeabi_dadd+0x63a>
 800131c:	e6ad      	b.n	800107a <__aeabi_dadd+0x396>
 800131e:	e606      	b.n	8000f2e <__aeabi_dadd+0x24a>
 8001320:	0744      	lsls	r4, r0, #29
 8001322:	4323      	orrs	r3, r4
 8001324:	2480      	movs	r4, #128	; 0x80
 8001326:	08c0      	lsrs	r0, r0, #3
 8001328:	0324      	lsls	r4, r4, #12
 800132a:	4220      	tst	r0, r4
 800132c:	d008      	beq.n	8001340 <__aeabi_dadd+0x65c>
 800132e:	4642      	mov	r2, r8
 8001330:	08d6      	lsrs	r6, r2, #3
 8001332:	4226      	tst	r6, r4
 8001334:	d104      	bne.n	8001340 <__aeabi_dadd+0x65c>
 8001336:	4655      	mov	r5, sl
 8001338:	0030      	movs	r0, r6
 800133a:	08cb      	lsrs	r3, r1, #3
 800133c:	0751      	lsls	r1, r2, #29
 800133e:	430b      	orrs	r3, r1
 8001340:	0f5a      	lsrs	r2, r3, #29
 8001342:	00db      	lsls	r3, r3, #3
 8001344:	08db      	lsrs	r3, r3, #3
 8001346:	0752      	lsls	r2, r2, #29
 8001348:	4313      	orrs	r3, r2
 800134a:	e619      	b.n	8000f80 <__aeabi_dadd+0x29c>
 800134c:	2300      	movs	r3, #0
 800134e:	4a01      	ldr	r2, [pc, #4]	; (8001354 <__aeabi_dadd+0x670>)
 8001350:	001f      	movs	r7, r3
 8001352:	e55e      	b.n	8000e12 <__aeabi_dadd+0x12e>
 8001354:	000007ff 	.word	0x000007ff
 8001358:	ff7fffff 	.word	0xff7fffff

0800135c <__aeabi_ddiv>:
 800135c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800135e:	4657      	mov	r7, sl
 8001360:	464e      	mov	r6, r9
 8001362:	4645      	mov	r5, r8
 8001364:	46de      	mov	lr, fp
 8001366:	b5e0      	push	{r5, r6, r7, lr}
 8001368:	4681      	mov	r9, r0
 800136a:	0005      	movs	r5, r0
 800136c:	030c      	lsls	r4, r1, #12
 800136e:	0048      	lsls	r0, r1, #1
 8001370:	4692      	mov	sl, r2
 8001372:	001f      	movs	r7, r3
 8001374:	b085      	sub	sp, #20
 8001376:	0b24      	lsrs	r4, r4, #12
 8001378:	0d40      	lsrs	r0, r0, #21
 800137a:	0fce      	lsrs	r6, r1, #31
 800137c:	2800      	cmp	r0, #0
 800137e:	d100      	bne.n	8001382 <__aeabi_ddiv+0x26>
 8001380:	e156      	b.n	8001630 <__aeabi_ddiv+0x2d4>
 8001382:	4bd4      	ldr	r3, [pc, #848]	; (80016d4 <__aeabi_ddiv+0x378>)
 8001384:	4298      	cmp	r0, r3
 8001386:	d100      	bne.n	800138a <__aeabi_ddiv+0x2e>
 8001388:	e172      	b.n	8001670 <__aeabi_ddiv+0x314>
 800138a:	0f6b      	lsrs	r3, r5, #29
 800138c:	00e4      	lsls	r4, r4, #3
 800138e:	431c      	orrs	r4, r3
 8001390:	2380      	movs	r3, #128	; 0x80
 8001392:	041b      	lsls	r3, r3, #16
 8001394:	4323      	orrs	r3, r4
 8001396:	4698      	mov	r8, r3
 8001398:	4bcf      	ldr	r3, [pc, #828]	; (80016d8 <__aeabi_ddiv+0x37c>)
 800139a:	00ed      	lsls	r5, r5, #3
 800139c:	469b      	mov	fp, r3
 800139e:	2300      	movs	r3, #0
 80013a0:	4699      	mov	r9, r3
 80013a2:	4483      	add	fp, r0
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	033c      	lsls	r4, r7, #12
 80013a8:	007b      	lsls	r3, r7, #1
 80013aa:	4650      	mov	r0, sl
 80013ac:	0b24      	lsrs	r4, r4, #12
 80013ae:	0d5b      	lsrs	r3, r3, #21
 80013b0:	0fff      	lsrs	r7, r7, #31
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d100      	bne.n	80013b8 <__aeabi_ddiv+0x5c>
 80013b6:	e11f      	b.n	80015f8 <__aeabi_ddiv+0x29c>
 80013b8:	4ac6      	ldr	r2, [pc, #792]	; (80016d4 <__aeabi_ddiv+0x378>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d100      	bne.n	80013c0 <__aeabi_ddiv+0x64>
 80013be:	e162      	b.n	8001686 <__aeabi_ddiv+0x32a>
 80013c0:	49c5      	ldr	r1, [pc, #788]	; (80016d8 <__aeabi_ddiv+0x37c>)
 80013c2:	0f42      	lsrs	r2, r0, #29
 80013c4:	468c      	mov	ip, r1
 80013c6:	00e4      	lsls	r4, r4, #3
 80013c8:	4659      	mov	r1, fp
 80013ca:	4314      	orrs	r4, r2
 80013cc:	2280      	movs	r2, #128	; 0x80
 80013ce:	4463      	add	r3, ip
 80013d0:	0412      	lsls	r2, r2, #16
 80013d2:	1acb      	subs	r3, r1, r3
 80013d4:	4314      	orrs	r4, r2
 80013d6:	469b      	mov	fp, r3
 80013d8:	00c2      	lsls	r2, r0, #3
 80013da:	2000      	movs	r0, #0
 80013dc:	0033      	movs	r3, r6
 80013de:	407b      	eors	r3, r7
 80013e0:	469a      	mov	sl, r3
 80013e2:	464b      	mov	r3, r9
 80013e4:	2b0f      	cmp	r3, #15
 80013e6:	d827      	bhi.n	8001438 <__aeabi_ddiv+0xdc>
 80013e8:	49bc      	ldr	r1, [pc, #752]	; (80016dc <__aeabi_ddiv+0x380>)
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	58cb      	ldr	r3, [r1, r3]
 80013ee:	469f      	mov	pc, r3
 80013f0:	46b2      	mov	sl, r6
 80013f2:	9b00      	ldr	r3, [sp, #0]
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d016      	beq.n	8001426 <__aeabi_ddiv+0xca>
 80013f8:	2b03      	cmp	r3, #3
 80013fa:	d100      	bne.n	80013fe <__aeabi_ddiv+0xa2>
 80013fc:	e28e      	b.n	800191c <__aeabi_ddiv+0x5c0>
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d000      	beq.n	8001404 <__aeabi_ddiv+0xa8>
 8001402:	e0d9      	b.n	80015b8 <__aeabi_ddiv+0x25c>
 8001404:	2300      	movs	r3, #0
 8001406:	2400      	movs	r4, #0
 8001408:	2500      	movs	r5, #0
 800140a:	4652      	mov	r2, sl
 800140c:	051b      	lsls	r3, r3, #20
 800140e:	4323      	orrs	r3, r4
 8001410:	07d2      	lsls	r2, r2, #31
 8001412:	4313      	orrs	r3, r2
 8001414:	0028      	movs	r0, r5
 8001416:	0019      	movs	r1, r3
 8001418:	b005      	add	sp, #20
 800141a:	bcf0      	pop	{r4, r5, r6, r7}
 800141c:	46bb      	mov	fp, r7
 800141e:	46b2      	mov	sl, r6
 8001420:	46a9      	mov	r9, r5
 8001422:	46a0      	mov	r8, r4
 8001424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001426:	2400      	movs	r4, #0
 8001428:	2500      	movs	r5, #0
 800142a:	4baa      	ldr	r3, [pc, #680]	; (80016d4 <__aeabi_ddiv+0x378>)
 800142c:	e7ed      	b.n	800140a <__aeabi_ddiv+0xae>
 800142e:	46ba      	mov	sl, r7
 8001430:	46a0      	mov	r8, r4
 8001432:	0015      	movs	r5, r2
 8001434:	9000      	str	r0, [sp, #0]
 8001436:	e7dc      	b.n	80013f2 <__aeabi_ddiv+0x96>
 8001438:	4544      	cmp	r4, r8
 800143a:	d200      	bcs.n	800143e <__aeabi_ddiv+0xe2>
 800143c:	e1c7      	b.n	80017ce <__aeabi_ddiv+0x472>
 800143e:	d100      	bne.n	8001442 <__aeabi_ddiv+0xe6>
 8001440:	e1c2      	b.n	80017c8 <__aeabi_ddiv+0x46c>
 8001442:	2301      	movs	r3, #1
 8001444:	425b      	negs	r3, r3
 8001446:	469c      	mov	ip, r3
 8001448:	002e      	movs	r6, r5
 800144a:	4640      	mov	r0, r8
 800144c:	2500      	movs	r5, #0
 800144e:	44e3      	add	fp, ip
 8001450:	0223      	lsls	r3, r4, #8
 8001452:	0e14      	lsrs	r4, r2, #24
 8001454:	431c      	orrs	r4, r3
 8001456:	0c1b      	lsrs	r3, r3, #16
 8001458:	4699      	mov	r9, r3
 800145a:	0423      	lsls	r3, r4, #16
 800145c:	0c1f      	lsrs	r7, r3, #16
 800145e:	0212      	lsls	r2, r2, #8
 8001460:	4649      	mov	r1, r9
 8001462:	9200      	str	r2, [sp, #0]
 8001464:	9701      	str	r7, [sp, #4]
 8001466:	f7fe fef1 	bl	800024c <__aeabi_uidivmod>
 800146a:	0002      	movs	r2, r0
 800146c:	437a      	muls	r2, r7
 800146e:	040b      	lsls	r3, r1, #16
 8001470:	0c31      	lsrs	r1, r6, #16
 8001472:	4680      	mov	r8, r0
 8001474:	4319      	orrs	r1, r3
 8001476:	428a      	cmp	r2, r1
 8001478:	d907      	bls.n	800148a <__aeabi_ddiv+0x12e>
 800147a:	2301      	movs	r3, #1
 800147c:	425b      	negs	r3, r3
 800147e:	469c      	mov	ip, r3
 8001480:	1909      	adds	r1, r1, r4
 8001482:	44e0      	add	r8, ip
 8001484:	428c      	cmp	r4, r1
 8001486:	d800      	bhi.n	800148a <__aeabi_ddiv+0x12e>
 8001488:	e207      	b.n	800189a <__aeabi_ddiv+0x53e>
 800148a:	1a88      	subs	r0, r1, r2
 800148c:	4649      	mov	r1, r9
 800148e:	f7fe fedd 	bl	800024c <__aeabi_uidivmod>
 8001492:	0409      	lsls	r1, r1, #16
 8001494:	468c      	mov	ip, r1
 8001496:	0431      	lsls	r1, r6, #16
 8001498:	4666      	mov	r6, ip
 800149a:	9a01      	ldr	r2, [sp, #4]
 800149c:	0c09      	lsrs	r1, r1, #16
 800149e:	4342      	muls	r2, r0
 80014a0:	0003      	movs	r3, r0
 80014a2:	4331      	orrs	r1, r6
 80014a4:	428a      	cmp	r2, r1
 80014a6:	d904      	bls.n	80014b2 <__aeabi_ddiv+0x156>
 80014a8:	1909      	adds	r1, r1, r4
 80014aa:	3b01      	subs	r3, #1
 80014ac:	428c      	cmp	r4, r1
 80014ae:	d800      	bhi.n	80014b2 <__aeabi_ddiv+0x156>
 80014b0:	e1ed      	b.n	800188e <__aeabi_ddiv+0x532>
 80014b2:	1a88      	subs	r0, r1, r2
 80014b4:	4642      	mov	r2, r8
 80014b6:	0412      	lsls	r2, r2, #16
 80014b8:	431a      	orrs	r2, r3
 80014ba:	4690      	mov	r8, r2
 80014bc:	4641      	mov	r1, r8
 80014be:	9b00      	ldr	r3, [sp, #0]
 80014c0:	040e      	lsls	r6, r1, #16
 80014c2:	0c1b      	lsrs	r3, r3, #16
 80014c4:	001f      	movs	r7, r3
 80014c6:	9302      	str	r3, [sp, #8]
 80014c8:	9b00      	ldr	r3, [sp, #0]
 80014ca:	0c36      	lsrs	r6, r6, #16
 80014cc:	041b      	lsls	r3, r3, #16
 80014ce:	0c19      	lsrs	r1, r3, #16
 80014d0:	000b      	movs	r3, r1
 80014d2:	4373      	muls	r3, r6
 80014d4:	0c12      	lsrs	r2, r2, #16
 80014d6:	437e      	muls	r6, r7
 80014d8:	9103      	str	r1, [sp, #12]
 80014da:	4351      	muls	r1, r2
 80014dc:	437a      	muls	r2, r7
 80014de:	0c1f      	lsrs	r7, r3, #16
 80014e0:	46bc      	mov	ip, r7
 80014e2:	1876      	adds	r6, r6, r1
 80014e4:	4466      	add	r6, ip
 80014e6:	42b1      	cmp	r1, r6
 80014e8:	d903      	bls.n	80014f2 <__aeabi_ddiv+0x196>
 80014ea:	2180      	movs	r1, #128	; 0x80
 80014ec:	0249      	lsls	r1, r1, #9
 80014ee:	468c      	mov	ip, r1
 80014f0:	4462      	add	r2, ip
 80014f2:	0c31      	lsrs	r1, r6, #16
 80014f4:	188a      	adds	r2, r1, r2
 80014f6:	0431      	lsls	r1, r6, #16
 80014f8:	041e      	lsls	r6, r3, #16
 80014fa:	0c36      	lsrs	r6, r6, #16
 80014fc:	198e      	adds	r6, r1, r6
 80014fe:	4290      	cmp	r0, r2
 8001500:	d302      	bcc.n	8001508 <__aeabi_ddiv+0x1ac>
 8001502:	d112      	bne.n	800152a <__aeabi_ddiv+0x1ce>
 8001504:	42b5      	cmp	r5, r6
 8001506:	d210      	bcs.n	800152a <__aeabi_ddiv+0x1ce>
 8001508:	4643      	mov	r3, r8
 800150a:	1e59      	subs	r1, r3, #1
 800150c:	9b00      	ldr	r3, [sp, #0]
 800150e:	469c      	mov	ip, r3
 8001510:	4465      	add	r5, ip
 8001512:	001f      	movs	r7, r3
 8001514:	429d      	cmp	r5, r3
 8001516:	419b      	sbcs	r3, r3
 8001518:	425b      	negs	r3, r3
 800151a:	191b      	adds	r3, r3, r4
 800151c:	18c0      	adds	r0, r0, r3
 800151e:	4284      	cmp	r4, r0
 8001520:	d200      	bcs.n	8001524 <__aeabi_ddiv+0x1c8>
 8001522:	e1a0      	b.n	8001866 <__aeabi_ddiv+0x50a>
 8001524:	d100      	bne.n	8001528 <__aeabi_ddiv+0x1cc>
 8001526:	e19b      	b.n	8001860 <__aeabi_ddiv+0x504>
 8001528:	4688      	mov	r8, r1
 800152a:	1bae      	subs	r6, r5, r6
 800152c:	42b5      	cmp	r5, r6
 800152e:	41ad      	sbcs	r5, r5
 8001530:	1a80      	subs	r0, r0, r2
 8001532:	426d      	negs	r5, r5
 8001534:	1b40      	subs	r0, r0, r5
 8001536:	4284      	cmp	r4, r0
 8001538:	d100      	bne.n	800153c <__aeabi_ddiv+0x1e0>
 800153a:	e1d5      	b.n	80018e8 <__aeabi_ddiv+0x58c>
 800153c:	4649      	mov	r1, r9
 800153e:	f7fe fe85 	bl	800024c <__aeabi_uidivmod>
 8001542:	9a01      	ldr	r2, [sp, #4]
 8001544:	040b      	lsls	r3, r1, #16
 8001546:	4342      	muls	r2, r0
 8001548:	0c31      	lsrs	r1, r6, #16
 800154a:	0005      	movs	r5, r0
 800154c:	4319      	orrs	r1, r3
 800154e:	428a      	cmp	r2, r1
 8001550:	d900      	bls.n	8001554 <__aeabi_ddiv+0x1f8>
 8001552:	e16c      	b.n	800182e <__aeabi_ddiv+0x4d2>
 8001554:	1a88      	subs	r0, r1, r2
 8001556:	4649      	mov	r1, r9
 8001558:	f7fe fe78 	bl	800024c <__aeabi_uidivmod>
 800155c:	9a01      	ldr	r2, [sp, #4]
 800155e:	0436      	lsls	r6, r6, #16
 8001560:	4342      	muls	r2, r0
 8001562:	0409      	lsls	r1, r1, #16
 8001564:	0c36      	lsrs	r6, r6, #16
 8001566:	0003      	movs	r3, r0
 8001568:	430e      	orrs	r6, r1
 800156a:	42b2      	cmp	r2, r6
 800156c:	d900      	bls.n	8001570 <__aeabi_ddiv+0x214>
 800156e:	e153      	b.n	8001818 <__aeabi_ddiv+0x4bc>
 8001570:	9803      	ldr	r0, [sp, #12]
 8001572:	1ab6      	subs	r6, r6, r2
 8001574:	0002      	movs	r2, r0
 8001576:	042d      	lsls	r5, r5, #16
 8001578:	431d      	orrs	r5, r3
 800157a:	9f02      	ldr	r7, [sp, #8]
 800157c:	042b      	lsls	r3, r5, #16
 800157e:	0c1b      	lsrs	r3, r3, #16
 8001580:	435a      	muls	r2, r3
 8001582:	437b      	muls	r3, r7
 8001584:	469c      	mov	ip, r3
 8001586:	0c29      	lsrs	r1, r5, #16
 8001588:	4348      	muls	r0, r1
 800158a:	0c13      	lsrs	r3, r2, #16
 800158c:	4484      	add	ip, r0
 800158e:	4463      	add	r3, ip
 8001590:	4379      	muls	r1, r7
 8001592:	4298      	cmp	r0, r3
 8001594:	d903      	bls.n	800159e <__aeabi_ddiv+0x242>
 8001596:	2080      	movs	r0, #128	; 0x80
 8001598:	0240      	lsls	r0, r0, #9
 800159a:	4684      	mov	ip, r0
 800159c:	4461      	add	r1, ip
 800159e:	0c18      	lsrs	r0, r3, #16
 80015a0:	0412      	lsls	r2, r2, #16
 80015a2:	041b      	lsls	r3, r3, #16
 80015a4:	0c12      	lsrs	r2, r2, #16
 80015a6:	1841      	adds	r1, r0, r1
 80015a8:	189b      	adds	r3, r3, r2
 80015aa:	428e      	cmp	r6, r1
 80015ac:	d200      	bcs.n	80015b0 <__aeabi_ddiv+0x254>
 80015ae:	e0ff      	b.n	80017b0 <__aeabi_ddiv+0x454>
 80015b0:	d100      	bne.n	80015b4 <__aeabi_ddiv+0x258>
 80015b2:	e0fa      	b.n	80017aa <__aeabi_ddiv+0x44e>
 80015b4:	2301      	movs	r3, #1
 80015b6:	431d      	orrs	r5, r3
 80015b8:	4a49      	ldr	r2, [pc, #292]	; (80016e0 <__aeabi_ddiv+0x384>)
 80015ba:	445a      	add	r2, fp
 80015bc:	2a00      	cmp	r2, #0
 80015be:	dc00      	bgt.n	80015c2 <__aeabi_ddiv+0x266>
 80015c0:	e0aa      	b.n	8001718 <__aeabi_ddiv+0x3bc>
 80015c2:	076b      	lsls	r3, r5, #29
 80015c4:	d000      	beq.n	80015c8 <__aeabi_ddiv+0x26c>
 80015c6:	e13d      	b.n	8001844 <__aeabi_ddiv+0x4e8>
 80015c8:	08ed      	lsrs	r5, r5, #3
 80015ca:	4643      	mov	r3, r8
 80015cc:	01db      	lsls	r3, r3, #7
 80015ce:	d506      	bpl.n	80015de <__aeabi_ddiv+0x282>
 80015d0:	4642      	mov	r2, r8
 80015d2:	4b44      	ldr	r3, [pc, #272]	; (80016e4 <__aeabi_ddiv+0x388>)
 80015d4:	401a      	ands	r2, r3
 80015d6:	4690      	mov	r8, r2
 80015d8:	2280      	movs	r2, #128	; 0x80
 80015da:	00d2      	lsls	r2, r2, #3
 80015dc:	445a      	add	r2, fp
 80015de:	4b42      	ldr	r3, [pc, #264]	; (80016e8 <__aeabi_ddiv+0x38c>)
 80015e0:	429a      	cmp	r2, r3
 80015e2:	dd00      	ble.n	80015e6 <__aeabi_ddiv+0x28a>
 80015e4:	e71f      	b.n	8001426 <__aeabi_ddiv+0xca>
 80015e6:	4643      	mov	r3, r8
 80015e8:	075b      	lsls	r3, r3, #29
 80015ea:	431d      	orrs	r5, r3
 80015ec:	4643      	mov	r3, r8
 80015ee:	0552      	lsls	r2, r2, #21
 80015f0:	025c      	lsls	r4, r3, #9
 80015f2:	0b24      	lsrs	r4, r4, #12
 80015f4:	0d53      	lsrs	r3, r2, #21
 80015f6:	e708      	b.n	800140a <__aeabi_ddiv+0xae>
 80015f8:	4652      	mov	r2, sl
 80015fa:	4322      	orrs	r2, r4
 80015fc:	d100      	bne.n	8001600 <__aeabi_ddiv+0x2a4>
 80015fe:	e07b      	b.n	80016f8 <__aeabi_ddiv+0x39c>
 8001600:	2c00      	cmp	r4, #0
 8001602:	d100      	bne.n	8001606 <__aeabi_ddiv+0x2aa>
 8001604:	e0fa      	b.n	80017fc <__aeabi_ddiv+0x4a0>
 8001606:	0020      	movs	r0, r4
 8001608:	f001 fa22 	bl	8002a50 <__clzsi2>
 800160c:	0002      	movs	r2, r0
 800160e:	3a0b      	subs	r2, #11
 8001610:	231d      	movs	r3, #29
 8001612:	0001      	movs	r1, r0
 8001614:	1a9b      	subs	r3, r3, r2
 8001616:	4652      	mov	r2, sl
 8001618:	3908      	subs	r1, #8
 800161a:	40da      	lsrs	r2, r3
 800161c:	408c      	lsls	r4, r1
 800161e:	4314      	orrs	r4, r2
 8001620:	4652      	mov	r2, sl
 8001622:	408a      	lsls	r2, r1
 8001624:	4b31      	ldr	r3, [pc, #196]	; (80016ec <__aeabi_ddiv+0x390>)
 8001626:	4458      	add	r0, fp
 8001628:	469b      	mov	fp, r3
 800162a:	4483      	add	fp, r0
 800162c:	2000      	movs	r0, #0
 800162e:	e6d5      	b.n	80013dc <__aeabi_ddiv+0x80>
 8001630:	464b      	mov	r3, r9
 8001632:	4323      	orrs	r3, r4
 8001634:	4698      	mov	r8, r3
 8001636:	d044      	beq.n	80016c2 <__aeabi_ddiv+0x366>
 8001638:	2c00      	cmp	r4, #0
 800163a:	d100      	bne.n	800163e <__aeabi_ddiv+0x2e2>
 800163c:	e0ce      	b.n	80017dc <__aeabi_ddiv+0x480>
 800163e:	0020      	movs	r0, r4
 8001640:	f001 fa06 	bl	8002a50 <__clzsi2>
 8001644:	0001      	movs	r1, r0
 8001646:	0002      	movs	r2, r0
 8001648:	390b      	subs	r1, #11
 800164a:	231d      	movs	r3, #29
 800164c:	1a5b      	subs	r3, r3, r1
 800164e:	4649      	mov	r1, r9
 8001650:	0010      	movs	r0, r2
 8001652:	40d9      	lsrs	r1, r3
 8001654:	3808      	subs	r0, #8
 8001656:	4084      	lsls	r4, r0
 8001658:	000b      	movs	r3, r1
 800165a:	464d      	mov	r5, r9
 800165c:	4323      	orrs	r3, r4
 800165e:	4698      	mov	r8, r3
 8001660:	4085      	lsls	r5, r0
 8001662:	4823      	ldr	r0, [pc, #140]	; (80016f0 <__aeabi_ddiv+0x394>)
 8001664:	1a83      	subs	r3, r0, r2
 8001666:	469b      	mov	fp, r3
 8001668:	2300      	movs	r3, #0
 800166a:	4699      	mov	r9, r3
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	e69a      	b.n	80013a6 <__aeabi_ddiv+0x4a>
 8001670:	464b      	mov	r3, r9
 8001672:	4323      	orrs	r3, r4
 8001674:	4698      	mov	r8, r3
 8001676:	d11d      	bne.n	80016b4 <__aeabi_ddiv+0x358>
 8001678:	2308      	movs	r3, #8
 800167a:	4699      	mov	r9, r3
 800167c:	3b06      	subs	r3, #6
 800167e:	2500      	movs	r5, #0
 8001680:	4683      	mov	fp, r0
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	e68f      	b.n	80013a6 <__aeabi_ddiv+0x4a>
 8001686:	4652      	mov	r2, sl
 8001688:	4322      	orrs	r2, r4
 800168a:	d109      	bne.n	80016a0 <__aeabi_ddiv+0x344>
 800168c:	2302      	movs	r3, #2
 800168e:	4649      	mov	r1, r9
 8001690:	4319      	orrs	r1, r3
 8001692:	4b18      	ldr	r3, [pc, #96]	; (80016f4 <__aeabi_ddiv+0x398>)
 8001694:	4689      	mov	r9, r1
 8001696:	469c      	mov	ip, r3
 8001698:	2400      	movs	r4, #0
 800169a:	2002      	movs	r0, #2
 800169c:	44e3      	add	fp, ip
 800169e:	e69d      	b.n	80013dc <__aeabi_ddiv+0x80>
 80016a0:	2303      	movs	r3, #3
 80016a2:	464a      	mov	r2, r9
 80016a4:	431a      	orrs	r2, r3
 80016a6:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <__aeabi_ddiv+0x398>)
 80016a8:	4691      	mov	r9, r2
 80016aa:	469c      	mov	ip, r3
 80016ac:	4652      	mov	r2, sl
 80016ae:	2003      	movs	r0, #3
 80016b0:	44e3      	add	fp, ip
 80016b2:	e693      	b.n	80013dc <__aeabi_ddiv+0x80>
 80016b4:	230c      	movs	r3, #12
 80016b6:	4699      	mov	r9, r3
 80016b8:	3b09      	subs	r3, #9
 80016ba:	46a0      	mov	r8, r4
 80016bc:	4683      	mov	fp, r0
 80016be:	9300      	str	r3, [sp, #0]
 80016c0:	e671      	b.n	80013a6 <__aeabi_ddiv+0x4a>
 80016c2:	2304      	movs	r3, #4
 80016c4:	4699      	mov	r9, r3
 80016c6:	2300      	movs	r3, #0
 80016c8:	469b      	mov	fp, r3
 80016ca:	3301      	adds	r3, #1
 80016cc:	2500      	movs	r5, #0
 80016ce:	9300      	str	r3, [sp, #0]
 80016d0:	e669      	b.n	80013a6 <__aeabi_ddiv+0x4a>
 80016d2:	46c0      	nop			; (mov r8, r8)
 80016d4:	000007ff 	.word	0x000007ff
 80016d8:	fffffc01 	.word	0xfffffc01
 80016dc:	08009afc 	.word	0x08009afc
 80016e0:	000003ff 	.word	0x000003ff
 80016e4:	feffffff 	.word	0xfeffffff
 80016e8:	000007fe 	.word	0x000007fe
 80016ec:	000003f3 	.word	0x000003f3
 80016f0:	fffffc0d 	.word	0xfffffc0d
 80016f4:	fffff801 	.word	0xfffff801
 80016f8:	4649      	mov	r1, r9
 80016fa:	2301      	movs	r3, #1
 80016fc:	4319      	orrs	r1, r3
 80016fe:	4689      	mov	r9, r1
 8001700:	2400      	movs	r4, #0
 8001702:	2001      	movs	r0, #1
 8001704:	e66a      	b.n	80013dc <__aeabi_ddiv+0x80>
 8001706:	2300      	movs	r3, #0
 8001708:	2480      	movs	r4, #128	; 0x80
 800170a:	469a      	mov	sl, r3
 800170c:	2500      	movs	r5, #0
 800170e:	4b8a      	ldr	r3, [pc, #552]	; (8001938 <__aeabi_ddiv+0x5dc>)
 8001710:	0324      	lsls	r4, r4, #12
 8001712:	e67a      	b.n	800140a <__aeabi_ddiv+0xae>
 8001714:	2501      	movs	r5, #1
 8001716:	426d      	negs	r5, r5
 8001718:	2301      	movs	r3, #1
 800171a:	1a9b      	subs	r3, r3, r2
 800171c:	2b38      	cmp	r3, #56	; 0x38
 800171e:	dd00      	ble.n	8001722 <__aeabi_ddiv+0x3c6>
 8001720:	e670      	b.n	8001404 <__aeabi_ddiv+0xa8>
 8001722:	2b1f      	cmp	r3, #31
 8001724:	dc00      	bgt.n	8001728 <__aeabi_ddiv+0x3cc>
 8001726:	e0bf      	b.n	80018a8 <__aeabi_ddiv+0x54c>
 8001728:	211f      	movs	r1, #31
 800172a:	4249      	negs	r1, r1
 800172c:	1a8a      	subs	r2, r1, r2
 800172e:	4641      	mov	r1, r8
 8001730:	40d1      	lsrs	r1, r2
 8001732:	000a      	movs	r2, r1
 8001734:	2b20      	cmp	r3, #32
 8001736:	d004      	beq.n	8001742 <__aeabi_ddiv+0x3e6>
 8001738:	4641      	mov	r1, r8
 800173a:	4b80      	ldr	r3, [pc, #512]	; (800193c <__aeabi_ddiv+0x5e0>)
 800173c:	445b      	add	r3, fp
 800173e:	4099      	lsls	r1, r3
 8001740:	430d      	orrs	r5, r1
 8001742:	1e6b      	subs	r3, r5, #1
 8001744:	419d      	sbcs	r5, r3
 8001746:	2307      	movs	r3, #7
 8001748:	432a      	orrs	r2, r5
 800174a:	001d      	movs	r5, r3
 800174c:	2400      	movs	r4, #0
 800174e:	4015      	ands	r5, r2
 8001750:	4213      	tst	r3, r2
 8001752:	d100      	bne.n	8001756 <__aeabi_ddiv+0x3fa>
 8001754:	e0d4      	b.n	8001900 <__aeabi_ddiv+0x5a4>
 8001756:	210f      	movs	r1, #15
 8001758:	2300      	movs	r3, #0
 800175a:	4011      	ands	r1, r2
 800175c:	2904      	cmp	r1, #4
 800175e:	d100      	bne.n	8001762 <__aeabi_ddiv+0x406>
 8001760:	e0cb      	b.n	80018fa <__aeabi_ddiv+0x59e>
 8001762:	1d11      	adds	r1, r2, #4
 8001764:	4291      	cmp	r1, r2
 8001766:	4192      	sbcs	r2, r2
 8001768:	4252      	negs	r2, r2
 800176a:	189b      	adds	r3, r3, r2
 800176c:	000a      	movs	r2, r1
 800176e:	0219      	lsls	r1, r3, #8
 8001770:	d400      	bmi.n	8001774 <__aeabi_ddiv+0x418>
 8001772:	e0c2      	b.n	80018fa <__aeabi_ddiv+0x59e>
 8001774:	2301      	movs	r3, #1
 8001776:	2400      	movs	r4, #0
 8001778:	2500      	movs	r5, #0
 800177a:	e646      	b.n	800140a <__aeabi_ddiv+0xae>
 800177c:	2380      	movs	r3, #128	; 0x80
 800177e:	4641      	mov	r1, r8
 8001780:	031b      	lsls	r3, r3, #12
 8001782:	4219      	tst	r1, r3
 8001784:	d008      	beq.n	8001798 <__aeabi_ddiv+0x43c>
 8001786:	421c      	tst	r4, r3
 8001788:	d106      	bne.n	8001798 <__aeabi_ddiv+0x43c>
 800178a:	431c      	orrs	r4, r3
 800178c:	0324      	lsls	r4, r4, #12
 800178e:	46ba      	mov	sl, r7
 8001790:	0015      	movs	r5, r2
 8001792:	4b69      	ldr	r3, [pc, #420]	; (8001938 <__aeabi_ddiv+0x5dc>)
 8001794:	0b24      	lsrs	r4, r4, #12
 8001796:	e638      	b.n	800140a <__aeabi_ddiv+0xae>
 8001798:	2480      	movs	r4, #128	; 0x80
 800179a:	4643      	mov	r3, r8
 800179c:	0324      	lsls	r4, r4, #12
 800179e:	431c      	orrs	r4, r3
 80017a0:	0324      	lsls	r4, r4, #12
 80017a2:	46b2      	mov	sl, r6
 80017a4:	4b64      	ldr	r3, [pc, #400]	; (8001938 <__aeabi_ddiv+0x5dc>)
 80017a6:	0b24      	lsrs	r4, r4, #12
 80017a8:	e62f      	b.n	800140a <__aeabi_ddiv+0xae>
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d100      	bne.n	80017b0 <__aeabi_ddiv+0x454>
 80017ae:	e703      	b.n	80015b8 <__aeabi_ddiv+0x25c>
 80017b0:	19a6      	adds	r6, r4, r6
 80017b2:	1e68      	subs	r0, r5, #1
 80017b4:	42a6      	cmp	r6, r4
 80017b6:	d200      	bcs.n	80017ba <__aeabi_ddiv+0x45e>
 80017b8:	e08d      	b.n	80018d6 <__aeabi_ddiv+0x57a>
 80017ba:	428e      	cmp	r6, r1
 80017bc:	d200      	bcs.n	80017c0 <__aeabi_ddiv+0x464>
 80017be:	e0a3      	b.n	8001908 <__aeabi_ddiv+0x5ac>
 80017c0:	d100      	bne.n	80017c4 <__aeabi_ddiv+0x468>
 80017c2:	e0b3      	b.n	800192c <__aeabi_ddiv+0x5d0>
 80017c4:	0005      	movs	r5, r0
 80017c6:	e6f5      	b.n	80015b4 <__aeabi_ddiv+0x258>
 80017c8:	42aa      	cmp	r2, r5
 80017ca:	d900      	bls.n	80017ce <__aeabi_ddiv+0x472>
 80017cc:	e639      	b.n	8001442 <__aeabi_ddiv+0xe6>
 80017ce:	4643      	mov	r3, r8
 80017d0:	07de      	lsls	r6, r3, #31
 80017d2:	0858      	lsrs	r0, r3, #1
 80017d4:	086b      	lsrs	r3, r5, #1
 80017d6:	431e      	orrs	r6, r3
 80017d8:	07ed      	lsls	r5, r5, #31
 80017da:	e639      	b.n	8001450 <__aeabi_ddiv+0xf4>
 80017dc:	4648      	mov	r0, r9
 80017de:	f001 f937 	bl	8002a50 <__clzsi2>
 80017e2:	0001      	movs	r1, r0
 80017e4:	0002      	movs	r2, r0
 80017e6:	3115      	adds	r1, #21
 80017e8:	3220      	adds	r2, #32
 80017ea:	291c      	cmp	r1, #28
 80017ec:	dc00      	bgt.n	80017f0 <__aeabi_ddiv+0x494>
 80017ee:	e72c      	b.n	800164a <__aeabi_ddiv+0x2ee>
 80017f0:	464b      	mov	r3, r9
 80017f2:	3808      	subs	r0, #8
 80017f4:	4083      	lsls	r3, r0
 80017f6:	2500      	movs	r5, #0
 80017f8:	4698      	mov	r8, r3
 80017fa:	e732      	b.n	8001662 <__aeabi_ddiv+0x306>
 80017fc:	f001 f928 	bl	8002a50 <__clzsi2>
 8001800:	0003      	movs	r3, r0
 8001802:	001a      	movs	r2, r3
 8001804:	3215      	adds	r2, #21
 8001806:	3020      	adds	r0, #32
 8001808:	2a1c      	cmp	r2, #28
 800180a:	dc00      	bgt.n	800180e <__aeabi_ddiv+0x4b2>
 800180c:	e700      	b.n	8001610 <__aeabi_ddiv+0x2b4>
 800180e:	4654      	mov	r4, sl
 8001810:	3b08      	subs	r3, #8
 8001812:	2200      	movs	r2, #0
 8001814:	409c      	lsls	r4, r3
 8001816:	e705      	b.n	8001624 <__aeabi_ddiv+0x2c8>
 8001818:	1936      	adds	r6, r6, r4
 800181a:	3b01      	subs	r3, #1
 800181c:	42b4      	cmp	r4, r6
 800181e:	d900      	bls.n	8001822 <__aeabi_ddiv+0x4c6>
 8001820:	e6a6      	b.n	8001570 <__aeabi_ddiv+0x214>
 8001822:	42b2      	cmp	r2, r6
 8001824:	d800      	bhi.n	8001828 <__aeabi_ddiv+0x4cc>
 8001826:	e6a3      	b.n	8001570 <__aeabi_ddiv+0x214>
 8001828:	1e83      	subs	r3, r0, #2
 800182a:	1936      	adds	r6, r6, r4
 800182c:	e6a0      	b.n	8001570 <__aeabi_ddiv+0x214>
 800182e:	1909      	adds	r1, r1, r4
 8001830:	3d01      	subs	r5, #1
 8001832:	428c      	cmp	r4, r1
 8001834:	d900      	bls.n	8001838 <__aeabi_ddiv+0x4dc>
 8001836:	e68d      	b.n	8001554 <__aeabi_ddiv+0x1f8>
 8001838:	428a      	cmp	r2, r1
 800183a:	d800      	bhi.n	800183e <__aeabi_ddiv+0x4e2>
 800183c:	e68a      	b.n	8001554 <__aeabi_ddiv+0x1f8>
 800183e:	1e85      	subs	r5, r0, #2
 8001840:	1909      	adds	r1, r1, r4
 8001842:	e687      	b.n	8001554 <__aeabi_ddiv+0x1f8>
 8001844:	230f      	movs	r3, #15
 8001846:	402b      	ands	r3, r5
 8001848:	2b04      	cmp	r3, #4
 800184a:	d100      	bne.n	800184e <__aeabi_ddiv+0x4f2>
 800184c:	e6bc      	b.n	80015c8 <__aeabi_ddiv+0x26c>
 800184e:	2305      	movs	r3, #5
 8001850:	425b      	negs	r3, r3
 8001852:	42ab      	cmp	r3, r5
 8001854:	419b      	sbcs	r3, r3
 8001856:	3504      	adds	r5, #4
 8001858:	425b      	negs	r3, r3
 800185a:	08ed      	lsrs	r5, r5, #3
 800185c:	4498      	add	r8, r3
 800185e:	e6b4      	b.n	80015ca <__aeabi_ddiv+0x26e>
 8001860:	42af      	cmp	r7, r5
 8001862:	d900      	bls.n	8001866 <__aeabi_ddiv+0x50a>
 8001864:	e660      	b.n	8001528 <__aeabi_ddiv+0x1cc>
 8001866:	4282      	cmp	r2, r0
 8001868:	d804      	bhi.n	8001874 <__aeabi_ddiv+0x518>
 800186a:	d000      	beq.n	800186e <__aeabi_ddiv+0x512>
 800186c:	e65c      	b.n	8001528 <__aeabi_ddiv+0x1cc>
 800186e:	42ae      	cmp	r6, r5
 8001870:	d800      	bhi.n	8001874 <__aeabi_ddiv+0x518>
 8001872:	e659      	b.n	8001528 <__aeabi_ddiv+0x1cc>
 8001874:	2302      	movs	r3, #2
 8001876:	425b      	negs	r3, r3
 8001878:	469c      	mov	ip, r3
 800187a:	9b00      	ldr	r3, [sp, #0]
 800187c:	44e0      	add	r8, ip
 800187e:	469c      	mov	ip, r3
 8001880:	4465      	add	r5, ip
 8001882:	429d      	cmp	r5, r3
 8001884:	419b      	sbcs	r3, r3
 8001886:	425b      	negs	r3, r3
 8001888:	191b      	adds	r3, r3, r4
 800188a:	18c0      	adds	r0, r0, r3
 800188c:	e64d      	b.n	800152a <__aeabi_ddiv+0x1ce>
 800188e:	428a      	cmp	r2, r1
 8001890:	d800      	bhi.n	8001894 <__aeabi_ddiv+0x538>
 8001892:	e60e      	b.n	80014b2 <__aeabi_ddiv+0x156>
 8001894:	1e83      	subs	r3, r0, #2
 8001896:	1909      	adds	r1, r1, r4
 8001898:	e60b      	b.n	80014b2 <__aeabi_ddiv+0x156>
 800189a:	428a      	cmp	r2, r1
 800189c:	d800      	bhi.n	80018a0 <__aeabi_ddiv+0x544>
 800189e:	e5f4      	b.n	800148a <__aeabi_ddiv+0x12e>
 80018a0:	1e83      	subs	r3, r0, #2
 80018a2:	4698      	mov	r8, r3
 80018a4:	1909      	adds	r1, r1, r4
 80018a6:	e5f0      	b.n	800148a <__aeabi_ddiv+0x12e>
 80018a8:	4925      	ldr	r1, [pc, #148]	; (8001940 <__aeabi_ddiv+0x5e4>)
 80018aa:	0028      	movs	r0, r5
 80018ac:	4459      	add	r1, fp
 80018ae:	408d      	lsls	r5, r1
 80018b0:	4642      	mov	r2, r8
 80018b2:	408a      	lsls	r2, r1
 80018b4:	1e69      	subs	r1, r5, #1
 80018b6:	418d      	sbcs	r5, r1
 80018b8:	4641      	mov	r1, r8
 80018ba:	40d8      	lsrs	r0, r3
 80018bc:	40d9      	lsrs	r1, r3
 80018be:	4302      	orrs	r2, r0
 80018c0:	432a      	orrs	r2, r5
 80018c2:	000b      	movs	r3, r1
 80018c4:	0751      	lsls	r1, r2, #29
 80018c6:	d100      	bne.n	80018ca <__aeabi_ddiv+0x56e>
 80018c8:	e751      	b.n	800176e <__aeabi_ddiv+0x412>
 80018ca:	210f      	movs	r1, #15
 80018cc:	4011      	ands	r1, r2
 80018ce:	2904      	cmp	r1, #4
 80018d0:	d000      	beq.n	80018d4 <__aeabi_ddiv+0x578>
 80018d2:	e746      	b.n	8001762 <__aeabi_ddiv+0x406>
 80018d4:	e74b      	b.n	800176e <__aeabi_ddiv+0x412>
 80018d6:	0005      	movs	r5, r0
 80018d8:	428e      	cmp	r6, r1
 80018da:	d000      	beq.n	80018de <__aeabi_ddiv+0x582>
 80018dc:	e66a      	b.n	80015b4 <__aeabi_ddiv+0x258>
 80018de:	9a00      	ldr	r2, [sp, #0]
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d000      	beq.n	80018e6 <__aeabi_ddiv+0x58a>
 80018e4:	e666      	b.n	80015b4 <__aeabi_ddiv+0x258>
 80018e6:	e667      	b.n	80015b8 <__aeabi_ddiv+0x25c>
 80018e8:	4a16      	ldr	r2, [pc, #88]	; (8001944 <__aeabi_ddiv+0x5e8>)
 80018ea:	445a      	add	r2, fp
 80018ec:	2a00      	cmp	r2, #0
 80018ee:	dc00      	bgt.n	80018f2 <__aeabi_ddiv+0x596>
 80018f0:	e710      	b.n	8001714 <__aeabi_ddiv+0x3b8>
 80018f2:	2301      	movs	r3, #1
 80018f4:	2500      	movs	r5, #0
 80018f6:	4498      	add	r8, r3
 80018f8:	e667      	b.n	80015ca <__aeabi_ddiv+0x26e>
 80018fa:	075d      	lsls	r5, r3, #29
 80018fc:	025b      	lsls	r3, r3, #9
 80018fe:	0b1c      	lsrs	r4, r3, #12
 8001900:	08d2      	lsrs	r2, r2, #3
 8001902:	2300      	movs	r3, #0
 8001904:	4315      	orrs	r5, r2
 8001906:	e580      	b.n	800140a <__aeabi_ddiv+0xae>
 8001908:	9800      	ldr	r0, [sp, #0]
 800190a:	3d02      	subs	r5, #2
 800190c:	0042      	lsls	r2, r0, #1
 800190e:	4282      	cmp	r2, r0
 8001910:	41bf      	sbcs	r7, r7
 8001912:	427f      	negs	r7, r7
 8001914:	193c      	adds	r4, r7, r4
 8001916:	1936      	adds	r6, r6, r4
 8001918:	9200      	str	r2, [sp, #0]
 800191a:	e7dd      	b.n	80018d8 <__aeabi_ddiv+0x57c>
 800191c:	2480      	movs	r4, #128	; 0x80
 800191e:	4643      	mov	r3, r8
 8001920:	0324      	lsls	r4, r4, #12
 8001922:	431c      	orrs	r4, r3
 8001924:	0324      	lsls	r4, r4, #12
 8001926:	4b04      	ldr	r3, [pc, #16]	; (8001938 <__aeabi_ddiv+0x5dc>)
 8001928:	0b24      	lsrs	r4, r4, #12
 800192a:	e56e      	b.n	800140a <__aeabi_ddiv+0xae>
 800192c:	9a00      	ldr	r2, [sp, #0]
 800192e:	429a      	cmp	r2, r3
 8001930:	d3ea      	bcc.n	8001908 <__aeabi_ddiv+0x5ac>
 8001932:	0005      	movs	r5, r0
 8001934:	e7d3      	b.n	80018de <__aeabi_ddiv+0x582>
 8001936:	46c0      	nop			; (mov r8, r8)
 8001938:	000007ff 	.word	0x000007ff
 800193c:	0000043e 	.word	0x0000043e
 8001940:	0000041e 	.word	0x0000041e
 8001944:	000003ff 	.word	0x000003ff

08001948 <__eqdf2>:
 8001948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800194a:	464e      	mov	r6, r9
 800194c:	4645      	mov	r5, r8
 800194e:	46de      	mov	lr, fp
 8001950:	4657      	mov	r7, sl
 8001952:	4690      	mov	r8, r2
 8001954:	b5e0      	push	{r5, r6, r7, lr}
 8001956:	0017      	movs	r7, r2
 8001958:	031a      	lsls	r2, r3, #12
 800195a:	0b12      	lsrs	r2, r2, #12
 800195c:	0005      	movs	r5, r0
 800195e:	4684      	mov	ip, r0
 8001960:	4819      	ldr	r0, [pc, #100]	; (80019c8 <__eqdf2+0x80>)
 8001962:	030e      	lsls	r6, r1, #12
 8001964:	004c      	lsls	r4, r1, #1
 8001966:	4691      	mov	r9, r2
 8001968:	005a      	lsls	r2, r3, #1
 800196a:	0fdb      	lsrs	r3, r3, #31
 800196c:	469b      	mov	fp, r3
 800196e:	0b36      	lsrs	r6, r6, #12
 8001970:	0d64      	lsrs	r4, r4, #21
 8001972:	0fc9      	lsrs	r1, r1, #31
 8001974:	0d52      	lsrs	r2, r2, #21
 8001976:	4284      	cmp	r4, r0
 8001978:	d019      	beq.n	80019ae <__eqdf2+0x66>
 800197a:	4282      	cmp	r2, r0
 800197c:	d010      	beq.n	80019a0 <__eqdf2+0x58>
 800197e:	2001      	movs	r0, #1
 8001980:	4294      	cmp	r4, r2
 8001982:	d10e      	bne.n	80019a2 <__eqdf2+0x5a>
 8001984:	454e      	cmp	r6, r9
 8001986:	d10c      	bne.n	80019a2 <__eqdf2+0x5a>
 8001988:	2001      	movs	r0, #1
 800198a:	45c4      	cmp	ip, r8
 800198c:	d109      	bne.n	80019a2 <__eqdf2+0x5a>
 800198e:	4559      	cmp	r1, fp
 8001990:	d017      	beq.n	80019c2 <__eqdf2+0x7a>
 8001992:	2c00      	cmp	r4, #0
 8001994:	d105      	bne.n	80019a2 <__eqdf2+0x5a>
 8001996:	0030      	movs	r0, r6
 8001998:	4328      	orrs	r0, r5
 800199a:	1e43      	subs	r3, r0, #1
 800199c:	4198      	sbcs	r0, r3
 800199e:	e000      	b.n	80019a2 <__eqdf2+0x5a>
 80019a0:	2001      	movs	r0, #1
 80019a2:	bcf0      	pop	{r4, r5, r6, r7}
 80019a4:	46bb      	mov	fp, r7
 80019a6:	46b2      	mov	sl, r6
 80019a8:	46a9      	mov	r9, r5
 80019aa:	46a0      	mov	r8, r4
 80019ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019ae:	0033      	movs	r3, r6
 80019b0:	2001      	movs	r0, #1
 80019b2:	432b      	orrs	r3, r5
 80019b4:	d1f5      	bne.n	80019a2 <__eqdf2+0x5a>
 80019b6:	42a2      	cmp	r2, r4
 80019b8:	d1f3      	bne.n	80019a2 <__eqdf2+0x5a>
 80019ba:	464b      	mov	r3, r9
 80019bc:	433b      	orrs	r3, r7
 80019be:	d1f0      	bne.n	80019a2 <__eqdf2+0x5a>
 80019c0:	e7e2      	b.n	8001988 <__eqdf2+0x40>
 80019c2:	2000      	movs	r0, #0
 80019c4:	e7ed      	b.n	80019a2 <__eqdf2+0x5a>
 80019c6:	46c0      	nop			; (mov r8, r8)
 80019c8:	000007ff 	.word	0x000007ff

080019cc <__gedf2>:
 80019cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ce:	4647      	mov	r7, r8
 80019d0:	46ce      	mov	lr, r9
 80019d2:	0004      	movs	r4, r0
 80019d4:	0018      	movs	r0, r3
 80019d6:	0016      	movs	r6, r2
 80019d8:	031b      	lsls	r3, r3, #12
 80019da:	0b1b      	lsrs	r3, r3, #12
 80019dc:	4d2d      	ldr	r5, [pc, #180]	; (8001a94 <__gedf2+0xc8>)
 80019de:	004a      	lsls	r2, r1, #1
 80019e0:	4699      	mov	r9, r3
 80019e2:	b580      	push	{r7, lr}
 80019e4:	0043      	lsls	r3, r0, #1
 80019e6:	030f      	lsls	r7, r1, #12
 80019e8:	46a4      	mov	ip, r4
 80019ea:	46b0      	mov	r8, r6
 80019ec:	0b3f      	lsrs	r7, r7, #12
 80019ee:	0d52      	lsrs	r2, r2, #21
 80019f0:	0fc9      	lsrs	r1, r1, #31
 80019f2:	0d5b      	lsrs	r3, r3, #21
 80019f4:	0fc0      	lsrs	r0, r0, #31
 80019f6:	42aa      	cmp	r2, r5
 80019f8:	d021      	beq.n	8001a3e <__gedf2+0x72>
 80019fa:	42ab      	cmp	r3, r5
 80019fc:	d013      	beq.n	8001a26 <__gedf2+0x5a>
 80019fe:	2a00      	cmp	r2, #0
 8001a00:	d122      	bne.n	8001a48 <__gedf2+0x7c>
 8001a02:	433c      	orrs	r4, r7
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d102      	bne.n	8001a0e <__gedf2+0x42>
 8001a08:	464d      	mov	r5, r9
 8001a0a:	432e      	orrs	r6, r5
 8001a0c:	d022      	beq.n	8001a54 <__gedf2+0x88>
 8001a0e:	2c00      	cmp	r4, #0
 8001a10:	d010      	beq.n	8001a34 <__gedf2+0x68>
 8001a12:	4281      	cmp	r1, r0
 8001a14:	d022      	beq.n	8001a5c <__gedf2+0x90>
 8001a16:	2002      	movs	r0, #2
 8001a18:	3901      	subs	r1, #1
 8001a1a:	4008      	ands	r0, r1
 8001a1c:	3801      	subs	r0, #1
 8001a1e:	bcc0      	pop	{r6, r7}
 8001a20:	46b9      	mov	r9, r7
 8001a22:	46b0      	mov	r8, r6
 8001a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a26:	464d      	mov	r5, r9
 8001a28:	432e      	orrs	r6, r5
 8001a2a:	d129      	bne.n	8001a80 <__gedf2+0xb4>
 8001a2c:	2a00      	cmp	r2, #0
 8001a2e:	d1f0      	bne.n	8001a12 <__gedf2+0x46>
 8001a30:	433c      	orrs	r4, r7
 8001a32:	d1ee      	bne.n	8001a12 <__gedf2+0x46>
 8001a34:	2800      	cmp	r0, #0
 8001a36:	d1f2      	bne.n	8001a1e <__gedf2+0x52>
 8001a38:	2001      	movs	r0, #1
 8001a3a:	4240      	negs	r0, r0
 8001a3c:	e7ef      	b.n	8001a1e <__gedf2+0x52>
 8001a3e:	003d      	movs	r5, r7
 8001a40:	4325      	orrs	r5, r4
 8001a42:	d11d      	bne.n	8001a80 <__gedf2+0xb4>
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d0ee      	beq.n	8001a26 <__gedf2+0x5a>
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d1e2      	bne.n	8001a12 <__gedf2+0x46>
 8001a4c:	464c      	mov	r4, r9
 8001a4e:	4326      	orrs	r6, r4
 8001a50:	d1df      	bne.n	8001a12 <__gedf2+0x46>
 8001a52:	e7e0      	b.n	8001a16 <__gedf2+0x4a>
 8001a54:	2000      	movs	r0, #0
 8001a56:	2c00      	cmp	r4, #0
 8001a58:	d0e1      	beq.n	8001a1e <__gedf2+0x52>
 8001a5a:	e7dc      	b.n	8001a16 <__gedf2+0x4a>
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	dc0a      	bgt.n	8001a76 <__gedf2+0xaa>
 8001a60:	dbe8      	blt.n	8001a34 <__gedf2+0x68>
 8001a62:	454f      	cmp	r7, r9
 8001a64:	d8d7      	bhi.n	8001a16 <__gedf2+0x4a>
 8001a66:	d00e      	beq.n	8001a86 <__gedf2+0xba>
 8001a68:	2000      	movs	r0, #0
 8001a6a:	454f      	cmp	r7, r9
 8001a6c:	d2d7      	bcs.n	8001a1e <__gedf2+0x52>
 8001a6e:	2900      	cmp	r1, #0
 8001a70:	d0e2      	beq.n	8001a38 <__gedf2+0x6c>
 8001a72:	0008      	movs	r0, r1
 8001a74:	e7d3      	b.n	8001a1e <__gedf2+0x52>
 8001a76:	4243      	negs	r3, r0
 8001a78:	4158      	adcs	r0, r3
 8001a7a:	0040      	lsls	r0, r0, #1
 8001a7c:	3801      	subs	r0, #1
 8001a7e:	e7ce      	b.n	8001a1e <__gedf2+0x52>
 8001a80:	2002      	movs	r0, #2
 8001a82:	4240      	negs	r0, r0
 8001a84:	e7cb      	b.n	8001a1e <__gedf2+0x52>
 8001a86:	45c4      	cmp	ip, r8
 8001a88:	d8c5      	bhi.n	8001a16 <__gedf2+0x4a>
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	45c4      	cmp	ip, r8
 8001a8e:	d2c6      	bcs.n	8001a1e <__gedf2+0x52>
 8001a90:	e7ed      	b.n	8001a6e <__gedf2+0xa2>
 8001a92:	46c0      	nop			; (mov r8, r8)
 8001a94:	000007ff 	.word	0x000007ff

08001a98 <__ledf2>:
 8001a98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a9a:	4647      	mov	r7, r8
 8001a9c:	46ce      	mov	lr, r9
 8001a9e:	0004      	movs	r4, r0
 8001aa0:	0018      	movs	r0, r3
 8001aa2:	0016      	movs	r6, r2
 8001aa4:	031b      	lsls	r3, r3, #12
 8001aa6:	0b1b      	lsrs	r3, r3, #12
 8001aa8:	4d2c      	ldr	r5, [pc, #176]	; (8001b5c <__ledf2+0xc4>)
 8001aaa:	004a      	lsls	r2, r1, #1
 8001aac:	4699      	mov	r9, r3
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	0043      	lsls	r3, r0, #1
 8001ab2:	030f      	lsls	r7, r1, #12
 8001ab4:	46a4      	mov	ip, r4
 8001ab6:	46b0      	mov	r8, r6
 8001ab8:	0b3f      	lsrs	r7, r7, #12
 8001aba:	0d52      	lsrs	r2, r2, #21
 8001abc:	0fc9      	lsrs	r1, r1, #31
 8001abe:	0d5b      	lsrs	r3, r3, #21
 8001ac0:	0fc0      	lsrs	r0, r0, #31
 8001ac2:	42aa      	cmp	r2, r5
 8001ac4:	d00d      	beq.n	8001ae2 <__ledf2+0x4a>
 8001ac6:	42ab      	cmp	r3, r5
 8001ac8:	d010      	beq.n	8001aec <__ledf2+0x54>
 8001aca:	2a00      	cmp	r2, #0
 8001acc:	d127      	bne.n	8001b1e <__ledf2+0x86>
 8001ace:	433c      	orrs	r4, r7
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d111      	bne.n	8001af8 <__ledf2+0x60>
 8001ad4:	464d      	mov	r5, r9
 8001ad6:	432e      	orrs	r6, r5
 8001ad8:	d10e      	bne.n	8001af8 <__ledf2+0x60>
 8001ada:	2000      	movs	r0, #0
 8001adc:	2c00      	cmp	r4, #0
 8001ade:	d015      	beq.n	8001b0c <__ledf2+0x74>
 8001ae0:	e00e      	b.n	8001b00 <__ledf2+0x68>
 8001ae2:	003d      	movs	r5, r7
 8001ae4:	4325      	orrs	r5, r4
 8001ae6:	d110      	bne.n	8001b0a <__ledf2+0x72>
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d118      	bne.n	8001b1e <__ledf2+0x86>
 8001aec:	464d      	mov	r5, r9
 8001aee:	432e      	orrs	r6, r5
 8001af0:	d10b      	bne.n	8001b0a <__ledf2+0x72>
 8001af2:	2a00      	cmp	r2, #0
 8001af4:	d102      	bne.n	8001afc <__ledf2+0x64>
 8001af6:	433c      	orrs	r4, r7
 8001af8:	2c00      	cmp	r4, #0
 8001afa:	d00b      	beq.n	8001b14 <__ledf2+0x7c>
 8001afc:	4281      	cmp	r1, r0
 8001afe:	d014      	beq.n	8001b2a <__ledf2+0x92>
 8001b00:	2002      	movs	r0, #2
 8001b02:	3901      	subs	r1, #1
 8001b04:	4008      	ands	r0, r1
 8001b06:	3801      	subs	r0, #1
 8001b08:	e000      	b.n	8001b0c <__ledf2+0x74>
 8001b0a:	2002      	movs	r0, #2
 8001b0c:	bcc0      	pop	{r6, r7}
 8001b0e:	46b9      	mov	r9, r7
 8001b10:	46b0      	mov	r8, r6
 8001b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b14:	2800      	cmp	r0, #0
 8001b16:	d1f9      	bne.n	8001b0c <__ledf2+0x74>
 8001b18:	2001      	movs	r0, #1
 8001b1a:	4240      	negs	r0, r0
 8001b1c:	e7f6      	b.n	8001b0c <__ledf2+0x74>
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1ec      	bne.n	8001afc <__ledf2+0x64>
 8001b22:	464c      	mov	r4, r9
 8001b24:	4326      	orrs	r6, r4
 8001b26:	d1e9      	bne.n	8001afc <__ledf2+0x64>
 8001b28:	e7ea      	b.n	8001b00 <__ledf2+0x68>
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	dd04      	ble.n	8001b38 <__ledf2+0xa0>
 8001b2e:	4243      	negs	r3, r0
 8001b30:	4158      	adcs	r0, r3
 8001b32:	0040      	lsls	r0, r0, #1
 8001b34:	3801      	subs	r0, #1
 8001b36:	e7e9      	b.n	8001b0c <__ledf2+0x74>
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	dbeb      	blt.n	8001b14 <__ledf2+0x7c>
 8001b3c:	454f      	cmp	r7, r9
 8001b3e:	d8df      	bhi.n	8001b00 <__ledf2+0x68>
 8001b40:	d006      	beq.n	8001b50 <__ledf2+0xb8>
 8001b42:	2000      	movs	r0, #0
 8001b44:	454f      	cmp	r7, r9
 8001b46:	d2e1      	bcs.n	8001b0c <__ledf2+0x74>
 8001b48:	2900      	cmp	r1, #0
 8001b4a:	d0e5      	beq.n	8001b18 <__ledf2+0x80>
 8001b4c:	0008      	movs	r0, r1
 8001b4e:	e7dd      	b.n	8001b0c <__ledf2+0x74>
 8001b50:	45c4      	cmp	ip, r8
 8001b52:	d8d5      	bhi.n	8001b00 <__ledf2+0x68>
 8001b54:	2000      	movs	r0, #0
 8001b56:	45c4      	cmp	ip, r8
 8001b58:	d2d8      	bcs.n	8001b0c <__ledf2+0x74>
 8001b5a:	e7f5      	b.n	8001b48 <__ledf2+0xb0>
 8001b5c:	000007ff 	.word	0x000007ff

08001b60 <__aeabi_dmul>:
 8001b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b62:	4657      	mov	r7, sl
 8001b64:	464e      	mov	r6, r9
 8001b66:	4645      	mov	r5, r8
 8001b68:	46de      	mov	lr, fp
 8001b6a:	b5e0      	push	{r5, r6, r7, lr}
 8001b6c:	4698      	mov	r8, r3
 8001b6e:	030c      	lsls	r4, r1, #12
 8001b70:	004b      	lsls	r3, r1, #1
 8001b72:	0006      	movs	r6, r0
 8001b74:	4692      	mov	sl, r2
 8001b76:	b087      	sub	sp, #28
 8001b78:	0b24      	lsrs	r4, r4, #12
 8001b7a:	0d5b      	lsrs	r3, r3, #21
 8001b7c:	0fcf      	lsrs	r7, r1, #31
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d100      	bne.n	8001b84 <__aeabi_dmul+0x24>
 8001b82:	e15c      	b.n	8001e3e <__aeabi_dmul+0x2de>
 8001b84:	4ad9      	ldr	r2, [pc, #868]	; (8001eec <__aeabi_dmul+0x38c>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d100      	bne.n	8001b8c <__aeabi_dmul+0x2c>
 8001b8a:	e175      	b.n	8001e78 <__aeabi_dmul+0x318>
 8001b8c:	0f42      	lsrs	r2, r0, #29
 8001b8e:	00e4      	lsls	r4, r4, #3
 8001b90:	4314      	orrs	r4, r2
 8001b92:	2280      	movs	r2, #128	; 0x80
 8001b94:	0412      	lsls	r2, r2, #16
 8001b96:	4314      	orrs	r4, r2
 8001b98:	4ad5      	ldr	r2, [pc, #852]	; (8001ef0 <__aeabi_dmul+0x390>)
 8001b9a:	00c5      	lsls	r5, r0, #3
 8001b9c:	4694      	mov	ip, r2
 8001b9e:	4463      	add	r3, ip
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	4699      	mov	r9, r3
 8001ba6:	469b      	mov	fp, r3
 8001ba8:	4643      	mov	r3, r8
 8001baa:	4642      	mov	r2, r8
 8001bac:	031e      	lsls	r6, r3, #12
 8001bae:	0fd2      	lsrs	r2, r2, #31
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	4650      	mov	r0, sl
 8001bb4:	4690      	mov	r8, r2
 8001bb6:	0b36      	lsrs	r6, r6, #12
 8001bb8:	0d5b      	lsrs	r3, r3, #21
 8001bba:	d100      	bne.n	8001bbe <__aeabi_dmul+0x5e>
 8001bbc:	e120      	b.n	8001e00 <__aeabi_dmul+0x2a0>
 8001bbe:	4acb      	ldr	r2, [pc, #812]	; (8001eec <__aeabi_dmul+0x38c>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d100      	bne.n	8001bc6 <__aeabi_dmul+0x66>
 8001bc4:	e162      	b.n	8001e8c <__aeabi_dmul+0x32c>
 8001bc6:	49ca      	ldr	r1, [pc, #808]	; (8001ef0 <__aeabi_dmul+0x390>)
 8001bc8:	0f42      	lsrs	r2, r0, #29
 8001bca:	468c      	mov	ip, r1
 8001bcc:	9900      	ldr	r1, [sp, #0]
 8001bce:	4463      	add	r3, ip
 8001bd0:	00f6      	lsls	r6, r6, #3
 8001bd2:	468c      	mov	ip, r1
 8001bd4:	4316      	orrs	r6, r2
 8001bd6:	2280      	movs	r2, #128	; 0x80
 8001bd8:	449c      	add	ip, r3
 8001bda:	0412      	lsls	r2, r2, #16
 8001bdc:	4663      	mov	r3, ip
 8001bde:	4316      	orrs	r6, r2
 8001be0:	00c2      	lsls	r2, r0, #3
 8001be2:	2000      	movs	r0, #0
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	9900      	ldr	r1, [sp, #0]
 8001be8:	4643      	mov	r3, r8
 8001bea:	3101      	adds	r1, #1
 8001bec:	468c      	mov	ip, r1
 8001bee:	4649      	mov	r1, r9
 8001bf0:	407b      	eors	r3, r7
 8001bf2:	9301      	str	r3, [sp, #4]
 8001bf4:	290f      	cmp	r1, #15
 8001bf6:	d826      	bhi.n	8001c46 <__aeabi_dmul+0xe6>
 8001bf8:	4bbe      	ldr	r3, [pc, #760]	; (8001ef4 <__aeabi_dmul+0x394>)
 8001bfa:	0089      	lsls	r1, r1, #2
 8001bfc:	5859      	ldr	r1, [r3, r1]
 8001bfe:	468f      	mov	pc, r1
 8001c00:	4643      	mov	r3, r8
 8001c02:	9301      	str	r3, [sp, #4]
 8001c04:	0034      	movs	r4, r6
 8001c06:	0015      	movs	r5, r2
 8001c08:	4683      	mov	fp, r0
 8001c0a:	465b      	mov	r3, fp
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d016      	beq.n	8001c3e <__aeabi_dmul+0xde>
 8001c10:	2b03      	cmp	r3, #3
 8001c12:	d100      	bne.n	8001c16 <__aeabi_dmul+0xb6>
 8001c14:	e203      	b.n	800201e <__aeabi_dmul+0x4be>
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d000      	beq.n	8001c1c <__aeabi_dmul+0xbc>
 8001c1a:	e0cd      	b.n	8001db8 <__aeabi_dmul+0x258>
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	2400      	movs	r4, #0
 8001c20:	2500      	movs	r5, #0
 8001c22:	9b01      	ldr	r3, [sp, #4]
 8001c24:	0512      	lsls	r2, r2, #20
 8001c26:	4322      	orrs	r2, r4
 8001c28:	07db      	lsls	r3, r3, #31
 8001c2a:	431a      	orrs	r2, r3
 8001c2c:	0028      	movs	r0, r5
 8001c2e:	0011      	movs	r1, r2
 8001c30:	b007      	add	sp, #28
 8001c32:	bcf0      	pop	{r4, r5, r6, r7}
 8001c34:	46bb      	mov	fp, r7
 8001c36:	46b2      	mov	sl, r6
 8001c38:	46a9      	mov	r9, r5
 8001c3a:	46a0      	mov	r8, r4
 8001c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c3e:	2400      	movs	r4, #0
 8001c40:	2500      	movs	r5, #0
 8001c42:	4aaa      	ldr	r2, [pc, #680]	; (8001eec <__aeabi_dmul+0x38c>)
 8001c44:	e7ed      	b.n	8001c22 <__aeabi_dmul+0xc2>
 8001c46:	0c28      	lsrs	r0, r5, #16
 8001c48:	042d      	lsls	r5, r5, #16
 8001c4a:	0c2d      	lsrs	r5, r5, #16
 8001c4c:	002b      	movs	r3, r5
 8001c4e:	0c11      	lsrs	r1, r2, #16
 8001c50:	0412      	lsls	r2, r2, #16
 8001c52:	0c12      	lsrs	r2, r2, #16
 8001c54:	4353      	muls	r3, r2
 8001c56:	4698      	mov	r8, r3
 8001c58:	0013      	movs	r3, r2
 8001c5a:	002f      	movs	r7, r5
 8001c5c:	4343      	muls	r3, r0
 8001c5e:	4699      	mov	r9, r3
 8001c60:	434f      	muls	r7, r1
 8001c62:	444f      	add	r7, r9
 8001c64:	46bb      	mov	fp, r7
 8001c66:	4647      	mov	r7, r8
 8001c68:	000b      	movs	r3, r1
 8001c6a:	0c3f      	lsrs	r7, r7, #16
 8001c6c:	46ba      	mov	sl, r7
 8001c6e:	4343      	muls	r3, r0
 8001c70:	44da      	add	sl, fp
 8001c72:	9302      	str	r3, [sp, #8]
 8001c74:	45d1      	cmp	r9, sl
 8001c76:	d904      	bls.n	8001c82 <__aeabi_dmul+0x122>
 8001c78:	2780      	movs	r7, #128	; 0x80
 8001c7a:	027f      	lsls	r7, r7, #9
 8001c7c:	46b9      	mov	r9, r7
 8001c7e:	444b      	add	r3, r9
 8001c80:	9302      	str	r3, [sp, #8]
 8001c82:	4653      	mov	r3, sl
 8001c84:	0c1b      	lsrs	r3, r3, #16
 8001c86:	469b      	mov	fp, r3
 8001c88:	4653      	mov	r3, sl
 8001c8a:	041f      	lsls	r7, r3, #16
 8001c8c:	4643      	mov	r3, r8
 8001c8e:	041b      	lsls	r3, r3, #16
 8001c90:	0c1b      	lsrs	r3, r3, #16
 8001c92:	4698      	mov	r8, r3
 8001c94:	003b      	movs	r3, r7
 8001c96:	4443      	add	r3, r8
 8001c98:	9304      	str	r3, [sp, #16]
 8001c9a:	0c33      	lsrs	r3, r6, #16
 8001c9c:	0436      	lsls	r6, r6, #16
 8001c9e:	0c36      	lsrs	r6, r6, #16
 8001ca0:	4698      	mov	r8, r3
 8001ca2:	0033      	movs	r3, r6
 8001ca4:	4343      	muls	r3, r0
 8001ca6:	4699      	mov	r9, r3
 8001ca8:	4643      	mov	r3, r8
 8001caa:	4343      	muls	r3, r0
 8001cac:	002f      	movs	r7, r5
 8001cae:	469a      	mov	sl, r3
 8001cb0:	4643      	mov	r3, r8
 8001cb2:	4377      	muls	r7, r6
 8001cb4:	435d      	muls	r5, r3
 8001cb6:	0c38      	lsrs	r0, r7, #16
 8001cb8:	444d      	add	r5, r9
 8001cba:	1945      	adds	r5, r0, r5
 8001cbc:	45a9      	cmp	r9, r5
 8001cbe:	d903      	bls.n	8001cc8 <__aeabi_dmul+0x168>
 8001cc0:	2380      	movs	r3, #128	; 0x80
 8001cc2:	025b      	lsls	r3, r3, #9
 8001cc4:	4699      	mov	r9, r3
 8001cc6:	44ca      	add	sl, r9
 8001cc8:	043f      	lsls	r7, r7, #16
 8001cca:	0c28      	lsrs	r0, r5, #16
 8001ccc:	0c3f      	lsrs	r7, r7, #16
 8001cce:	042d      	lsls	r5, r5, #16
 8001cd0:	19ed      	adds	r5, r5, r7
 8001cd2:	0c27      	lsrs	r7, r4, #16
 8001cd4:	0424      	lsls	r4, r4, #16
 8001cd6:	0c24      	lsrs	r4, r4, #16
 8001cd8:	0003      	movs	r3, r0
 8001cda:	0020      	movs	r0, r4
 8001cdc:	4350      	muls	r0, r2
 8001cde:	437a      	muls	r2, r7
 8001ce0:	4691      	mov	r9, r2
 8001ce2:	003a      	movs	r2, r7
 8001ce4:	4453      	add	r3, sl
 8001ce6:	9305      	str	r3, [sp, #20]
 8001ce8:	0c03      	lsrs	r3, r0, #16
 8001cea:	469a      	mov	sl, r3
 8001cec:	434a      	muls	r2, r1
 8001cee:	4361      	muls	r1, r4
 8001cf0:	4449      	add	r1, r9
 8001cf2:	4451      	add	r1, sl
 8001cf4:	44ab      	add	fp, r5
 8001cf6:	4589      	cmp	r9, r1
 8001cf8:	d903      	bls.n	8001d02 <__aeabi_dmul+0x1a2>
 8001cfa:	2380      	movs	r3, #128	; 0x80
 8001cfc:	025b      	lsls	r3, r3, #9
 8001cfe:	4699      	mov	r9, r3
 8001d00:	444a      	add	r2, r9
 8001d02:	0400      	lsls	r0, r0, #16
 8001d04:	0c0b      	lsrs	r3, r1, #16
 8001d06:	0c00      	lsrs	r0, r0, #16
 8001d08:	0409      	lsls	r1, r1, #16
 8001d0a:	1809      	adds	r1, r1, r0
 8001d0c:	0020      	movs	r0, r4
 8001d0e:	4699      	mov	r9, r3
 8001d10:	4643      	mov	r3, r8
 8001d12:	4370      	muls	r0, r6
 8001d14:	435c      	muls	r4, r3
 8001d16:	437e      	muls	r6, r7
 8001d18:	435f      	muls	r7, r3
 8001d1a:	0c03      	lsrs	r3, r0, #16
 8001d1c:	4698      	mov	r8, r3
 8001d1e:	19a4      	adds	r4, r4, r6
 8001d20:	4444      	add	r4, r8
 8001d22:	444a      	add	r2, r9
 8001d24:	9703      	str	r7, [sp, #12]
 8001d26:	42a6      	cmp	r6, r4
 8001d28:	d904      	bls.n	8001d34 <__aeabi_dmul+0x1d4>
 8001d2a:	2380      	movs	r3, #128	; 0x80
 8001d2c:	025b      	lsls	r3, r3, #9
 8001d2e:	4698      	mov	r8, r3
 8001d30:	4447      	add	r7, r8
 8001d32:	9703      	str	r7, [sp, #12]
 8001d34:	0423      	lsls	r3, r4, #16
 8001d36:	9e02      	ldr	r6, [sp, #8]
 8001d38:	469a      	mov	sl, r3
 8001d3a:	9b05      	ldr	r3, [sp, #20]
 8001d3c:	445e      	add	r6, fp
 8001d3e:	4698      	mov	r8, r3
 8001d40:	42ae      	cmp	r6, r5
 8001d42:	41ad      	sbcs	r5, r5
 8001d44:	1876      	adds	r6, r6, r1
 8001d46:	428e      	cmp	r6, r1
 8001d48:	4189      	sbcs	r1, r1
 8001d4a:	0400      	lsls	r0, r0, #16
 8001d4c:	0c00      	lsrs	r0, r0, #16
 8001d4e:	4450      	add	r0, sl
 8001d50:	4440      	add	r0, r8
 8001d52:	426d      	negs	r5, r5
 8001d54:	1947      	adds	r7, r0, r5
 8001d56:	46b8      	mov	r8, r7
 8001d58:	4693      	mov	fp, r2
 8001d5a:	4249      	negs	r1, r1
 8001d5c:	4689      	mov	r9, r1
 8001d5e:	44c3      	add	fp, r8
 8001d60:	44d9      	add	r9, fp
 8001d62:	4298      	cmp	r0, r3
 8001d64:	4180      	sbcs	r0, r0
 8001d66:	45a8      	cmp	r8, r5
 8001d68:	41ad      	sbcs	r5, r5
 8001d6a:	4593      	cmp	fp, r2
 8001d6c:	4192      	sbcs	r2, r2
 8001d6e:	4589      	cmp	r9, r1
 8001d70:	4189      	sbcs	r1, r1
 8001d72:	426d      	negs	r5, r5
 8001d74:	4240      	negs	r0, r0
 8001d76:	4328      	orrs	r0, r5
 8001d78:	0c24      	lsrs	r4, r4, #16
 8001d7a:	4252      	negs	r2, r2
 8001d7c:	4249      	negs	r1, r1
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	9b03      	ldr	r3, [sp, #12]
 8001d82:	1900      	adds	r0, r0, r4
 8001d84:	1880      	adds	r0, r0, r2
 8001d86:	18c7      	adds	r7, r0, r3
 8001d88:	464b      	mov	r3, r9
 8001d8a:	0ddc      	lsrs	r4, r3, #23
 8001d8c:	9b04      	ldr	r3, [sp, #16]
 8001d8e:	0275      	lsls	r5, r6, #9
 8001d90:	431d      	orrs	r5, r3
 8001d92:	1e6a      	subs	r2, r5, #1
 8001d94:	4195      	sbcs	r5, r2
 8001d96:	464b      	mov	r3, r9
 8001d98:	0df6      	lsrs	r6, r6, #23
 8001d9a:	027f      	lsls	r7, r7, #9
 8001d9c:	4335      	orrs	r5, r6
 8001d9e:	025a      	lsls	r2, r3, #9
 8001da0:	433c      	orrs	r4, r7
 8001da2:	4315      	orrs	r5, r2
 8001da4:	01fb      	lsls	r3, r7, #7
 8001da6:	d400      	bmi.n	8001daa <__aeabi_dmul+0x24a>
 8001da8:	e11c      	b.n	8001fe4 <__aeabi_dmul+0x484>
 8001daa:	2101      	movs	r1, #1
 8001dac:	086a      	lsrs	r2, r5, #1
 8001dae:	400d      	ands	r5, r1
 8001db0:	4315      	orrs	r5, r2
 8001db2:	07e2      	lsls	r2, r4, #31
 8001db4:	4315      	orrs	r5, r2
 8001db6:	0864      	lsrs	r4, r4, #1
 8001db8:	494f      	ldr	r1, [pc, #316]	; (8001ef8 <__aeabi_dmul+0x398>)
 8001dba:	4461      	add	r1, ip
 8001dbc:	2900      	cmp	r1, #0
 8001dbe:	dc00      	bgt.n	8001dc2 <__aeabi_dmul+0x262>
 8001dc0:	e0b0      	b.n	8001f24 <__aeabi_dmul+0x3c4>
 8001dc2:	076b      	lsls	r3, r5, #29
 8001dc4:	d009      	beq.n	8001dda <__aeabi_dmul+0x27a>
 8001dc6:	220f      	movs	r2, #15
 8001dc8:	402a      	ands	r2, r5
 8001dca:	2a04      	cmp	r2, #4
 8001dcc:	d005      	beq.n	8001dda <__aeabi_dmul+0x27a>
 8001dce:	1d2a      	adds	r2, r5, #4
 8001dd0:	42aa      	cmp	r2, r5
 8001dd2:	41ad      	sbcs	r5, r5
 8001dd4:	426d      	negs	r5, r5
 8001dd6:	1964      	adds	r4, r4, r5
 8001dd8:	0015      	movs	r5, r2
 8001dda:	01e3      	lsls	r3, r4, #7
 8001ddc:	d504      	bpl.n	8001de8 <__aeabi_dmul+0x288>
 8001dde:	2180      	movs	r1, #128	; 0x80
 8001de0:	4a46      	ldr	r2, [pc, #280]	; (8001efc <__aeabi_dmul+0x39c>)
 8001de2:	00c9      	lsls	r1, r1, #3
 8001de4:	4014      	ands	r4, r2
 8001de6:	4461      	add	r1, ip
 8001de8:	4a45      	ldr	r2, [pc, #276]	; (8001f00 <__aeabi_dmul+0x3a0>)
 8001dea:	4291      	cmp	r1, r2
 8001dec:	dd00      	ble.n	8001df0 <__aeabi_dmul+0x290>
 8001dee:	e726      	b.n	8001c3e <__aeabi_dmul+0xde>
 8001df0:	0762      	lsls	r2, r4, #29
 8001df2:	08ed      	lsrs	r5, r5, #3
 8001df4:	0264      	lsls	r4, r4, #9
 8001df6:	0549      	lsls	r1, r1, #21
 8001df8:	4315      	orrs	r5, r2
 8001dfa:	0b24      	lsrs	r4, r4, #12
 8001dfc:	0d4a      	lsrs	r2, r1, #21
 8001dfe:	e710      	b.n	8001c22 <__aeabi_dmul+0xc2>
 8001e00:	4652      	mov	r2, sl
 8001e02:	4332      	orrs	r2, r6
 8001e04:	d100      	bne.n	8001e08 <__aeabi_dmul+0x2a8>
 8001e06:	e07f      	b.n	8001f08 <__aeabi_dmul+0x3a8>
 8001e08:	2e00      	cmp	r6, #0
 8001e0a:	d100      	bne.n	8001e0e <__aeabi_dmul+0x2ae>
 8001e0c:	e0dc      	b.n	8001fc8 <__aeabi_dmul+0x468>
 8001e0e:	0030      	movs	r0, r6
 8001e10:	f000 fe1e 	bl	8002a50 <__clzsi2>
 8001e14:	0002      	movs	r2, r0
 8001e16:	3a0b      	subs	r2, #11
 8001e18:	231d      	movs	r3, #29
 8001e1a:	0001      	movs	r1, r0
 8001e1c:	1a9b      	subs	r3, r3, r2
 8001e1e:	4652      	mov	r2, sl
 8001e20:	3908      	subs	r1, #8
 8001e22:	40da      	lsrs	r2, r3
 8001e24:	408e      	lsls	r6, r1
 8001e26:	4316      	orrs	r6, r2
 8001e28:	4652      	mov	r2, sl
 8001e2a:	408a      	lsls	r2, r1
 8001e2c:	9b00      	ldr	r3, [sp, #0]
 8001e2e:	4935      	ldr	r1, [pc, #212]	; (8001f04 <__aeabi_dmul+0x3a4>)
 8001e30:	1a18      	subs	r0, r3, r0
 8001e32:	0003      	movs	r3, r0
 8001e34:	468c      	mov	ip, r1
 8001e36:	4463      	add	r3, ip
 8001e38:	2000      	movs	r0, #0
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	e6d3      	b.n	8001be6 <__aeabi_dmul+0x86>
 8001e3e:	0025      	movs	r5, r4
 8001e40:	4305      	orrs	r5, r0
 8001e42:	d04a      	beq.n	8001eda <__aeabi_dmul+0x37a>
 8001e44:	2c00      	cmp	r4, #0
 8001e46:	d100      	bne.n	8001e4a <__aeabi_dmul+0x2ea>
 8001e48:	e0b0      	b.n	8001fac <__aeabi_dmul+0x44c>
 8001e4a:	0020      	movs	r0, r4
 8001e4c:	f000 fe00 	bl	8002a50 <__clzsi2>
 8001e50:	0001      	movs	r1, r0
 8001e52:	0002      	movs	r2, r0
 8001e54:	390b      	subs	r1, #11
 8001e56:	231d      	movs	r3, #29
 8001e58:	0010      	movs	r0, r2
 8001e5a:	1a5b      	subs	r3, r3, r1
 8001e5c:	0031      	movs	r1, r6
 8001e5e:	0035      	movs	r5, r6
 8001e60:	3808      	subs	r0, #8
 8001e62:	4084      	lsls	r4, r0
 8001e64:	40d9      	lsrs	r1, r3
 8001e66:	4085      	lsls	r5, r0
 8001e68:	430c      	orrs	r4, r1
 8001e6a:	4826      	ldr	r0, [pc, #152]	; (8001f04 <__aeabi_dmul+0x3a4>)
 8001e6c:	1a83      	subs	r3, r0, r2
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	2300      	movs	r3, #0
 8001e72:	4699      	mov	r9, r3
 8001e74:	469b      	mov	fp, r3
 8001e76:	e697      	b.n	8001ba8 <__aeabi_dmul+0x48>
 8001e78:	0005      	movs	r5, r0
 8001e7a:	4325      	orrs	r5, r4
 8001e7c:	d126      	bne.n	8001ecc <__aeabi_dmul+0x36c>
 8001e7e:	2208      	movs	r2, #8
 8001e80:	9300      	str	r3, [sp, #0]
 8001e82:	2302      	movs	r3, #2
 8001e84:	2400      	movs	r4, #0
 8001e86:	4691      	mov	r9, r2
 8001e88:	469b      	mov	fp, r3
 8001e8a:	e68d      	b.n	8001ba8 <__aeabi_dmul+0x48>
 8001e8c:	4652      	mov	r2, sl
 8001e8e:	9b00      	ldr	r3, [sp, #0]
 8001e90:	4332      	orrs	r2, r6
 8001e92:	d110      	bne.n	8001eb6 <__aeabi_dmul+0x356>
 8001e94:	4915      	ldr	r1, [pc, #84]	; (8001eec <__aeabi_dmul+0x38c>)
 8001e96:	2600      	movs	r6, #0
 8001e98:	468c      	mov	ip, r1
 8001e9a:	4463      	add	r3, ip
 8001e9c:	4649      	mov	r1, r9
 8001e9e:	9300      	str	r3, [sp, #0]
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	4319      	orrs	r1, r3
 8001ea4:	4689      	mov	r9, r1
 8001ea6:	2002      	movs	r0, #2
 8001ea8:	e69d      	b.n	8001be6 <__aeabi_dmul+0x86>
 8001eaa:	465b      	mov	r3, fp
 8001eac:	9701      	str	r7, [sp, #4]
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d000      	beq.n	8001eb4 <__aeabi_dmul+0x354>
 8001eb2:	e6ad      	b.n	8001c10 <__aeabi_dmul+0xb0>
 8001eb4:	e6c3      	b.n	8001c3e <__aeabi_dmul+0xde>
 8001eb6:	4a0d      	ldr	r2, [pc, #52]	; (8001eec <__aeabi_dmul+0x38c>)
 8001eb8:	2003      	movs	r0, #3
 8001eba:	4694      	mov	ip, r2
 8001ebc:	4463      	add	r3, ip
 8001ebe:	464a      	mov	r2, r9
 8001ec0:	9300      	str	r3, [sp, #0]
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	431a      	orrs	r2, r3
 8001ec6:	4691      	mov	r9, r2
 8001ec8:	4652      	mov	r2, sl
 8001eca:	e68c      	b.n	8001be6 <__aeabi_dmul+0x86>
 8001ecc:	220c      	movs	r2, #12
 8001ece:	9300      	str	r3, [sp, #0]
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	0005      	movs	r5, r0
 8001ed4:	4691      	mov	r9, r2
 8001ed6:	469b      	mov	fp, r3
 8001ed8:	e666      	b.n	8001ba8 <__aeabi_dmul+0x48>
 8001eda:	2304      	movs	r3, #4
 8001edc:	4699      	mov	r9, r3
 8001ede:	2300      	movs	r3, #0
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	2400      	movs	r4, #0
 8001ee6:	469b      	mov	fp, r3
 8001ee8:	e65e      	b.n	8001ba8 <__aeabi_dmul+0x48>
 8001eea:	46c0      	nop			; (mov r8, r8)
 8001eec:	000007ff 	.word	0x000007ff
 8001ef0:	fffffc01 	.word	0xfffffc01
 8001ef4:	08009b3c 	.word	0x08009b3c
 8001ef8:	000003ff 	.word	0x000003ff
 8001efc:	feffffff 	.word	0xfeffffff
 8001f00:	000007fe 	.word	0x000007fe
 8001f04:	fffffc0d 	.word	0xfffffc0d
 8001f08:	4649      	mov	r1, r9
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	4319      	orrs	r1, r3
 8001f0e:	4689      	mov	r9, r1
 8001f10:	2600      	movs	r6, #0
 8001f12:	2001      	movs	r0, #1
 8001f14:	e667      	b.n	8001be6 <__aeabi_dmul+0x86>
 8001f16:	2300      	movs	r3, #0
 8001f18:	2480      	movs	r4, #128	; 0x80
 8001f1a:	2500      	movs	r5, #0
 8001f1c:	4a43      	ldr	r2, [pc, #268]	; (800202c <__aeabi_dmul+0x4cc>)
 8001f1e:	9301      	str	r3, [sp, #4]
 8001f20:	0324      	lsls	r4, r4, #12
 8001f22:	e67e      	b.n	8001c22 <__aeabi_dmul+0xc2>
 8001f24:	2001      	movs	r0, #1
 8001f26:	1a40      	subs	r0, r0, r1
 8001f28:	2838      	cmp	r0, #56	; 0x38
 8001f2a:	dd00      	ble.n	8001f2e <__aeabi_dmul+0x3ce>
 8001f2c:	e676      	b.n	8001c1c <__aeabi_dmul+0xbc>
 8001f2e:	281f      	cmp	r0, #31
 8001f30:	dd5b      	ble.n	8001fea <__aeabi_dmul+0x48a>
 8001f32:	221f      	movs	r2, #31
 8001f34:	0023      	movs	r3, r4
 8001f36:	4252      	negs	r2, r2
 8001f38:	1a51      	subs	r1, r2, r1
 8001f3a:	40cb      	lsrs	r3, r1
 8001f3c:	0019      	movs	r1, r3
 8001f3e:	2820      	cmp	r0, #32
 8001f40:	d003      	beq.n	8001f4a <__aeabi_dmul+0x3ea>
 8001f42:	4a3b      	ldr	r2, [pc, #236]	; (8002030 <__aeabi_dmul+0x4d0>)
 8001f44:	4462      	add	r2, ip
 8001f46:	4094      	lsls	r4, r2
 8001f48:	4325      	orrs	r5, r4
 8001f4a:	1e6a      	subs	r2, r5, #1
 8001f4c:	4195      	sbcs	r5, r2
 8001f4e:	002a      	movs	r2, r5
 8001f50:	430a      	orrs	r2, r1
 8001f52:	2107      	movs	r1, #7
 8001f54:	000d      	movs	r5, r1
 8001f56:	2400      	movs	r4, #0
 8001f58:	4015      	ands	r5, r2
 8001f5a:	4211      	tst	r1, r2
 8001f5c:	d05b      	beq.n	8002016 <__aeabi_dmul+0x4b6>
 8001f5e:	210f      	movs	r1, #15
 8001f60:	2400      	movs	r4, #0
 8001f62:	4011      	ands	r1, r2
 8001f64:	2904      	cmp	r1, #4
 8001f66:	d053      	beq.n	8002010 <__aeabi_dmul+0x4b0>
 8001f68:	1d11      	adds	r1, r2, #4
 8001f6a:	4291      	cmp	r1, r2
 8001f6c:	4192      	sbcs	r2, r2
 8001f6e:	4252      	negs	r2, r2
 8001f70:	18a4      	adds	r4, r4, r2
 8001f72:	000a      	movs	r2, r1
 8001f74:	0223      	lsls	r3, r4, #8
 8001f76:	d54b      	bpl.n	8002010 <__aeabi_dmul+0x4b0>
 8001f78:	2201      	movs	r2, #1
 8001f7a:	2400      	movs	r4, #0
 8001f7c:	2500      	movs	r5, #0
 8001f7e:	e650      	b.n	8001c22 <__aeabi_dmul+0xc2>
 8001f80:	2380      	movs	r3, #128	; 0x80
 8001f82:	031b      	lsls	r3, r3, #12
 8001f84:	421c      	tst	r4, r3
 8001f86:	d009      	beq.n	8001f9c <__aeabi_dmul+0x43c>
 8001f88:	421e      	tst	r6, r3
 8001f8a:	d107      	bne.n	8001f9c <__aeabi_dmul+0x43c>
 8001f8c:	4333      	orrs	r3, r6
 8001f8e:	031c      	lsls	r4, r3, #12
 8001f90:	4643      	mov	r3, r8
 8001f92:	0015      	movs	r5, r2
 8001f94:	0b24      	lsrs	r4, r4, #12
 8001f96:	4a25      	ldr	r2, [pc, #148]	; (800202c <__aeabi_dmul+0x4cc>)
 8001f98:	9301      	str	r3, [sp, #4]
 8001f9a:	e642      	b.n	8001c22 <__aeabi_dmul+0xc2>
 8001f9c:	2280      	movs	r2, #128	; 0x80
 8001f9e:	0312      	lsls	r2, r2, #12
 8001fa0:	4314      	orrs	r4, r2
 8001fa2:	0324      	lsls	r4, r4, #12
 8001fa4:	4a21      	ldr	r2, [pc, #132]	; (800202c <__aeabi_dmul+0x4cc>)
 8001fa6:	0b24      	lsrs	r4, r4, #12
 8001fa8:	9701      	str	r7, [sp, #4]
 8001faa:	e63a      	b.n	8001c22 <__aeabi_dmul+0xc2>
 8001fac:	f000 fd50 	bl	8002a50 <__clzsi2>
 8001fb0:	0001      	movs	r1, r0
 8001fb2:	0002      	movs	r2, r0
 8001fb4:	3115      	adds	r1, #21
 8001fb6:	3220      	adds	r2, #32
 8001fb8:	291c      	cmp	r1, #28
 8001fba:	dc00      	bgt.n	8001fbe <__aeabi_dmul+0x45e>
 8001fbc:	e74b      	b.n	8001e56 <__aeabi_dmul+0x2f6>
 8001fbe:	0034      	movs	r4, r6
 8001fc0:	3808      	subs	r0, #8
 8001fc2:	2500      	movs	r5, #0
 8001fc4:	4084      	lsls	r4, r0
 8001fc6:	e750      	b.n	8001e6a <__aeabi_dmul+0x30a>
 8001fc8:	f000 fd42 	bl	8002a50 <__clzsi2>
 8001fcc:	0003      	movs	r3, r0
 8001fce:	001a      	movs	r2, r3
 8001fd0:	3215      	adds	r2, #21
 8001fd2:	3020      	adds	r0, #32
 8001fd4:	2a1c      	cmp	r2, #28
 8001fd6:	dc00      	bgt.n	8001fda <__aeabi_dmul+0x47a>
 8001fd8:	e71e      	b.n	8001e18 <__aeabi_dmul+0x2b8>
 8001fda:	4656      	mov	r6, sl
 8001fdc:	3b08      	subs	r3, #8
 8001fde:	2200      	movs	r2, #0
 8001fe0:	409e      	lsls	r6, r3
 8001fe2:	e723      	b.n	8001e2c <__aeabi_dmul+0x2cc>
 8001fe4:	9b00      	ldr	r3, [sp, #0]
 8001fe6:	469c      	mov	ip, r3
 8001fe8:	e6e6      	b.n	8001db8 <__aeabi_dmul+0x258>
 8001fea:	4912      	ldr	r1, [pc, #72]	; (8002034 <__aeabi_dmul+0x4d4>)
 8001fec:	0022      	movs	r2, r4
 8001fee:	4461      	add	r1, ip
 8001ff0:	002e      	movs	r6, r5
 8001ff2:	408d      	lsls	r5, r1
 8001ff4:	408a      	lsls	r2, r1
 8001ff6:	40c6      	lsrs	r6, r0
 8001ff8:	1e69      	subs	r1, r5, #1
 8001ffa:	418d      	sbcs	r5, r1
 8001ffc:	4332      	orrs	r2, r6
 8001ffe:	432a      	orrs	r2, r5
 8002000:	40c4      	lsrs	r4, r0
 8002002:	0753      	lsls	r3, r2, #29
 8002004:	d0b6      	beq.n	8001f74 <__aeabi_dmul+0x414>
 8002006:	210f      	movs	r1, #15
 8002008:	4011      	ands	r1, r2
 800200a:	2904      	cmp	r1, #4
 800200c:	d1ac      	bne.n	8001f68 <__aeabi_dmul+0x408>
 800200e:	e7b1      	b.n	8001f74 <__aeabi_dmul+0x414>
 8002010:	0765      	lsls	r5, r4, #29
 8002012:	0264      	lsls	r4, r4, #9
 8002014:	0b24      	lsrs	r4, r4, #12
 8002016:	08d2      	lsrs	r2, r2, #3
 8002018:	4315      	orrs	r5, r2
 800201a:	2200      	movs	r2, #0
 800201c:	e601      	b.n	8001c22 <__aeabi_dmul+0xc2>
 800201e:	2280      	movs	r2, #128	; 0x80
 8002020:	0312      	lsls	r2, r2, #12
 8002022:	4314      	orrs	r4, r2
 8002024:	0324      	lsls	r4, r4, #12
 8002026:	4a01      	ldr	r2, [pc, #4]	; (800202c <__aeabi_dmul+0x4cc>)
 8002028:	0b24      	lsrs	r4, r4, #12
 800202a:	e5fa      	b.n	8001c22 <__aeabi_dmul+0xc2>
 800202c:	000007ff 	.word	0x000007ff
 8002030:	0000043e 	.word	0x0000043e
 8002034:	0000041e 	.word	0x0000041e

08002038 <__aeabi_dsub>:
 8002038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800203a:	4657      	mov	r7, sl
 800203c:	464e      	mov	r6, r9
 800203e:	4645      	mov	r5, r8
 8002040:	46de      	mov	lr, fp
 8002042:	b5e0      	push	{r5, r6, r7, lr}
 8002044:	001e      	movs	r6, r3
 8002046:	0017      	movs	r7, r2
 8002048:	004a      	lsls	r2, r1, #1
 800204a:	030b      	lsls	r3, r1, #12
 800204c:	0d52      	lsrs	r2, r2, #21
 800204e:	0a5b      	lsrs	r3, r3, #9
 8002050:	4690      	mov	r8, r2
 8002052:	0f42      	lsrs	r2, r0, #29
 8002054:	431a      	orrs	r2, r3
 8002056:	0fcd      	lsrs	r5, r1, #31
 8002058:	4ccd      	ldr	r4, [pc, #820]	; (8002390 <__aeabi_dsub+0x358>)
 800205a:	0331      	lsls	r1, r6, #12
 800205c:	00c3      	lsls	r3, r0, #3
 800205e:	4694      	mov	ip, r2
 8002060:	0070      	lsls	r0, r6, #1
 8002062:	0f7a      	lsrs	r2, r7, #29
 8002064:	0a49      	lsrs	r1, r1, #9
 8002066:	00ff      	lsls	r7, r7, #3
 8002068:	469a      	mov	sl, r3
 800206a:	46b9      	mov	r9, r7
 800206c:	0d40      	lsrs	r0, r0, #21
 800206e:	0ff6      	lsrs	r6, r6, #31
 8002070:	4311      	orrs	r1, r2
 8002072:	42a0      	cmp	r0, r4
 8002074:	d100      	bne.n	8002078 <__aeabi_dsub+0x40>
 8002076:	e0b1      	b.n	80021dc <__aeabi_dsub+0x1a4>
 8002078:	2201      	movs	r2, #1
 800207a:	4056      	eors	r6, r2
 800207c:	46b3      	mov	fp, r6
 800207e:	42b5      	cmp	r5, r6
 8002080:	d100      	bne.n	8002084 <__aeabi_dsub+0x4c>
 8002082:	e088      	b.n	8002196 <__aeabi_dsub+0x15e>
 8002084:	4642      	mov	r2, r8
 8002086:	1a12      	subs	r2, r2, r0
 8002088:	2a00      	cmp	r2, #0
 800208a:	dc00      	bgt.n	800208e <__aeabi_dsub+0x56>
 800208c:	e0ae      	b.n	80021ec <__aeabi_dsub+0x1b4>
 800208e:	2800      	cmp	r0, #0
 8002090:	d100      	bne.n	8002094 <__aeabi_dsub+0x5c>
 8002092:	e0c1      	b.n	8002218 <__aeabi_dsub+0x1e0>
 8002094:	48be      	ldr	r0, [pc, #760]	; (8002390 <__aeabi_dsub+0x358>)
 8002096:	4580      	cmp	r8, r0
 8002098:	d100      	bne.n	800209c <__aeabi_dsub+0x64>
 800209a:	e151      	b.n	8002340 <__aeabi_dsub+0x308>
 800209c:	2080      	movs	r0, #128	; 0x80
 800209e:	0400      	lsls	r0, r0, #16
 80020a0:	4301      	orrs	r1, r0
 80020a2:	2a38      	cmp	r2, #56	; 0x38
 80020a4:	dd00      	ble.n	80020a8 <__aeabi_dsub+0x70>
 80020a6:	e17b      	b.n	80023a0 <__aeabi_dsub+0x368>
 80020a8:	2a1f      	cmp	r2, #31
 80020aa:	dd00      	ble.n	80020ae <__aeabi_dsub+0x76>
 80020ac:	e1ee      	b.n	800248c <__aeabi_dsub+0x454>
 80020ae:	2020      	movs	r0, #32
 80020b0:	003e      	movs	r6, r7
 80020b2:	1a80      	subs	r0, r0, r2
 80020b4:	000c      	movs	r4, r1
 80020b6:	40d6      	lsrs	r6, r2
 80020b8:	40d1      	lsrs	r1, r2
 80020ba:	4087      	lsls	r7, r0
 80020bc:	4662      	mov	r2, ip
 80020be:	4084      	lsls	r4, r0
 80020c0:	1a52      	subs	r2, r2, r1
 80020c2:	1e78      	subs	r0, r7, #1
 80020c4:	4187      	sbcs	r7, r0
 80020c6:	4694      	mov	ip, r2
 80020c8:	4334      	orrs	r4, r6
 80020ca:	4327      	orrs	r7, r4
 80020cc:	1bdc      	subs	r4, r3, r7
 80020ce:	42a3      	cmp	r3, r4
 80020d0:	419b      	sbcs	r3, r3
 80020d2:	4662      	mov	r2, ip
 80020d4:	425b      	negs	r3, r3
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	4699      	mov	r9, r3
 80020da:	464b      	mov	r3, r9
 80020dc:	021b      	lsls	r3, r3, #8
 80020de:	d400      	bmi.n	80020e2 <__aeabi_dsub+0xaa>
 80020e0:	e118      	b.n	8002314 <__aeabi_dsub+0x2dc>
 80020e2:	464b      	mov	r3, r9
 80020e4:	0258      	lsls	r0, r3, #9
 80020e6:	0a43      	lsrs	r3, r0, #9
 80020e8:	4699      	mov	r9, r3
 80020ea:	464b      	mov	r3, r9
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0xba>
 80020f0:	e137      	b.n	8002362 <__aeabi_dsub+0x32a>
 80020f2:	4648      	mov	r0, r9
 80020f4:	f000 fcac 	bl	8002a50 <__clzsi2>
 80020f8:	0001      	movs	r1, r0
 80020fa:	3908      	subs	r1, #8
 80020fc:	2320      	movs	r3, #32
 80020fe:	0022      	movs	r2, r4
 8002100:	4648      	mov	r0, r9
 8002102:	1a5b      	subs	r3, r3, r1
 8002104:	40da      	lsrs	r2, r3
 8002106:	4088      	lsls	r0, r1
 8002108:	408c      	lsls	r4, r1
 800210a:	4643      	mov	r3, r8
 800210c:	4310      	orrs	r0, r2
 800210e:	4588      	cmp	r8, r1
 8002110:	dd00      	ble.n	8002114 <__aeabi_dsub+0xdc>
 8002112:	e136      	b.n	8002382 <__aeabi_dsub+0x34a>
 8002114:	1ac9      	subs	r1, r1, r3
 8002116:	1c4b      	adds	r3, r1, #1
 8002118:	2b1f      	cmp	r3, #31
 800211a:	dd00      	ble.n	800211e <__aeabi_dsub+0xe6>
 800211c:	e0ea      	b.n	80022f4 <__aeabi_dsub+0x2bc>
 800211e:	2220      	movs	r2, #32
 8002120:	0026      	movs	r6, r4
 8002122:	1ad2      	subs	r2, r2, r3
 8002124:	0001      	movs	r1, r0
 8002126:	4094      	lsls	r4, r2
 8002128:	40de      	lsrs	r6, r3
 800212a:	40d8      	lsrs	r0, r3
 800212c:	2300      	movs	r3, #0
 800212e:	4091      	lsls	r1, r2
 8002130:	1e62      	subs	r2, r4, #1
 8002132:	4194      	sbcs	r4, r2
 8002134:	4681      	mov	r9, r0
 8002136:	4698      	mov	r8, r3
 8002138:	4331      	orrs	r1, r6
 800213a:	430c      	orrs	r4, r1
 800213c:	0763      	lsls	r3, r4, #29
 800213e:	d009      	beq.n	8002154 <__aeabi_dsub+0x11c>
 8002140:	230f      	movs	r3, #15
 8002142:	4023      	ands	r3, r4
 8002144:	2b04      	cmp	r3, #4
 8002146:	d005      	beq.n	8002154 <__aeabi_dsub+0x11c>
 8002148:	1d23      	adds	r3, r4, #4
 800214a:	42a3      	cmp	r3, r4
 800214c:	41a4      	sbcs	r4, r4
 800214e:	4264      	negs	r4, r4
 8002150:	44a1      	add	r9, r4
 8002152:	001c      	movs	r4, r3
 8002154:	464b      	mov	r3, r9
 8002156:	021b      	lsls	r3, r3, #8
 8002158:	d400      	bmi.n	800215c <__aeabi_dsub+0x124>
 800215a:	e0de      	b.n	800231a <__aeabi_dsub+0x2e2>
 800215c:	4641      	mov	r1, r8
 800215e:	4b8c      	ldr	r3, [pc, #560]	; (8002390 <__aeabi_dsub+0x358>)
 8002160:	3101      	adds	r1, #1
 8002162:	4299      	cmp	r1, r3
 8002164:	d100      	bne.n	8002168 <__aeabi_dsub+0x130>
 8002166:	e0e7      	b.n	8002338 <__aeabi_dsub+0x300>
 8002168:	464b      	mov	r3, r9
 800216a:	488a      	ldr	r0, [pc, #552]	; (8002394 <__aeabi_dsub+0x35c>)
 800216c:	08e4      	lsrs	r4, r4, #3
 800216e:	4003      	ands	r3, r0
 8002170:	0018      	movs	r0, r3
 8002172:	0549      	lsls	r1, r1, #21
 8002174:	075b      	lsls	r3, r3, #29
 8002176:	0240      	lsls	r0, r0, #9
 8002178:	4323      	orrs	r3, r4
 800217a:	0d4a      	lsrs	r2, r1, #21
 800217c:	0b04      	lsrs	r4, r0, #12
 800217e:	0512      	lsls	r2, r2, #20
 8002180:	07ed      	lsls	r5, r5, #31
 8002182:	4322      	orrs	r2, r4
 8002184:	432a      	orrs	r2, r5
 8002186:	0018      	movs	r0, r3
 8002188:	0011      	movs	r1, r2
 800218a:	bcf0      	pop	{r4, r5, r6, r7}
 800218c:	46bb      	mov	fp, r7
 800218e:	46b2      	mov	sl, r6
 8002190:	46a9      	mov	r9, r5
 8002192:	46a0      	mov	r8, r4
 8002194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002196:	4642      	mov	r2, r8
 8002198:	1a12      	subs	r2, r2, r0
 800219a:	2a00      	cmp	r2, #0
 800219c:	dd52      	ble.n	8002244 <__aeabi_dsub+0x20c>
 800219e:	2800      	cmp	r0, #0
 80021a0:	d100      	bne.n	80021a4 <__aeabi_dsub+0x16c>
 80021a2:	e09c      	b.n	80022de <__aeabi_dsub+0x2a6>
 80021a4:	45a0      	cmp	r8, r4
 80021a6:	d100      	bne.n	80021aa <__aeabi_dsub+0x172>
 80021a8:	e0ca      	b.n	8002340 <__aeabi_dsub+0x308>
 80021aa:	2080      	movs	r0, #128	; 0x80
 80021ac:	0400      	lsls	r0, r0, #16
 80021ae:	4301      	orrs	r1, r0
 80021b0:	2a38      	cmp	r2, #56	; 0x38
 80021b2:	dd00      	ble.n	80021b6 <__aeabi_dsub+0x17e>
 80021b4:	e149      	b.n	800244a <__aeabi_dsub+0x412>
 80021b6:	2a1f      	cmp	r2, #31
 80021b8:	dc00      	bgt.n	80021bc <__aeabi_dsub+0x184>
 80021ba:	e197      	b.n	80024ec <__aeabi_dsub+0x4b4>
 80021bc:	0010      	movs	r0, r2
 80021be:	000e      	movs	r6, r1
 80021c0:	3820      	subs	r0, #32
 80021c2:	40c6      	lsrs	r6, r0
 80021c4:	2a20      	cmp	r2, #32
 80021c6:	d004      	beq.n	80021d2 <__aeabi_dsub+0x19a>
 80021c8:	2040      	movs	r0, #64	; 0x40
 80021ca:	1a82      	subs	r2, r0, r2
 80021cc:	4091      	lsls	r1, r2
 80021ce:	430f      	orrs	r7, r1
 80021d0:	46b9      	mov	r9, r7
 80021d2:	464c      	mov	r4, r9
 80021d4:	1e62      	subs	r2, r4, #1
 80021d6:	4194      	sbcs	r4, r2
 80021d8:	4334      	orrs	r4, r6
 80021da:	e13a      	b.n	8002452 <__aeabi_dsub+0x41a>
 80021dc:	000a      	movs	r2, r1
 80021de:	433a      	orrs	r2, r7
 80021e0:	d028      	beq.n	8002234 <__aeabi_dsub+0x1fc>
 80021e2:	46b3      	mov	fp, r6
 80021e4:	42b5      	cmp	r5, r6
 80021e6:	d02b      	beq.n	8002240 <__aeabi_dsub+0x208>
 80021e8:	4a6b      	ldr	r2, [pc, #428]	; (8002398 <__aeabi_dsub+0x360>)
 80021ea:	4442      	add	r2, r8
 80021ec:	2a00      	cmp	r2, #0
 80021ee:	d05d      	beq.n	80022ac <__aeabi_dsub+0x274>
 80021f0:	4642      	mov	r2, r8
 80021f2:	4644      	mov	r4, r8
 80021f4:	1a82      	subs	r2, r0, r2
 80021f6:	2c00      	cmp	r4, #0
 80021f8:	d000      	beq.n	80021fc <__aeabi_dsub+0x1c4>
 80021fa:	e0f5      	b.n	80023e8 <__aeabi_dsub+0x3b0>
 80021fc:	4665      	mov	r5, ip
 80021fe:	431d      	orrs	r5, r3
 8002200:	d100      	bne.n	8002204 <__aeabi_dsub+0x1cc>
 8002202:	e19c      	b.n	800253e <__aeabi_dsub+0x506>
 8002204:	1e55      	subs	r5, r2, #1
 8002206:	2a01      	cmp	r2, #1
 8002208:	d100      	bne.n	800220c <__aeabi_dsub+0x1d4>
 800220a:	e1fb      	b.n	8002604 <__aeabi_dsub+0x5cc>
 800220c:	4c60      	ldr	r4, [pc, #384]	; (8002390 <__aeabi_dsub+0x358>)
 800220e:	42a2      	cmp	r2, r4
 8002210:	d100      	bne.n	8002214 <__aeabi_dsub+0x1dc>
 8002212:	e1bd      	b.n	8002590 <__aeabi_dsub+0x558>
 8002214:	002a      	movs	r2, r5
 8002216:	e0f0      	b.n	80023fa <__aeabi_dsub+0x3c2>
 8002218:	0008      	movs	r0, r1
 800221a:	4338      	orrs	r0, r7
 800221c:	d100      	bne.n	8002220 <__aeabi_dsub+0x1e8>
 800221e:	e0c3      	b.n	80023a8 <__aeabi_dsub+0x370>
 8002220:	1e50      	subs	r0, r2, #1
 8002222:	2a01      	cmp	r2, #1
 8002224:	d100      	bne.n	8002228 <__aeabi_dsub+0x1f0>
 8002226:	e1a8      	b.n	800257a <__aeabi_dsub+0x542>
 8002228:	4c59      	ldr	r4, [pc, #356]	; (8002390 <__aeabi_dsub+0x358>)
 800222a:	42a2      	cmp	r2, r4
 800222c:	d100      	bne.n	8002230 <__aeabi_dsub+0x1f8>
 800222e:	e087      	b.n	8002340 <__aeabi_dsub+0x308>
 8002230:	0002      	movs	r2, r0
 8002232:	e736      	b.n	80020a2 <__aeabi_dsub+0x6a>
 8002234:	2201      	movs	r2, #1
 8002236:	4056      	eors	r6, r2
 8002238:	46b3      	mov	fp, r6
 800223a:	42b5      	cmp	r5, r6
 800223c:	d000      	beq.n	8002240 <__aeabi_dsub+0x208>
 800223e:	e721      	b.n	8002084 <__aeabi_dsub+0x4c>
 8002240:	4a55      	ldr	r2, [pc, #340]	; (8002398 <__aeabi_dsub+0x360>)
 8002242:	4442      	add	r2, r8
 8002244:	2a00      	cmp	r2, #0
 8002246:	d100      	bne.n	800224a <__aeabi_dsub+0x212>
 8002248:	e0b5      	b.n	80023b6 <__aeabi_dsub+0x37e>
 800224a:	4642      	mov	r2, r8
 800224c:	4644      	mov	r4, r8
 800224e:	1a82      	subs	r2, r0, r2
 8002250:	2c00      	cmp	r4, #0
 8002252:	d100      	bne.n	8002256 <__aeabi_dsub+0x21e>
 8002254:	e138      	b.n	80024c8 <__aeabi_dsub+0x490>
 8002256:	4e4e      	ldr	r6, [pc, #312]	; (8002390 <__aeabi_dsub+0x358>)
 8002258:	42b0      	cmp	r0, r6
 800225a:	d100      	bne.n	800225e <__aeabi_dsub+0x226>
 800225c:	e1de      	b.n	800261c <__aeabi_dsub+0x5e4>
 800225e:	2680      	movs	r6, #128	; 0x80
 8002260:	4664      	mov	r4, ip
 8002262:	0436      	lsls	r6, r6, #16
 8002264:	4334      	orrs	r4, r6
 8002266:	46a4      	mov	ip, r4
 8002268:	2a38      	cmp	r2, #56	; 0x38
 800226a:	dd00      	ble.n	800226e <__aeabi_dsub+0x236>
 800226c:	e196      	b.n	800259c <__aeabi_dsub+0x564>
 800226e:	2a1f      	cmp	r2, #31
 8002270:	dd00      	ble.n	8002274 <__aeabi_dsub+0x23c>
 8002272:	e224      	b.n	80026be <__aeabi_dsub+0x686>
 8002274:	2620      	movs	r6, #32
 8002276:	1ab4      	subs	r4, r6, r2
 8002278:	46a2      	mov	sl, r4
 800227a:	4664      	mov	r4, ip
 800227c:	4656      	mov	r6, sl
 800227e:	40b4      	lsls	r4, r6
 8002280:	46a1      	mov	r9, r4
 8002282:	001c      	movs	r4, r3
 8002284:	464e      	mov	r6, r9
 8002286:	40d4      	lsrs	r4, r2
 8002288:	4326      	orrs	r6, r4
 800228a:	0034      	movs	r4, r6
 800228c:	4656      	mov	r6, sl
 800228e:	40b3      	lsls	r3, r6
 8002290:	1e5e      	subs	r6, r3, #1
 8002292:	41b3      	sbcs	r3, r6
 8002294:	431c      	orrs	r4, r3
 8002296:	4663      	mov	r3, ip
 8002298:	40d3      	lsrs	r3, r2
 800229a:	18c9      	adds	r1, r1, r3
 800229c:	19e4      	adds	r4, r4, r7
 800229e:	42bc      	cmp	r4, r7
 80022a0:	41bf      	sbcs	r7, r7
 80022a2:	427f      	negs	r7, r7
 80022a4:	46b9      	mov	r9, r7
 80022a6:	4680      	mov	r8, r0
 80022a8:	4489      	add	r9, r1
 80022aa:	e0d8      	b.n	800245e <__aeabi_dsub+0x426>
 80022ac:	4640      	mov	r0, r8
 80022ae:	4c3b      	ldr	r4, [pc, #236]	; (800239c <__aeabi_dsub+0x364>)
 80022b0:	3001      	adds	r0, #1
 80022b2:	4220      	tst	r0, r4
 80022b4:	d000      	beq.n	80022b8 <__aeabi_dsub+0x280>
 80022b6:	e0b4      	b.n	8002422 <__aeabi_dsub+0x3ea>
 80022b8:	4640      	mov	r0, r8
 80022ba:	2800      	cmp	r0, #0
 80022bc:	d000      	beq.n	80022c0 <__aeabi_dsub+0x288>
 80022be:	e144      	b.n	800254a <__aeabi_dsub+0x512>
 80022c0:	4660      	mov	r0, ip
 80022c2:	4318      	orrs	r0, r3
 80022c4:	d100      	bne.n	80022c8 <__aeabi_dsub+0x290>
 80022c6:	e190      	b.n	80025ea <__aeabi_dsub+0x5b2>
 80022c8:	0008      	movs	r0, r1
 80022ca:	4338      	orrs	r0, r7
 80022cc:	d000      	beq.n	80022d0 <__aeabi_dsub+0x298>
 80022ce:	e1aa      	b.n	8002626 <__aeabi_dsub+0x5ee>
 80022d0:	4661      	mov	r1, ip
 80022d2:	08db      	lsrs	r3, r3, #3
 80022d4:	0749      	lsls	r1, r1, #29
 80022d6:	430b      	orrs	r3, r1
 80022d8:	4661      	mov	r1, ip
 80022da:	08cc      	lsrs	r4, r1, #3
 80022dc:	e027      	b.n	800232e <__aeabi_dsub+0x2f6>
 80022de:	0008      	movs	r0, r1
 80022e0:	4338      	orrs	r0, r7
 80022e2:	d061      	beq.n	80023a8 <__aeabi_dsub+0x370>
 80022e4:	1e50      	subs	r0, r2, #1
 80022e6:	2a01      	cmp	r2, #1
 80022e8:	d100      	bne.n	80022ec <__aeabi_dsub+0x2b4>
 80022ea:	e139      	b.n	8002560 <__aeabi_dsub+0x528>
 80022ec:	42a2      	cmp	r2, r4
 80022ee:	d027      	beq.n	8002340 <__aeabi_dsub+0x308>
 80022f0:	0002      	movs	r2, r0
 80022f2:	e75d      	b.n	80021b0 <__aeabi_dsub+0x178>
 80022f4:	0002      	movs	r2, r0
 80022f6:	391f      	subs	r1, #31
 80022f8:	40ca      	lsrs	r2, r1
 80022fa:	0011      	movs	r1, r2
 80022fc:	2b20      	cmp	r3, #32
 80022fe:	d003      	beq.n	8002308 <__aeabi_dsub+0x2d0>
 8002300:	2240      	movs	r2, #64	; 0x40
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	4098      	lsls	r0, r3
 8002306:	4304      	orrs	r4, r0
 8002308:	1e63      	subs	r3, r4, #1
 800230a:	419c      	sbcs	r4, r3
 800230c:	2300      	movs	r3, #0
 800230e:	4699      	mov	r9, r3
 8002310:	4698      	mov	r8, r3
 8002312:	430c      	orrs	r4, r1
 8002314:	0763      	lsls	r3, r4, #29
 8002316:	d000      	beq.n	800231a <__aeabi_dsub+0x2e2>
 8002318:	e712      	b.n	8002140 <__aeabi_dsub+0x108>
 800231a:	464b      	mov	r3, r9
 800231c:	464a      	mov	r2, r9
 800231e:	08e4      	lsrs	r4, r4, #3
 8002320:	075b      	lsls	r3, r3, #29
 8002322:	4323      	orrs	r3, r4
 8002324:	08d4      	lsrs	r4, r2, #3
 8002326:	4642      	mov	r2, r8
 8002328:	4919      	ldr	r1, [pc, #100]	; (8002390 <__aeabi_dsub+0x358>)
 800232a:	428a      	cmp	r2, r1
 800232c:	d00e      	beq.n	800234c <__aeabi_dsub+0x314>
 800232e:	0324      	lsls	r4, r4, #12
 8002330:	0552      	lsls	r2, r2, #21
 8002332:	0b24      	lsrs	r4, r4, #12
 8002334:	0d52      	lsrs	r2, r2, #21
 8002336:	e722      	b.n	800217e <__aeabi_dsub+0x146>
 8002338:	000a      	movs	r2, r1
 800233a:	2400      	movs	r4, #0
 800233c:	2300      	movs	r3, #0
 800233e:	e71e      	b.n	800217e <__aeabi_dsub+0x146>
 8002340:	08db      	lsrs	r3, r3, #3
 8002342:	4662      	mov	r2, ip
 8002344:	0752      	lsls	r2, r2, #29
 8002346:	4313      	orrs	r3, r2
 8002348:	4662      	mov	r2, ip
 800234a:	08d4      	lsrs	r4, r2, #3
 800234c:	001a      	movs	r2, r3
 800234e:	4322      	orrs	r2, r4
 8002350:	d100      	bne.n	8002354 <__aeabi_dsub+0x31c>
 8002352:	e1fc      	b.n	800274e <__aeabi_dsub+0x716>
 8002354:	2280      	movs	r2, #128	; 0x80
 8002356:	0312      	lsls	r2, r2, #12
 8002358:	4314      	orrs	r4, r2
 800235a:	0324      	lsls	r4, r4, #12
 800235c:	4a0c      	ldr	r2, [pc, #48]	; (8002390 <__aeabi_dsub+0x358>)
 800235e:	0b24      	lsrs	r4, r4, #12
 8002360:	e70d      	b.n	800217e <__aeabi_dsub+0x146>
 8002362:	0020      	movs	r0, r4
 8002364:	f000 fb74 	bl	8002a50 <__clzsi2>
 8002368:	0001      	movs	r1, r0
 800236a:	3118      	adds	r1, #24
 800236c:	291f      	cmp	r1, #31
 800236e:	dc00      	bgt.n	8002372 <__aeabi_dsub+0x33a>
 8002370:	e6c4      	b.n	80020fc <__aeabi_dsub+0xc4>
 8002372:	3808      	subs	r0, #8
 8002374:	4084      	lsls	r4, r0
 8002376:	4643      	mov	r3, r8
 8002378:	0020      	movs	r0, r4
 800237a:	2400      	movs	r4, #0
 800237c:	4588      	cmp	r8, r1
 800237e:	dc00      	bgt.n	8002382 <__aeabi_dsub+0x34a>
 8002380:	e6c8      	b.n	8002114 <__aeabi_dsub+0xdc>
 8002382:	4a04      	ldr	r2, [pc, #16]	; (8002394 <__aeabi_dsub+0x35c>)
 8002384:	1a5b      	subs	r3, r3, r1
 8002386:	4010      	ands	r0, r2
 8002388:	4698      	mov	r8, r3
 800238a:	4681      	mov	r9, r0
 800238c:	e6d6      	b.n	800213c <__aeabi_dsub+0x104>
 800238e:	46c0      	nop			; (mov r8, r8)
 8002390:	000007ff 	.word	0x000007ff
 8002394:	ff7fffff 	.word	0xff7fffff
 8002398:	fffff801 	.word	0xfffff801
 800239c:	000007fe 	.word	0x000007fe
 80023a0:	430f      	orrs	r7, r1
 80023a2:	1e7a      	subs	r2, r7, #1
 80023a4:	4197      	sbcs	r7, r2
 80023a6:	e691      	b.n	80020cc <__aeabi_dsub+0x94>
 80023a8:	4661      	mov	r1, ip
 80023aa:	08db      	lsrs	r3, r3, #3
 80023ac:	0749      	lsls	r1, r1, #29
 80023ae:	430b      	orrs	r3, r1
 80023b0:	4661      	mov	r1, ip
 80023b2:	08cc      	lsrs	r4, r1, #3
 80023b4:	e7b8      	b.n	8002328 <__aeabi_dsub+0x2f0>
 80023b6:	4640      	mov	r0, r8
 80023b8:	4cd3      	ldr	r4, [pc, #844]	; (8002708 <__aeabi_dsub+0x6d0>)
 80023ba:	3001      	adds	r0, #1
 80023bc:	4220      	tst	r0, r4
 80023be:	d000      	beq.n	80023c2 <__aeabi_dsub+0x38a>
 80023c0:	e0a2      	b.n	8002508 <__aeabi_dsub+0x4d0>
 80023c2:	4640      	mov	r0, r8
 80023c4:	2800      	cmp	r0, #0
 80023c6:	d000      	beq.n	80023ca <__aeabi_dsub+0x392>
 80023c8:	e101      	b.n	80025ce <__aeabi_dsub+0x596>
 80023ca:	4660      	mov	r0, ip
 80023cc:	4318      	orrs	r0, r3
 80023ce:	d100      	bne.n	80023d2 <__aeabi_dsub+0x39a>
 80023d0:	e15e      	b.n	8002690 <__aeabi_dsub+0x658>
 80023d2:	0008      	movs	r0, r1
 80023d4:	4338      	orrs	r0, r7
 80023d6:	d000      	beq.n	80023da <__aeabi_dsub+0x3a2>
 80023d8:	e15f      	b.n	800269a <__aeabi_dsub+0x662>
 80023da:	4661      	mov	r1, ip
 80023dc:	08db      	lsrs	r3, r3, #3
 80023de:	0749      	lsls	r1, r1, #29
 80023e0:	430b      	orrs	r3, r1
 80023e2:	4661      	mov	r1, ip
 80023e4:	08cc      	lsrs	r4, r1, #3
 80023e6:	e7a2      	b.n	800232e <__aeabi_dsub+0x2f6>
 80023e8:	4dc8      	ldr	r5, [pc, #800]	; (800270c <__aeabi_dsub+0x6d4>)
 80023ea:	42a8      	cmp	r0, r5
 80023ec:	d100      	bne.n	80023f0 <__aeabi_dsub+0x3b8>
 80023ee:	e0cf      	b.n	8002590 <__aeabi_dsub+0x558>
 80023f0:	2580      	movs	r5, #128	; 0x80
 80023f2:	4664      	mov	r4, ip
 80023f4:	042d      	lsls	r5, r5, #16
 80023f6:	432c      	orrs	r4, r5
 80023f8:	46a4      	mov	ip, r4
 80023fa:	2a38      	cmp	r2, #56	; 0x38
 80023fc:	dc56      	bgt.n	80024ac <__aeabi_dsub+0x474>
 80023fe:	2a1f      	cmp	r2, #31
 8002400:	dd00      	ble.n	8002404 <__aeabi_dsub+0x3cc>
 8002402:	e0d1      	b.n	80025a8 <__aeabi_dsub+0x570>
 8002404:	2520      	movs	r5, #32
 8002406:	001e      	movs	r6, r3
 8002408:	1aad      	subs	r5, r5, r2
 800240a:	4664      	mov	r4, ip
 800240c:	40ab      	lsls	r3, r5
 800240e:	40ac      	lsls	r4, r5
 8002410:	40d6      	lsrs	r6, r2
 8002412:	1e5d      	subs	r5, r3, #1
 8002414:	41ab      	sbcs	r3, r5
 8002416:	4334      	orrs	r4, r6
 8002418:	4323      	orrs	r3, r4
 800241a:	4664      	mov	r4, ip
 800241c:	40d4      	lsrs	r4, r2
 800241e:	1b09      	subs	r1, r1, r4
 8002420:	e049      	b.n	80024b6 <__aeabi_dsub+0x47e>
 8002422:	4660      	mov	r0, ip
 8002424:	1bdc      	subs	r4, r3, r7
 8002426:	1a46      	subs	r6, r0, r1
 8002428:	42a3      	cmp	r3, r4
 800242a:	4180      	sbcs	r0, r0
 800242c:	4240      	negs	r0, r0
 800242e:	4681      	mov	r9, r0
 8002430:	0030      	movs	r0, r6
 8002432:	464e      	mov	r6, r9
 8002434:	1b80      	subs	r0, r0, r6
 8002436:	4681      	mov	r9, r0
 8002438:	0200      	lsls	r0, r0, #8
 800243a:	d476      	bmi.n	800252a <__aeabi_dsub+0x4f2>
 800243c:	464b      	mov	r3, r9
 800243e:	4323      	orrs	r3, r4
 8002440:	d000      	beq.n	8002444 <__aeabi_dsub+0x40c>
 8002442:	e652      	b.n	80020ea <__aeabi_dsub+0xb2>
 8002444:	2400      	movs	r4, #0
 8002446:	2500      	movs	r5, #0
 8002448:	e771      	b.n	800232e <__aeabi_dsub+0x2f6>
 800244a:	4339      	orrs	r1, r7
 800244c:	000c      	movs	r4, r1
 800244e:	1e62      	subs	r2, r4, #1
 8002450:	4194      	sbcs	r4, r2
 8002452:	18e4      	adds	r4, r4, r3
 8002454:	429c      	cmp	r4, r3
 8002456:	419b      	sbcs	r3, r3
 8002458:	425b      	negs	r3, r3
 800245a:	4463      	add	r3, ip
 800245c:	4699      	mov	r9, r3
 800245e:	464b      	mov	r3, r9
 8002460:	021b      	lsls	r3, r3, #8
 8002462:	d400      	bmi.n	8002466 <__aeabi_dsub+0x42e>
 8002464:	e756      	b.n	8002314 <__aeabi_dsub+0x2dc>
 8002466:	2301      	movs	r3, #1
 8002468:	469c      	mov	ip, r3
 800246a:	4ba8      	ldr	r3, [pc, #672]	; (800270c <__aeabi_dsub+0x6d4>)
 800246c:	44e0      	add	r8, ip
 800246e:	4598      	cmp	r8, r3
 8002470:	d038      	beq.n	80024e4 <__aeabi_dsub+0x4ac>
 8002472:	464b      	mov	r3, r9
 8002474:	48a6      	ldr	r0, [pc, #664]	; (8002710 <__aeabi_dsub+0x6d8>)
 8002476:	2201      	movs	r2, #1
 8002478:	4003      	ands	r3, r0
 800247a:	0018      	movs	r0, r3
 800247c:	0863      	lsrs	r3, r4, #1
 800247e:	4014      	ands	r4, r2
 8002480:	431c      	orrs	r4, r3
 8002482:	07c3      	lsls	r3, r0, #31
 8002484:	431c      	orrs	r4, r3
 8002486:	0843      	lsrs	r3, r0, #1
 8002488:	4699      	mov	r9, r3
 800248a:	e657      	b.n	800213c <__aeabi_dsub+0x104>
 800248c:	0010      	movs	r0, r2
 800248e:	000e      	movs	r6, r1
 8002490:	3820      	subs	r0, #32
 8002492:	40c6      	lsrs	r6, r0
 8002494:	2a20      	cmp	r2, #32
 8002496:	d004      	beq.n	80024a2 <__aeabi_dsub+0x46a>
 8002498:	2040      	movs	r0, #64	; 0x40
 800249a:	1a82      	subs	r2, r0, r2
 800249c:	4091      	lsls	r1, r2
 800249e:	430f      	orrs	r7, r1
 80024a0:	46b9      	mov	r9, r7
 80024a2:	464f      	mov	r7, r9
 80024a4:	1e7a      	subs	r2, r7, #1
 80024a6:	4197      	sbcs	r7, r2
 80024a8:	4337      	orrs	r7, r6
 80024aa:	e60f      	b.n	80020cc <__aeabi_dsub+0x94>
 80024ac:	4662      	mov	r2, ip
 80024ae:	431a      	orrs	r2, r3
 80024b0:	0013      	movs	r3, r2
 80024b2:	1e5a      	subs	r2, r3, #1
 80024b4:	4193      	sbcs	r3, r2
 80024b6:	1afc      	subs	r4, r7, r3
 80024b8:	42a7      	cmp	r7, r4
 80024ba:	41bf      	sbcs	r7, r7
 80024bc:	427f      	negs	r7, r7
 80024be:	1bcb      	subs	r3, r1, r7
 80024c0:	4699      	mov	r9, r3
 80024c2:	465d      	mov	r5, fp
 80024c4:	4680      	mov	r8, r0
 80024c6:	e608      	b.n	80020da <__aeabi_dsub+0xa2>
 80024c8:	4666      	mov	r6, ip
 80024ca:	431e      	orrs	r6, r3
 80024cc:	d100      	bne.n	80024d0 <__aeabi_dsub+0x498>
 80024ce:	e0be      	b.n	800264e <__aeabi_dsub+0x616>
 80024d0:	1e56      	subs	r6, r2, #1
 80024d2:	2a01      	cmp	r2, #1
 80024d4:	d100      	bne.n	80024d8 <__aeabi_dsub+0x4a0>
 80024d6:	e109      	b.n	80026ec <__aeabi_dsub+0x6b4>
 80024d8:	4c8c      	ldr	r4, [pc, #560]	; (800270c <__aeabi_dsub+0x6d4>)
 80024da:	42a2      	cmp	r2, r4
 80024dc:	d100      	bne.n	80024e0 <__aeabi_dsub+0x4a8>
 80024de:	e119      	b.n	8002714 <__aeabi_dsub+0x6dc>
 80024e0:	0032      	movs	r2, r6
 80024e2:	e6c1      	b.n	8002268 <__aeabi_dsub+0x230>
 80024e4:	4642      	mov	r2, r8
 80024e6:	2400      	movs	r4, #0
 80024e8:	2300      	movs	r3, #0
 80024ea:	e648      	b.n	800217e <__aeabi_dsub+0x146>
 80024ec:	2020      	movs	r0, #32
 80024ee:	000c      	movs	r4, r1
 80024f0:	1a80      	subs	r0, r0, r2
 80024f2:	003e      	movs	r6, r7
 80024f4:	4087      	lsls	r7, r0
 80024f6:	4084      	lsls	r4, r0
 80024f8:	40d6      	lsrs	r6, r2
 80024fa:	1e78      	subs	r0, r7, #1
 80024fc:	4187      	sbcs	r7, r0
 80024fe:	40d1      	lsrs	r1, r2
 8002500:	4334      	orrs	r4, r6
 8002502:	433c      	orrs	r4, r7
 8002504:	448c      	add	ip, r1
 8002506:	e7a4      	b.n	8002452 <__aeabi_dsub+0x41a>
 8002508:	4a80      	ldr	r2, [pc, #512]	; (800270c <__aeabi_dsub+0x6d4>)
 800250a:	4290      	cmp	r0, r2
 800250c:	d100      	bne.n	8002510 <__aeabi_dsub+0x4d8>
 800250e:	e0e9      	b.n	80026e4 <__aeabi_dsub+0x6ac>
 8002510:	19df      	adds	r7, r3, r7
 8002512:	429f      	cmp	r7, r3
 8002514:	419b      	sbcs	r3, r3
 8002516:	4461      	add	r1, ip
 8002518:	425b      	negs	r3, r3
 800251a:	18c9      	adds	r1, r1, r3
 800251c:	07cc      	lsls	r4, r1, #31
 800251e:	087f      	lsrs	r7, r7, #1
 8002520:	084b      	lsrs	r3, r1, #1
 8002522:	4699      	mov	r9, r3
 8002524:	4680      	mov	r8, r0
 8002526:	433c      	orrs	r4, r7
 8002528:	e6f4      	b.n	8002314 <__aeabi_dsub+0x2dc>
 800252a:	1afc      	subs	r4, r7, r3
 800252c:	42a7      	cmp	r7, r4
 800252e:	41bf      	sbcs	r7, r7
 8002530:	4663      	mov	r3, ip
 8002532:	427f      	negs	r7, r7
 8002534:	1ac9      	subs	r1, r1, r3
 8002536:	1bcb      	subs	r3, r1, r7
 8002538:	4699      	mov	r9, r3
 800253a:	465d      	mov	r5, fp
 800253c:	e5d5      	b.n	80020ea <__aeabi_dsub+0xb2>
 800253e:	08ff      	lsrs	r7, r7, #3
 8002540:	074b      	lsls	r3, r1, #29
 8002542:	465d      	mov	r5, fp
 8002544:	433b      	orrs	r3, r7
 8002546:	08cc      	lsrs	r4, r1, #3
 8002548:	e6ee      	b.n	8002328 <__aeabi_dsub+0x2f0>
 800254a:	4662      	mov	r2, ip
 800254c:	431a      	orrs	r2, r3
 800254e:	d000      	beq.n	8002552 <__aeabi_dsub+0x51a>
 8002550:	e082      	b.n	8002658 <__aeabi_dsub+0x620>
 8002552:	000b      	movs	r3, r1
 8002554:	433b      	orrs	r3, r7
 8002556:	d11b      	bne.n	8002590 <__aeabi_dsub+0x558>
 8002558:	2480      	movs	r4, #128	; 0x80
 800255a:	2500      	movs	r5, #0
 800255c:	0324      	lsls	r4, r4, #12
 800255e:	e6f9      	b.n	8002354 <__aeabi_dsub+0x31c>
 8002560:	19dc      	adds	r4, r3, r7
 8002562:	429c      	cmp	r4, r3
 8002564:	419b      	sbcs	r3, r3
 8002566:	4461      	add	r1, ip
 8002568:	4689      	mov	r9, r1
 800256a:	425b      	negs	r3, r3
 800256c:	4499      	add	r9, r3
 800256e:	464b      	mov	r3, r9
 8002570:	021b      	lsls	r3, r3, #8
 8002572:	d444      	bmi.n	80025fe <__aeabi_dsub+0x5c6>
 8002574:	2301      	movs	r3, #1
 8002576:	4698      	mov	r8, r3
 8002578:	e6cc      	b.n	8002314 <__aeabi_dsub+0x2dc>
 800257a:	1bdc      	subs	r4, r3, r7
 800257c:	4662      	mov	r2, ip
 800257e:	42a3      	cmp	r3, r4
 8002580:	419b      	sbcs	r3, r3
 8002582:	1a51      	subs	r1, r2, r1
 8002584:	425b      	negs	r3, r3
 8002586:	1acb      	subs	r3, r1, r3
 8002588:	4699      	mov	r9, r3
 800258a:	2301      	movs	r3, #1
 800258c:	4698      	mov	r8, r3
 800258e:	e5a4      	b.n	80020da <__aeabi_dsub+0xa2>
 8002590:	08ff      	lsrs	r7, r7, #3
 8002592:	074b      	lsls	r3, r1, #29
 8002594:	465d      	mov	r5, fp
 8002596:	433b      	orrs	r3, r7
 8002598:	08cc      	lsrs	r4, r1, #3
 800259a:	e6d7      	b.n	800234c <__aeabi_dsub+0x314>
 800259c:	4662      	mov	r2, ip
 800259e:	431a      	orrs	r2, r3
 80025a0:	0014      	movs	r4, r2
 80025a2:	1e63      	subs	r3, r4, #1
 80025a4:	419c      	sbcs	r4, r3
 80025a6:	e679      	b.n	800229c <__aeabi_dsub+0x264>
 80025a8:	0015      	movs	r5, r2
 80025aa:	4664      	mov	r4, ip
 80025ac:	3d20      	subs	r5, #32
 80025ae:	40ec      	lsrs	r4, r5
 80025b0:	46a0      	mov	r8, r4
 80025b2:	2a20      	cmp	r2, #32
 80025b4:	d005      	beq.n	80025c2 <__aeabi_dsub+0x58a>
 80025b6:	2540      	movs	r5, #64	; 0x40
 80025b8:	4664      	mov	r4, ip
 80025ba:	1aaa      	subs	r2, r5, r2
 80025bc:	4094      	lsls	r4, r2
 80025be:	4323      	orrs	r3, r4
 80025c0:	469a      	mov	sl, r3
 80025c2:	4654      	mov	r4, sl
 80025c4:	1e63      	subs	r3, r4, #1
 80025c6:	419c      	sbcs	r4, r3
 80025c8:	4643      	mov	r3, r8
 80025ca:	4323      	orrs	r3, r4
 80025cc:	e773      	b.n	80024b6 <__aeabi_dsub+0x47e>
 80025ce:	4662      	mov	r2, ip
 80025d0:	431a      	orrs	r2, r3
 80025d2:	d023      	beq.n	800261c <__aeabi_dsub+0x5e4>
 80025d4:	000a      	movs	r2, r1
 80025d6:	433a      	orrs	r2, r7
 80025d8:	d000      	beq.n	80025dc <__aeabi_dsub+0x5a4>
 80025da:	e0a0      	b.n	800271e <__aeabi_dsub+0x6e6>
 80025dc:	4662      	mov	r2, ip
 80025de:	08db      	lsrs	r3, r3, #3
 80025e0:	0752      	lsls	r2, r2, #29
 80025e2:	4313      	orrs	r3, r2
 80025e4:	4662      	mov	r2, ip
 80025e6:	08d4      	lsrs	r4, r2, #3
 80025e8:	e6b0      	b.n	800234c <__aeabi_dsub+0x314>
 80025ea:	000b      	movs	r3, r1
 80025ec:	433b      	orrs	r3, r7
 80025ee:	d100      	bne.n	80025f2 <__aeabi_dsub+0x5ba>
 80025f0:	e728      	b.n	8002444 <__aeabi_dsub+0x40c>
 80025f2:	08ff      	lsrs	r7, r7, #3
 80025f4:	074b      	lsls	r3, r1, #29
 80025f6:	465d      	mov	r5, fp
 80025f8:	433b      	orrs	r3, r7
 80025fa:	08cc      	lsrs	r4, r1, #3
 80025fc:	e697      	b.n	800232e <__aeabi_dsub+0x2f6>
 80025fe:	2302      	movs	r3, #2
 8002600:	4698      	mov	r8, r3
 8002602:	e736      	b.n	8002472 <__aeabi_dsub+0x43a>
 8002604:	1afc      	subs	r4, r7, r3
 8002606:	42a7      	cmp	r7, r4
 8002608:	41bf      	sbcs	r7, r7
 800260a:	4663      	mov	r3, ip
 800260c:	427f      	negs	r7, r7
 800260e:	1ac9      	subs	r1, r1, r3
 8002610:	1bcb      	subs	r3, r1, r7
 8002612:	4699      	mov	r9, r3
 8002614:	2301      	movs	r3, #1
 8002616:	465d      	mov	r5, fp
 8002618:	4698      	mov	r8, r3
 800261a:	e55e      	b.n	80020da <__aeabi_dsub+0xa2>
 800261c:	074b      	lsls	r3, r1, #29
 800261e:	08ff      	lsrs	r7, r7, #3
 8002620:	433b      	orrs	r3, r7
 8002622:	08cc      	lsrs	r4, r1, #3
 8002624:	e692      	b.n	800234c <__aeabi_dsub+0x314>
 8002626:	1bdc      	subs	r4, r3, r7
 8002628:	4660      	mov	r0, ip
 800262a:	42a3      	cmp	r3, r4
 800262c:	41b6      	sbcs	r6, r6
 800262e:	1a40      	subs	r0, r0, r1
 8002630:	4276      	negs	r6, r6
 8002632:	1b80      	subs	r0, r0, r6
 8002634:	4681      	mov	r9, r0
 8002636:	0200      	lsls	r0, r0, #8
 8002638:	d560      	bpl.n	80026fc <__aeabi_dsub+0x6c4>
 800263a:	1afc      	subs	r4, r7, r3
 800263c:	42a7      	cmp	r7, r4
 800263e:	41bf      	sbcs	r7, r7
 8002640:	4663      	mov	r3, ip
 8002642:	427f      	negs	r7, r7
 8002644:	1ac9      	subs	r1, r1, r3
 8002646:	1bcb      	subs	r3, r1, r7
 8002648:	4699      	mov	r9, r3
 800264a:	465d      	mov	r5, fp
 800264c:	e576      	b.n	800213c <__aeabi_dsub+0x104>
 800264e:	08ff      	lsrs	r7, r7, #3
 8002650:	074b      	lsls	r3, r1, #29
 8002652:	433b      	orrs	r3, r7
 8002654:	08cc      	lsrs	r4, r1, #3
 8002656:	e667      	b.n	8002328 <__aeabi_dsub+0x2f0>
 8002658:	000a      	movs	r2, r1
 800265a:	08db      	lsrs	r3, r3, #3
 800265c:	433a      	orrs	r2, r7
 800265e:	d100      	bne.n	8002662 <__aeabi_dsub+0x62a>
 8002660:	e66f      	b.n	8002342 <__aeabi_dsub+0x30a>
 8002662:	4662      	mov	r2, ip
 8002664:	0752      	lsls	r2, r2, #29
 8002666:	4313      	orrs	r3, r2
 8002668:	4662      	mov	r2, ip
 800266a:	08d4      	lsrs	r4, r2, #3
 800266c:	2280      	movs	r2, #128	; 0x80
 800266e:	0312      	lsls	r2, r2, #12
 8002670:	4214      	tst	r4, r2
 8002672:	d007      	beq.n	8002684 <__aeabi_dsub+0x64c>
 8002674:	08c8      	lsrs	r0, r1, #3
 8002676:	4210      	tst	r0, r2
 8002678:	d104      	bne.n	8002684 <__aeabi_dsub+0x64c>
 800267a:	465d      	mov	r5, fp
 800267c:	0004      	movs	r4, r0
 800267e:	08fb      	lsrs	r3, r7, #3
 8002680:	0749      	lsls	r1, r1, #29
 8002682:	430b      	orrs	r3, r1
 8002684:	0f5a      	lsrs	r2, r3, #29
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	08db      	lsrs	r3, r3, #3
 800268a:	0752      	lsls	r2, r2, #29
 800268c:	4313      	orrs	r3, r2
 800268e:	e65d      	b.n	800234c <__aeabi_dsub+0x314>
 8002690:	074b      	lsls	r3, r1, #29
 8002692:	08ff      	lsrs	r7, r7, #3
 8002694:	433b      	orrs	r3, r7
 8002696:	08cc      	lsrs	r4, r1, #3
 8002698:	e649      	b.n	800232e <__aeabi_dsub+0x2f6>
 800269a:	19dc      	adds	r4, r3, r7
 800269c:	429c      	cmp	r4, r3
 800269e:	419b      	sbcs	r3, r3
 80026a0:	4461      	add	r1, ip
 80026a2:	4689      	mov	r9, r1
 80026a4:	425b      	negs	r3, r3
 80026a6:	4499      	add	r9, r3
 80026a8:	464b      	mov	r3, r9
 80026aa:	021b      	lsls	r3, r3, #8
 80026ac:	d400      	bmi.n	80026b0 <__aeabi_dsub+0x678>
 80026ae:	e631      	b.n	8002314 <__aeabi_dsub+0x2dc>
 80026b0:	464a      	mov	r2, r9
 80026b2:	4b17      	ldr	r3, [pc, #92]	; (8002710 <__aeabi_dsub+0x6d8>)
 80026b4:	401a      	ands	r2, r3
 80026b6:	2301      	movs	r3, #1
 80026b8:	4691      	mov	r9, r2
 80026ba:	4698      	mov	r8, r3
 80026bc:	e62a      	b.n	8002314 <__aeabi_dsub+0x2dc>
 80026be:	0016      	movs	r6, r2
 80026c0:	4664      	mov	r4, ip
 80026c2:	3e20      	subs	r6, #32
 80026c4:	40f4      	lsrs	r4, r6
 80026c6:	46a0      	mov	r8, r4
 80026c8:	2a20      	cmp	r2, #32
 80026ca:	d005      	beq.n	80026d8 <__aeabi_dsub+0x6a0>
 80026cc:	2640      	movs	r6, #64	; 0x40
 80026ce:	4664      	mov	r4, ip
 80026d0:	1ab2      	subs	r2, r6, r2
 80026d2:	4094      	lsls	r4, r2
 80026d4:	4323      	orrs	r3, r4
 80026d6:	469a      	mov	sl, r3
 80026d8:	4654      	mov	r4, sl
 80026da:	1e63      	subs	r3, r4, #1
 80026dc:	419c      	sbcs	r4, r3
 80026de:	4643      	mov	r3, r8
 80026e0:	431c      	orrs	r4, r3
 80026e2:	e5db      	b.n	800229c <__aeabi_dsub+0x264>
 80026e4:	0002      	movs	r2, r0
 80026e6:	2400      	movs	r4, #0
 80026e8:	2300      	movs	r3, #0
 80026ea:	e548      	b.n	800217e <__aeabi_dsub+0x146>
 80026ec:	19dc      	adds	r4, r3, r7
 80026ee:	42bc      	cmp	r4, r7
 80026f0:	41bf      	sbcs	r7, r7
 80026f2:	4461      	add	r1, ip
 80026f4:	4689      	mov	r9, r1
 80026f6:	427f      	negs	r7, r7
 80026f8:	44b9      	add	r9, r7
 80026fa:	e738      	b.n	800256e <__aeabi_dsub+0x536>
 80026fc:	464b      	mov	r3, r9
 80026fe:	4323      	orrs	r3, r4
 8002700:	d100      	bne.n	8002704 <__aeabi_dsub+0x6cc>
 8002702:	e69f      	b.n	8002444 <__aeabi_dsub+0x40c>
 8002704:	e606      	b.n	8002314 <__aeabi_dsub+0x2dc>
 8002706:	46c0      	nop			; (mov r8, r8)
 8002708:	000007fe 	.word	0x000007fe
 800270c:	000007ff 	.word	0x000007ff
 8002710:	ff7fffff 	.word	0xff7fffff
 8002714:	08ff      	lsrs	r7, r7, #3
 8002716:	074b      	lsls	r3, r1, #29
 8002718:	433b      	orrs	r3, r7
 800271a:	08cc      	lsrs	r4, r1, #3
 800271c:	e616      	b.n	800234c <__aeabi_dsub+0x314>
 800271e:	4662      	mov	r2, ip
 8002720:	08db      	lsrs	r3, r3, #3
 8002722:	0752      	lsls	r2, r2, #29
 8002724:	4313      	orrs	r3, r2
 8002726:	4662      	mov	r2, ip
 8002728:	08d4      	lsrs	r4, r2, #3
 800272a:	2280      	movs	r2, #128	; 0x80
 800272c:	0312      	lsls	r2, r2, #12
 800272e:	4214      	tst	r4, r2
 8002730:	d007      	beq.n	8002742 <__aeabi_dsub+0x70a>
 8002732:	08c8      	lsrs	r0, r1, #3
 8002734:	4210      	tst	r0, r2
 8002736:	d104      	bne.n	8002742 <__aeabi_dsub+0x70a>
 8002738:	465d      	mov	r5, fp
 800273a:	0004      	movs	r4, r0
 800273c:	08fb      	lsrs	r3, r7, #3
 800273e:	0749      	lsls	r1, r1, #29
 8002740:	430b      	orrs	r3, r1
 8002742:	0f5a      	lsrs	r2, r3, #29
 8002744:	00db      	lsls	r3, r3, #3
 8002746:	0752      	lsls	r2, r2, #29
 8002748:	08db      	lsrs	r3, r3, #3
 800274a:	4313      	orrs	r3, r2
 800274c:	e5fe      	b.n	800234c <__aeabi_dsub+0x314>
 800274e:	2300      	movs	r3, #0
 8002750:	4a01      	ldr	r2, [pc, #4]	; (8002758 <__aeabi_dsub+0x720>)
 8002752:	001c      	movs	r4, r3
 8002754:	e513      	b.n	800217e <__aeabi_dsub+0x146>
 8002756:	46c0      	nop			; (mov r8, r8)
 8002758:	000007ff 	.word	0x000007ff

0800275c <__aeabi_dcmpun>:
 800275c:	b570      	push	{r4, r5, r6, lr}
 800275e:	0005      	movs	r5, r0
 8002760:	480c      	ldr	r0, [pc, #48]	; (8002794 <__aeabi_dcmpun+0x38>)
 8002762:	031c      	lsls	r4, r3, #12
 8002764:	0016      	movs	r6, r2
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	030a      	lsls	r2, r1, #12
 800276a:	0049      	lsls	r1, r1, #1
 800276c:	0b12      	lsrs	r2, r2, #12
 800276e:	0d49      	lsrs	r1, r1, #21
 8002770:	0b24      	lsrs	r4, r4, #12
 8002772:	0d5b      	lsrs	r3, r3, #21
 8002774:	4281      	cmp	r1, r0
 8002776:	d008      	beq.n	800278a <__aeabi_dcmpun+0x2e>
 8002778:	4a06      	ldr	r2, [pc, #24]	; (8002794 <__aeabi_dcmpun+0x38>)
 800277a:	2000      	movs	r0, #0
 800277c:	4293      	cmp	r3, r2
 800277e:	d103      	bne.n	8002788 <__aeabi_dcmpun+0x2c>
 8002780:	0020      	movs	r0, r4
 8002782:	4330      	orrs	r0, r6
 8002784:	1e43      	subs	r3, r0, #1
 8002786:	4198      	sbcs	r0, r3
 8002788:	bd70      	pop	{r4, r5, r6, pc}
 800278a:	2001      	movs	r0, #1
 800278c:	432a      	orrs	r2, r5
 800278e:	d1fb      	bne.n	8002788 <__aeabi_dcmpun+0x2c>
 8002790:	e7f2      	b.n	8002778 <__aeabi_dcmpun+0x1c>
 8002792:	46c0      	nop			; (mov r8, r8)
 8002794:	000007ff 	.word	0x000007ff

08002798 <__aeabi_d2iz>:
 8002798:	000a      	movs	r2, r1
 800279a:	b530      	push	{r4, r5, lr}
 800279c:	4c13      	ldr	r4, [pc, #76]	; (80027ec <__aeabi_d2iz+0x54>)
 800279e:	0053      	lsls	r3, r2, #1
 80027a0:	0309      	lsls	r1, r1, #12
 80027a2:	0005      	movs	r5, r0
 80027a4:	0b09      	lsrs	r1, r1, #12
 80027a6:	2000      	movs	r0, #0
 80027a8:	0d5b      	lsrs	r3, r3, #21
 80027aa:	0fd2      	lsrs	r2, r2, #31
 80027ac:	42a3      	cmp	r3, r4
 80027ae:	dd04      	ble.n	80027ba <__aeabi_d2iz+0x22>
 80027b0:	480f      	ldr	r0, [pc, #60]	; (80027f0 <__aeabi_d2iz+0x58>)
 80027b2:	4283      	cmp	r3, r0
 80027b4:	dd02      	ble.n	80027bc <__aeabi_d2iz+0x24>
 80027b6:	4b0f      	ldr	r3, [pc, #60]	; (80027f4 <__aeabi_d2iz+0x5c>)
 80027b8:	18d0      	adds	r0, r2, r3
 80027ba:	bd30      	pop	{r4, r5, pc}
 80027bc:	2080      	movs	r0, #128	; 0x80
 80027be:	0340      	lsls	r0, r0, #13
 80027c0:	4301      	orrs	r1, r0
 80027c2:	480d      	ldr	r0, [pc, #52]	; (80027f8 <__aeabi_d2iz+0x60>)
 80027c4:	1ac0      	subs	r0, r0, r3
 80027c6:	281f      	cmp	r0, #31
 80027c8:	dd08      	ble.n	80027dc <__aeabi_d2iz+0x44>
 80027ca:	480c      	ldr	r0, [pc, #48]	; (80027fc <__aeabi_d2iz+0x64>)
 80027cc:	1ac3      	subs	r3, r0, r3
 80027ce:	40d9      	lsrs	r1, r3
 80027d0:	000b      	movs	r3, r1
 80027d2:	4258      	negs	r0, r3
 80027d4:	2a00      	cmp	r2, #0
 80027d6:	d1f0      	bne.n	80027ba <__aeabi_d2iz+0x22>
 80027d8:	0018      	movs	r0, r3
 80027da:	e7ee      	b.n	80027ba <__aeabi_d2iz+0x22>
 80027dc:	4c08      	ldr	r4, [pc, #32]	; (8002800 <__aeabi_d2iz+0x68>)
 80027de:	40c5      	lsrs	r5, r0
 80027e0:	46a4      	mov	ip, r4
 80027e2:	4463      	add	r3, ip
 80027e4:	4099      	lsls	r1, r3
 80027e6:	000b      	movs	r3, r1
 80027e8:	432b      	orrs	r3, r5
 80027ea:	e7f2      	b.n	80027d2 <__aeabi_d2iz+0x3a>
 80027ec:	000003fe 	.word	0x000003fe
 80027f0:	0000041d 	.word	0x0000041d
 80027f4:	7fffffff 	.word	0x7fffffff
 80027f8:	00000433 	.word	0x00000433
 80027fc:	00000413 	.word	0x00000413
 8002800:	fffffbed 	.word	0xfffffbed

08002804 <__aeabi_i2d>:
 8002804:	b570      	push	{r4, r5, r6, lr}
 8002806:	2800      	cmp	r0, #0
 8002808:	d016      	beq.n	8002838 <__aeabi_i2d+0x34>
 800280a:	17c3      	asrs	r3, r0, #31
 800280c:	18c5      	adds	r5, r0, r3
 800280e:	405d      	eors	r5, r3
 8002810:	0fc4      	lsrs	r4, r0, #31
 8002812:	0028      	movs	r0, r5
 8002814:	f000 f91c 	bl	8002a50 <__clzsi2>
 8002818:	4a11      	ldr	r2, [pc, #68]	; (8002860 <__aeabi_i2d+0x5c>)
 800281a:	1a12      	subs	r2, r2, r0
 800281c:	280a      	cmp	r0, #10
 800281e:	dc16      	bgt.n	800284e <__aeabi_i2d+0x4a>
 8002820:	0003      	movs	r3, r0
 8002822:	002e      	movs	r6, r5
 8002824:	3315      	adds	r3, #21
 8002826:	409e      	lsls	r6, r3
 8002828:	230b      	movs	r3, #11
 800282a:	1a18      	subs	r0, r3, r0
 800282c:	40c5      	lsrs	r5, r0
 800282e:	0552      	lsls	r2, r2, #21
 8002830:	032d      	lsls	r5, r5, #12
 8002832:	0b2d      	lsrs	r5, r5, #12
 8002834:	0d53      	lsrs	r3, r2, #21
 8002836:	e003      	b.n	8002840 <__aeabi_i2d+0x3c>
 8002838:	2400      	movs	r4, #0
 800283a:	2300      	movs	r3, #0
 800283c:	2500      	movs	r5, #0
 800283e:	2600      	movs	r6, #0
 8002840:	051b      	lsls	r3, r3, #20
 8002842:	432b      	orrs	r3, r5
 8002844:	07e4      	lsls	r4, r4, #31
 8002846:	4323      	orrs	r3, r4
 8002848:	0030      	movs	r0, r6
 800284a:	0019      	movs	r1, r3
 800284c:	bd70      	pop	{r4, r5, r6, pc}
 800284e:	380b      	subs	r0, #11
 8002850:	4085      	lsls	r5, r0
 8002852:	0552      	lsls	r2, r2, #21
 8002854:	032d      	lsls	r5, r5, #12
 8002856:	2600      	movs	r6, #0
 8002858:	0b2d      	lsrs	r5, r5, #12
 800285a:	0d53      	lsrs	r3, r2, #21
 800285c:	e7f0      	b.n	8002840 <__aeabi_i2d+0x3c>
 800285e:	46c0      	nop			; (mov r8, r8)
 8002860:	0000041e 	.word	0x0000041e

08002864 <__aeabi_ui2d>:
 8002864:	b510      	push	{r4, lr}
 8002866:	1e04      	subs	r4, r0, #0
 8002868:	d010      	beq.n	800288c <__aeabi_ui2d+0x28>
 800286a:	f000 f8f1 	bl	8002a50 <__clzsi2>
 800286e:	4b0f      	ldr	r3, [pc, #60]	; (80028ac <__aeabi_ui2d+0x48>)
 8002870:	1a1b      	subs	r3, r3, r0
 8002872:	280a      	cmp	r0, #10
 8002874:	dc11      	bgt.n	800289a <__aeabi_ui2d+0x36>
 8002876:	220b      	movs	r2, #11
 8002878:	0021      	movs	r1, r4
 800287a:	1a12      	subs	r2, r2, r0
 800287c:	40d1      	lsrs	r1, r2
 800287e:	3015      	adds	r0, #21
 8002880:	030a      	lsls	r2, r1, #12
 8002882:	055b      	lsls	r3, r3, #21
 8002884:	4084      	lsls	r4, r0
 8002886:	0b12      	lsrs	r2, r2, #12
 8002888:	0d5b      	lsrs	r3, r3, #21
 800288a:	e001      	b.n	8002890 <__aeabi_ui2d+0x2c>
 800288c:	2300      	movs	r3, #0
 800288e:	2200      	movs	r2, #0
 8002890:	051b      	lsls	r3, r3, #20
 8002892:	4313      	orrs	r3, r2
 8002894:	0020      	movs	r0, r4
 8002896:	0019      	movs	r1, r3
 8002898:	bd10      	pop	{r4, pc}
 800289a:	0022      	movs	r2, r4
 800289c:	380b      	subs	r0, #11
 800289e:	4082      	lsls	r2, r0
 80028a0:	055b      	lsls	r3, r3, #21
 80028a2:	0312      	lsls	r2, r2, #12
 80028a4:	2400      	movs	r4, #0
 80028a6:	0b12      	lsrs	r2, r2, #12
 80028a8:	0d5b      	lsrs	r3, r3, #21
 80028aa:	e7f1      	b.n	8002890 <__aeabi_ui2d+0x2c>
 80028ac:	0000041e 	.word	0x0000041e

080028b0 <__aeabi_f2d>:
 80028b0:	b570      	push	{r4, r5, r6, lr}
 80028b2:	0043      	lsls	r3, r0, #1
 80028b4:	0246      	lsls	r6, r0, #9
 80028b6:	0fc4      	lsrs	r4, r0, #31
 80028b8:	20fe      	movs	r0, #254	; 0xfe
 80028ba:	0e1b      	lsrs	r3, r3, #24
 80028bc:	1c59      	adds	r1, r3, #1
 80028be:	0a75      	lsrs	r5, r6, #9
 80028c0:	4208      	tst	r0, r1
 80028c2:	d00c      	beq.n	80028de <__aeabi_f2d+0x2e>
 80028c4:	22e0      	movs	r2, #224	; 0xe0
 80028c6:	0092      	lsls	r2, r2, #2
 80028c8:	4694      	mov	ip, r2
 80028ca:	076d      	lsls	r5, r5, #29
 80028cc:	0b36      	lsrs	r6, r6, #12
 80028ce:	4463      	add	r3, ip
 80028d0:	051b      	lsls	r3, r3, #20
 80028d2:	4333      	orrs	r3, r6
 80028d4:	07e4      	lsls	r4, r4, #31
 80028d6:	4323      	orrs	r3, r4
 80028d8:	0028      	movs	r0, r5
 80028da:	0019      	movs	r1, r3
 80028dc:	bd70      	pop	{r4, r5, r6, pc}
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d114      	bne.n	800290c <__aeabi_f2d+0x5c>
 80028e2:	2d00      	cmp	r5, #0
 80028e4:	d01b      	beq.n	800291e <__aeabi_f2d+0x6e>
 80028e6:	0028      	movs	r0, r5
 80028e8:	f000 f8b2 	bl	8002a50 <__clzsi2>
 80028ec:	280a      	cmp	r0, #10
 80028ee:	dc1c      	bgt.n	800292a <__aeabi_f2d+0x7a>
 80028f0:	230b      	movs	r3, #11
 80028f2:	002e      	movs	r6, r5
 80028f4:	1a1b      	subs	r3, r3, r0
 80028f6:	40de      	lsrs	r6, r3
 80028f8:	0003      	movs	r3, r0
 80028fa:	3315      	adds	r3, #21
 80028fc:	409d      	lsls	r5, r3
 80028fe:	4a0e      	ldr	r2, [pc, #56]	; (8002938 <__aeabi_f2d+0x88>)
 8002900:	0336      	lsls	r6, r6, #12
 8002902:	1a12      	subs	r2, r2, r0
 8002904:	0552      	lsls	r2, r2, #21
 8002906:	0b36      	lsrs	r6, r6, #12
 8002908:	0d53      	lsrs	r3, r2, #21
 800290a:	e7e1      	b.n	80028d0 <__aeabi_f2d+0x20>
 800290c:	2d00      	cmp	r5, #0
 800290e:	d009      	beq.n	8002924 <__aeabi_f2d+0x74>
 8002910:	2280      	movs	r2, #128	; 0x80
 8002912:	0b36      	lsrs	r6, r6, #12
 8002914:	0312      	lsls	r2, r2, #12
 8002916:	4b09      	ldr	r3, [pc, #36]	; (800293c <__aeabi_f2d+0x8c>)
 8002918:	076d      	lsls	r5, r5, #29
 800291a:	4316      	orrs	r6, r2
 800291c:	e7d8      	b.n	80028d0 <__aeabi_f2d+0x20>
 800291e:	2300      	movs	r3, #0
 8002920:	2600      	movs	r6, #0
 8002922:	e7d5      	b.n	80028d0 <__aeabi_f2d+0x20>
 8002924:	2600      	movs	r6, #0
 8002926:	4b05      	ldr	r3, [pc, #20]	; (800293c <__aeabi_f2d+0x8c>)
 8002928:	e7d2      	b.n	80028d0 <__aeabi_f2d+0x20>
 800292a:	0003      	movs	r3, r0
 800292c:	3b0b      	subs	r3, #11
 800292e:	409d      	lsls	r5, r3
 8002930:	002e      	movs	r6, r5
 8002932:	2500      	movs	r5, #0
 8002934:	e7e3      	b.n	80028fe <__aeabi_f2d+0x4e>
 8002936:	46c0      	nop			; (mov r8, r8)
 8002938:	00000389 	.word	0x00000389
 800293c:	000007ff 	.word	0x000007ff

08002940 <__aeabi_d2f>:
 8002940:	0002      	movs	r2, r0
 8002942:	004b      	lsls	r3, r1, #1
 8002944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002946:	0d5b      	lsrs	r3, r3, #21
 8002948:	030c      	lsls	r4, r1, #12
 800294a:	4e3d      	ldr	r6, [pc, #244]	; (8002a40 <__aeabi_d2f+0x100>)
 800294c:	0a64      	lsrs	r4, r4, #9
 800294e:	0f40      	lsrs	r0, r0, #29
 8002950:	1c5f      	adds	r7, r3, #1
 8002952:	0fc9      	lsrs	r1, r1, #31
 8002954:	4304      	orrs	r4, r0
 8002956:	00d5      	lsls	r5, r2, #3
 8002958:	4237      	tst	r7, r6
 800295a:	d00a      	beq.n	8002972 <__aeabi_d2f+0x32>
 800295c:	4839      	ldr	r0, [pc, #228]	; (8002a44 <__aeabi_d2f+0x104>)
 800295e:	181e      	adds	r6, r3, r0
 8002960:	2efe      	cmp	r6, #254	; 0xfe
 8002962:	dd16      	ble.n	8002992 <__aeabi_d2f+0x52>
 8002964:	20ff      	movs	r0, #255	; 0xff
 8002966:	2400      	movs	r4, #0
 8002968:	05c0      	lsls	r0, r0, #23
 800296a:	4320      	orrs	r0, r4
 800296c:	07c9      	lsls	r1, r1, #31
 800296e:	4308      	orrs	r0, r1
 8002970:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002972:	2b00      	cmp	r3, #0
 8002974:	d106      	bne.n	8002984 <__aeabi_d2f+0x44>
 8002976:	432c      	orrs	r4, r5
 8002978:	d026      	beq.n	80029c8 <__aeabi_d2f+0x88>
 800297a:	2205      	movs	r2, #5
 800297c:	0192      	lsls	r2, r2, #6
 800297e:	0a54      	lsrs	r4, r2, #9
 8002980:	b2d8      	uxtb	r0, r3
 8002982:	e7f1      	b.n	8002968 <__aeabi_d2f+0x28>
 8002984:	4325      	orrs	r5, r4
 8002986:	d0ed      	beq.n	8002964 <__aeabi_d2f+0x24>
 8002988:	2080      	movs	r0, #128	; 0x80
 800298a:	03c0      	lsls	r0, r0, #15
 800298c:	4304      	orrs	r4, r0
 800298e:	20ff      	movs	r0, #255	; 0xff
 8002990:	e7ea      	b.n	8002968 <__aeabi_d2f+0x28>
 8002992:	2e00      	cmp	r6, #0
 8002994:	dd1b      	ble.n	80029ce <__aeabi_d2f+0x8e>
 8002996:	0192      	lsls	r2, r2, #6
 8002998:	1e53      	subs	r3, r2, #1
 800299a:	419a      	sbcs	r2, r3
 800299c:	00e4      	lsls	r4, r4, #3
 800299e:	0f6d      	lsrs	r5, r5, #29
 80029a0:	4322      	orrs	r2, r4
 80029a2:	432a      	orrs	r2, r5
 80029a4:	0753      	lsls	r3, r2, #29
 80029a6:	d048      	beq.n	8002a3a <__aeabi_d2f+0xfa>
 80029a8:	230f      	movs	r3, #15
 80029aa:	4013      	ands	r3, r2
 80029ac:	2b04      	cmp	r3, #4
 80029ae:	d000      	beq.n	80029b2 <__aeabi_d2f+0x72>
 80029b0:	3204      	adds	r2, #4
 80029b2:	2380      	movs	r3, #128	; 0x80
 80029b4:	04db      	lsls	r3, r3, #19
 80029b6:	4013      	ands	r3, r2
 80029b8:	d03f      	beq.n	8002a3a <__aeabi_d2f+0xfa>
 80029ba:	1c70      	adds	r0, r6, #1
 80029bc:	2efe      	cmp	r6, #254	; 0xfe
 80029be:	d0d1      	beq.n	8002964 <__aeabi_d2f+0x24>
 80029c0:	0192      	lsls	r2, r2, #6
 80029c2:	0a54      	lsrs	r4, r2, #9
 80029c4:	b2c0      	uxtb	r0, r0
 80029c6:	e7cf      	b.n	8002968 <__aeabi_d2f+0x28>
 80029c8:	2000      	movs	r0, #0
 80029ca:	2400      	movs	r4, #0
 80029cc:	e7cc      	b.n	8002968 <__aeabi_d2f+0x28>
 80029ce:	0032      	movs	r2, r6
 80029d0:	3217      	adds	r2, #23
 80029d2:	db22      	blt.n	8002a1a <__aeabi_d2f+0xda>
 80029d4:	2080      	movs	r0, #128	; 0x80
 80029d6:	0400      	lsls	r0, r0, #16
 80029d8:	4320      	orrs	r0, r4
 80029da:	241e      	movs	r4, #30
 80029dc:	1ba4      	subs	r4, r4, r6
 80029de:	2c1f      	cmp	r4, #31
 80029e0:	dd1d      	ble.n	8002a1e <__aeabi_d2f+0xde>
 80029e2:	2202      	movs	r2, #2
 80029e4:	4252      	negs	r2, r2
 80029e6:	1b96      	subs	r6, r2, r6
 80029e8:	0002      	movs	r2, r0
 80029ea:	40f2      	lsrs	r2, r6
 80029ec:	0016      	movs	r6, r2
 80029ee:	2c20      	cmp	r4, #32
 80029f0:	d004      	beq.n	80029fc <__aeabi_d2f+0xbc>
 80029f2:	4a15      	ldr	r2, [pc, #84]	; (8002a48 <__aeabi_d2f+0x108>)
 80029f4:	4694      	mov	ip, r2
 80029f6:	4463      	add	r3, ip
 80029f8:	4098      	lsls	r0, r3
 80029fa:	4305      	orrs	r5, r0
 80029fc:	002a      	movs	r2, r5
 80029fe:	1e53      	subs	r3, r2, #1
 8002a00:	419a      	sbcs	r2, r3
 8002a02:	4332      	orrs	r2, r6
 8002a04:	2600      	movs	r6, #0
 8002a06:	0753      	lsls	r3, r2, #29
 8002a08:	d1ce      	bne.n	80029a8 <__aeabi_d2f+0x68>
 8002a0a:	2480      	movs	r4, #128	; 0x80
 8002a0c:	0013      	movs	r3, r2
 8002a0e:	04e4      	lsls	r4, r4, #19
 8002a10:	2001      	movs	r0, #1
 8002a12:	4023      	ands	r3, r4
 8002a14:	4222      	tst	r2, r4
 8002a16:	d1d3      	bne.n	80029c0 <__aeabi_d2f+0x80>
 8002a18:	e7b0      	b.n	800297c <__aeabi_d2f+0x3c>
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	e7ad      	b.n	800297a <__aeabi_d2f+0x3a>
 8002a1e:	4a0b      	ldr	r2, [pc, #44]	; (8002a4c <__aeabi_d2f+0x10c>)
 8002a20:	4694      	mov	ip, r2
 8002a22:	002a      	movs	r2, r5
 8002a24:	40e2      	lsrs	r2, r4
 8002a26:	0014      	movs	r4, r2
 8002a28:	002a      	movs	r2, r5
 8002a2a:	4463      	add	r3, ip
 8002a2c:	409a      	lsls	r2, r3
 8002a2e:	4098      	lsls	r0, r3
 8002a30:	1e55      	subs	r5, r2, #1
 8002a32:	41aa      	sbcs	r2, r5
 8002a34:	4302      	orrs	r2, r0
 8002a36:	4322      	orrs	r2, r4
 8002a38:	e7e4      	b.n	8002a04 <__aeabi_d2f+0xc4>
 8002a3a:	0033      	movs	r3, r6
 8002a3c:	e79e      	b.n	800297c <__aeabi_d2f+0x3c>
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	000007fe 	.word	0x000007fe
 8002a44:	fffffc80 	.word	0xfffffc80
 8002a48:	fffffca2 	.word	0xfffffca2
 8002a4c:	fffffc82 	.word	0xfffffc82

08002a50 <__clzsi2>:
 8002a50:	211c      	movs	r1, #28
 8002a52:	2301      	movs	r3, #1
 8002a54:	041b      	lsls	r3, r3, #16
 8002a56:	4298      	cmp	r0, r3
 8002a58:	d301      	bcc.n	8002a5e <__clzsi2+0xe>
 8002a5a:	0c00      	lsrs	r0, r0, #16
 8002a5c:	3910      	subs	r1, #16
 8002a5e:	0a1b      	lsrs	r3, r3, #8
 8002a60:	4298      	cmp	r0, r3
 8002a62:	d301      	bcc.n	8002a68 <__clzsi2+0x18>
 8002a64:	0a00      	lsrs	r0, r0, #8
 8002a66:	3908      	subs	r1, #8
 8002a68:	091b      	lsrs	r3, r3, #4
 8002a6a:	4298      	cmp	r0, r3
 8002a6c:	d301      	bcc.n	8002a72 <__clzsi2+0x22>
 8002a6e:	0900      	lsrs	r0, r0, #4
 8002a70:	3904      	subs	r1, #4
 8002a72:	a202      	add	r2, pc, #8	; (adr r2, 8002a7c <__clzsi2+0x2c>)
 8002a74:	5c10      	ldrb	r0, [r2, r0]
 8002a76:	1840      	adds	r0, r0, r1
 8002a78:	4770      	bx	lr
 8002a7a:	46c0      	nop			; (mov r8, r8)
 8002a7c:	02020304 	.word	0x02020304
 8002a80:	01010101 	.word	0x01010101
	...

08002a8c <__clzdi2>:
 8002a8c:	b510      	push	{r4, lr}
 8002a8e:	2900      	cmp	r1, #0
 8002a90:	d103      	bne.n	8002a9a <__clzdi2+0xe>
 8002a92:	f7ff ffdd 	bl	8002a50 <__clzsi2>
 8002a96:	3020      	adds	r0, #32
 8002a98:	e002      	b.n	8002aa0 <__clzdi2+0x14>
 8002a9a:	0008      	movs	r0, r1
 8002a9c:	f7ff ffd8 	bl	8002a50 <__clzsi2>
 8002aa0:	bd10      	pop	{r4, pc}
 8002aa2:	46c0      	nop			; (mov r8, r8)

08002aa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aa6:	b0a1      	sub	sp, #132	; 0x84
 8002aa8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

	int testing = 0; 	// Boolean --> 0 == False, 1 == True
 8002aaa:	2300      	movs	r3, #0
 8002aac:	65fb      	str	r3, [r7, #92]	; 0x5c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002aae:	f000 ff0f 	bl	80038d0 <HAL_Init>

  /* USER CODE BEGIN Init */

  for(int i=0; i<20; i++)
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	663b      	str	r3, [r7, #96]	; 0x60
 8002ab6:	e007      	b.n	8002ac8 <main+0x24>
  {
	  spi_buf[i] = 'a';
 8002ab8:	4a9c      	ldr	r2, [pc, #624]	; (8002d2c <main+0x288>)
 8002aba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002abc:	18d2      	adds	r2, r2, r3
 8002abe:	2361      	movs	r3, #97	; 0x61
 8002ac0:	7013      	strb	r3, [r2, #0]
  for(int i=0; i<20; i++)
 8002ac2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	663b      	str	r3, [r7, #96]	; 0x60
 8002ac8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002aca:	2b13      	cmp	r3, #19
 8002acc:	ddf4      	ble.n	8002ab8 <main+0x14>
  }
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ace:	f000 f945 	bl	8002d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ad2:	f000 fa7b 	bl	8002fcc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002ad6:	f000 fa49 	bl	8002f6c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002ada:	f000 fa0f 	bl	8002efc <MX_SPI1_Init>
  MX_ADC_Init();
 8002ade:	f000 f9a9 	bl	8002e34 <MX_ADC_Init>

 // HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);

  /* BEGIN OSCILLATOR SECTION -----------------------------------------------------*/

  uart_buf_len = sprintf(uart_buf, "/* Oscillator Code ---------*/ \r\n");
 8002ae2:	4a93      	ldr	r2, [pc, #588]	; (8002d30 <main+0x28c>)
 8002ae4:	4b93      	ldr	r3, [pc, #588]	; (8002d34 <main+0x290>)
 8002ae6:	0011      	movs	r1, r2
 8002ae8:	0018      	movs	r0, r3
 8002aea:	f004 fbed 	bl	80072c8 <siprintf>
 8002aee:	0002      	movs	r2, r0
 8002af0:	4b91      	ldr	r3, [pc, #580]	; (8002d38 <main+0x294>)
 8002af2:	601a      	str	r2, [r3, #0]
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 8002af4:	4b90      	ldr	r3, [pc, #576]	; (8002d38 <main+0x294>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	498e      	ldr	r1, [pc, #568]	; (8002d34 <main+0x290>)
 8002afc:	488f      	ldr	r0, [pc, #572]	; (8002d3c <main+0x298>)
 8002afe:	2364      	movs	r3, #100	; 0x64
 8002b00:	f003 fa3a 	bl	8005f78 <HAL_UART_Transmit>

  // Set oscillator initial values
  osc_init();
 8002b04:	f000 fb68 	bl	80031d8 <osc_init>

  // Read register values
  osc_print_register_contents();
 8002b08:	f000 fc04 	bl	8003314 <osc_print_register_contents>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  /* BEGIN ADC SECTION ---------------------------------------------------------*/

  uart_buf_len = sprintf(uart_buf, "/* ADC Code ---------*/ \r\n");
 8002b0c:	4a8c      	ldr	r2, [pc, #560]	; (8002d40 <main+0x29c>)
 8002b0e:	4b89      	ldr	r3, [pc, #548]	; (8002d34 <main+0x290>)
 8002b10:	0011      	movs	r1, r2
 8002b12:	0018      	movs	r0, r3
 8002b14:	f004 fbd8 	bl	80072c8 <siprintf>
 8002b18:	0002      	movs	r2, r0
 8002b1a:	4b87      	ldr	r3, [pc, #540]	; (8002d38 <main+0x294>)
 8002b1c:	601a      	str	r2, [r3, #0]
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 8002b1e:	4b86      	ldr	r3, [pc, #536]	; (8002d38 <main+0x294>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	b29a      	uxth	r2, r3
 8002b24:	4983      	ldr	r1, [pc, #524]	; (8002d34 <main+0x290>)
 8002b26:	4885      	ldr	r0, [pc, #532]	; (8002d3c <main+0x298>)
 8002b28:	2364      	movs	r3, #100	; 0x64
 8002b2a:	f003 fa25 	bl	8005f78 <HAL_UART_Transmit>

  int f_L = 2058; 							// [MHz]
 8002b2e:	4b85      	ldr	r3, [pc, #532]	; (8002d44 <main+0x2a0>)
 8002b30:	65bb      	str	r3, [r7, #88]	; 0x58
  float RSBW = 4.17; 						// Resolution Bandwidth
 8002b32:	4b85      	ldr	r3, [pc, #532]	; (8002d48 <main+0x2a4>)
 8002b34:	657b      	str	r3, [r7, #84]	; 0x54
  int num_bins = 36; 						// Number of bins or "chunks"
 8002b36:	2324      	movs	r3, #36	; 0x24
 8002b38:	653b      	str	r3, [r7, #80]	; 0x50
  uint16_t N = 494;							// Value of ND[]
 8002b3a:	232e      	movs	r3, #46	; 0x2e
 8002b3c:	2238      	movs	r2, #56	; 0x38
 8002b3e:	189b      	adds	r3, r3, r2
 8002b40:	19da      	adds	r2, r3, r7
 8002b42:	23f7      	movs	r3, #247	; 0xf7
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	8013      	strh	r3, [r2, #0]
  int num_samples = 100; 					// Number of ADC samples
 8002b48:	2364      	movs	r3, #100	; 0x64
 8002b4a:	64fb      	str	r3, [r7, #76]	; 0x4c
  int adc_value;							// Output of the 12-bit ADC (range: 0 to 4095)
  int adc_average[num_bins]; 				// Average of ADC Readings
 8002b4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002b4e:	1e53      	subs	r3, r2, #1
 8002b50:	64bb      	str	r3, [r7, #72]	; 0x48
 8002b52:	0013      	movs	r3, r2
 8002b54:	61bb      	str	r3, [r7, #24]
 8002b56:	2300      	movs	r3, #0
 8002b58:	61fb      	str	r3, [r7, #28]
 8002b5a:	69b8      	ldr	r0, [r7, #24]
 8002b5c:	69f9      	ldr	r1, [r7, #28]
 8002b5e:	0003      	movs	r3, r0
 8002b60:	0edb      	lsrs	r3, r3, #27
 8002b62:	000e      	movs	r6, r1
 8002b64:	0175      	lsls	r5, r6, #5
 8002b66:	431d      	orrs	r5, r3
 8002b68:	0003      	movs	r3, r0
 8002b6a:	015c      	lsls	r4, r3, #5
 8002b6c:	0013      	movs	r3, r2
 8002b6e:	613b      	str	r3, [r7, #16]
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]
 8002b74:	6938      	ldr	r0, [r7, #16]
 8002b76:	6979      	ldr	r1, [r7, #20]
 8002b78:	0003      	movs	r3, r0
 8002b7a:	0edb      	lsrs	r3, r3, #27
 8002b7c:	000c      	movs	r4, r1
 8002b7e:	0164      	lsls	r4, r4, #5
 8002b80:	637c      	str	r4, [r7, #52]	; 0x34
 8002b82:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8002b84:	431c      	orrs	r4, r3
 8002b86:	637c      	str	r4, [r7, #52]	; 0x34
 8002b88:	0003      	movs	r3, r0
 8002b8a:	015b      	lsls	r3, r3, #5
 8002b8c:	633b      	str	r3, [r7, #48]	; 0x30
 8002b8e:	0013      	movs	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	3307      	adds	r3, #7
 8002b94:	08db      	lsrs	r3, r3, #3
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	466a      	mov	r2, sp
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	469d      	mov	sp, r3
 8002b9e:	ab02      	add	r3, sp, #8
 8002ba0:	3303      	adds	r3, #3
 8002ba2:	089b      	lsrs	r3, r3, #2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	647b      	str	r3, [r7, #68]	; 0x44
  float adc_voltage[num_bins];				// Equivalent voltage of ADC Readings
 8002ba8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002baa:	1e5a      	subs	r2, r3, #1
 8002bac:	643a      	str	r2, [r7, #64]	; 0x40
 8002bae:	001a      	movs	r2, r3
 8002bb0:	60ba      	str	r2, [r7, #8]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	60fa      	str	r2, [r7, #12]
 8002bb6:	68b8      	ldr	r0, [r7, #8]
 8002bb8:	68f9      	ldr	r1, [r7, #12]
 8002bba:	0002      	movs	r2, r0
 8002bbc:	0ed2      	lsrs	r2, r2, #27
 8002bbe:	000c      	movs	r4, r1
 8002bc0:	0164      	lsls	r4, r4, #5
 8002bc2:	62fc      	str	r4, [r7, #44]	; 0x2c
 8002bc4:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 8002bc6:	4314      	orrs	r4, r2
 8002bc8:	62fc      	str	r4, [r7, #44]	; 0x2c
 8002bca:	0002      	movs	r2, r0
 8002bcc:	0152      	lsls	r2, r2, #5
 8002bce:	62ba      	str	r2, [r7, #40]	; 0x28
 8002bd0:	001a      	movs	r2, r3
 8002bd2:	603a      	str	r2, [r7, #0]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	607a      	str	r2, [r7, #4]
 8002bd8:	6838      	ldr	r0, [r7, #0]
 8002bda:	6879      	ldr	r1, [r7, #4]
 8002bdc:	0002      	movs	r2, r0
 8002bde:	0ed2      	lsrs	r2, r2, #27
 8002be0:	000c      	movs	r4, r1
 8002be2:	0164      	lsls	r4, r4, #5
 8002be4:	627c      	str	r4, [r7, #36]	; 0x24
 8002be6:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002be8:	4314      	orrs	r4, r2
 8002bea:	627c      	str	r4, [r7, #36]	; 0x24
 8002bec:	0002      	movs	r2, r0
 8002bee:	0152      	lsls	r2, r2, #5
 8002bf0:	623a      	str	r2, [r7, #32]
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	3307      	adds	r3, #7
 8002bf6:	08db      	lsrs	r3, r3, #3
 8002bf8:	00db      	lsls	r3, r3, #3
 8002bfa:	466a      	mov	r2, sp
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	469d      	mov	sp, r3
 8002c00:	ab02      	add	r3, sp, #8
 8002c02:	3303      	adds	r3, #3
 8002c04:	089b      	lsrs	r3, r3, #2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	63fb      	str	r3, [r7, #60]	; 0x3c

  // Initialize arrays
  for (int i=0; i<num_bins; i++)
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c0e:	e00c      	b.n	8002c2a <main+0x186>
  {
     adc_average[i] = 0;
 8002c10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c12:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002c14:	0092      	lsls	r2, r2, #2
 8002c16:	2100      	movs	r1, #0
 8002c18:	50d1      	str	r1, [r2, r3]
     adc_voltage[i] = 0.0;
 8002c1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c1c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002c1e:	0092      	lsls	r2, r2, #2
 8002c20:	2100      	movs	r1, #0
 8002c22:	50d1      	str	r1, [r2, r3]
  for (int i=0; i<num_bins; i++)
 8002c24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c26:	3301      	adds	r3, #1
 8002c28:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c2a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002c2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	dbee      	blt.n	8002c10 <main+0x16c>
  }

  // Calibrate ADC
  adc_value = HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 8002c32:	4b46      	ldr	r3, [pc, #280]	; (8002d4c <main+0x2a8>)
 8002c34:	2100      	movs	r1, #0
 8002c36:	0018      	movs	r0, r3
 8002c38:	f001 fa76 	bl	8004128 <HAL_ADCEx_Calibration_Start>
 8002c3c:	0003      	movs	r3, r0
 8002c3e:	66bb      	str	r3, [r7, #104]	; 0x68
  if(adc_value != HAL_OK)
 8002c40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <main+0x1a6>
  {
	  Error_Handler();
 8002c46:	f000 fc61 	bl	800350c <Error_Handler>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  /*** Sweep the Oscillator ***/
	  N = 494;
 8002c4a:	232e      	movs	r3, #46	; 0x2e
 8002c4c:	2238      	movs	r2, #56	; 0x38
 8002c4e:	189b      	adds	r3, r3, r2
 8002c50:	19db      	adds	r3, r3, r7
 8002c52:	22f7      	movs	r2, #247	; 0xf7
 8002c54:	0052      	lsls	r2, r2, #1
 8002c56:	801a      	strh	r2, [r3, #0]

	  // Sweep the Oscillator
	  for (int i=0; i<num_bins; i++)
 8002c58:	2300      	movs	r3, #0
 8002c5a:	673b      	str	r3, [r7, #112]	; 0x70
 8002c5c:	e052      	b.n	8002d04 <main+0x260>
	  {
		  osc_config_reg_values(N);
 8002c5e:	232e      	movs	r3, #46	; 0x2e
 8002c60:	2238      	movs	r2, #56	; 0x38
 8002c62:	189b      	adds	r3, r3, r2
 8002c64:	19db      	adds	r3, r3, r7
 8002c66:	881b      	ldrh	r3, [r3, #0]
 8002c68:	0018      	movs	r0, r3
 8002c6a:	f000 fb11 	bl	8003290 <osc_config_reg_values>
		  adc_value = 0;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	66bb      	str	r3, [r7, #104]	; 0x68
		  HAL_Delay(1);
 8002c72:	2001      	movs	r0, #1
 8002c74:	f000 fe9c 	bl	80039b0 <HAL_Delay>

		  // Take samples and get the average
	      for (int k=0; k<num_samples; k++)
 8002c78:	2300      	movs	r3, #0
 8002c7a:	677b      	str	r3, [r7, #116]	; 0x74
 8002c7c:	e009      	b.n	8002c92 <main+0x1ee>
	      {
	      	adc_value += (int)ADC_output();
 8002c7e:	f000 fbbf 	bl	8003400 <ADC_output>
 8002c82:	0003      	movs	r3, r0
 8002c84:	001a      	movs	r2, r3
 8002c86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c88:	189b      	adds	r3, r3, r2
 8002c8a:	66bb      	str	r3, [r7, #104]	; 0x68
	      for (int k=0; k<num_samples; k++)
 8002c8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c8e:	3301      	adds	r3, #1
 8002c90:	677b      	str	r3, [r7, #116]	; 0x74
 8002c92:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002c94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c96:	429a      	cmp	r2, r3
 8002c98:	dbf1      	blt.n	8002c7e <main+0x1da>
	      }
	      adc_average[i] = adc_value/num_samples;
 8002c9a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002c9c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002c9e:	f7fd fad9 	bl	8000254 <__divsi3>
 8002ca2:	0003      	movs	r3, r0
 8002ca4:	0019      	movs	r1, r3
 8002ca6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ca8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002caa:	0092      	lsls	r2, r2, #2
 8002cac:	50d1      	str	r1, [r2, r3]
	      adc_voltage[i] = ((float)adc_average[i]/4095)*3.3;
 8002cae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cb0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002cb2:	0092      	lsls	r2, r2, #2
 8002cb4:	58d3      	ldr	r3, [r2, r3]
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	f7fd ffc6 	bl	8000c48 <__aeabi_i2f>
 8002cbc:	1c03      	adds	r3, r0, #0
 8002cbe:	4924      	ldr	r1, [pc, #144]	; (8002d50 <main+0x2ac>)
 8002cc0:	1c18      	adds	r0, r3, #0
 8002cc2:	f7fd fea9 	bl	8000a18 <__aeabi_fdiv>
 8002cc6:	1c03      	adds	r3, r0, #0
 8002cc8:	1c18      	adds	r0, r3, #0
 8002cca:	f7ff fdf1 	bl	80028b0 <__aeabi_f2d>
 8002cce:	4a21      	ldr	r2, [pc, #132]	; (8002d54 <main+0x2b0>)
 8002cd0:	4b21      	ldr	r3, [pc, #132]	; (8002d58 <main+0x2b4>)
 8002cd2:	f7fe ff45 	bl	8001b60 <__aeabi_dmul>
 8002cd6:	0002      	movs	r2, r0
 8002cd8:	000b      	movs	r3, r1
 8002cda:	0010      	movs	r0, r2
 8002cdc:	0019      	movs	r1, r3
 8002cde:	f7ff fe2f 	bl	8002940 <__aeabi_d2f>
 8002ce2:	1c01      	adds	r1, r0, #0
 8002ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ce6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002ce8:	0092      	lsls	r2, r2, #2
 8002cea:	50d1      	str	r1, [r2, r3]

	      N += 1;
 8002cec:	222e      	movs	r2, #46	; 0x2e
 8002cee:	2138      	movs	r1, #56	; 0x38
 8002cf0:	1853      	adds	r3, r2, r1
 8002cf2:	19db      	adds	r3, r3, r7
 8002cf4:	1852      	adds	r2, r2, r1
 8002cf6:	19d2      	adds	r2, r2, r7
 8002cf8:	8812      	ldrh	r2, [r2, #0]
 8002cfa:	3201      	adds	r2, #1
 8002cfc:	801a      	strh	r2, [r3, #0]
	  for (int i=0; i<num_bins; i++)
 8002cfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d00:	3301      	adds	r3, #1
 8002d02:	673b      	str	r3, [r7, #112]	; 0x70
 8002d04:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002d06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	dba8      	blt.n	8002c5e <main+0x1ba>
	  }

	  // Print ADC swept values
	  ADC_print_sweep(adc_average, adc_voltage, num_bins, 494, f_L, RSBW);
 8002d0c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002d0e:	f7fd ff9b 	bl	8000c48 <__aeabi_i2f>
 8002d12:	1c05      	adds	r5, r0, #0
 8002d14:	23f7      	movs	r3, #247	; 0xf7
 8002d16:	005c      	lsls	r4, r3, #1
 8002d18:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d1a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002d1c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002d1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d20:	9301      	str	r3, [sp, #4]
 8002d22:	9500      	str	r5, [sp, #0]
 8002d24:	0023      	movs	r3, r4
 8002d26:	f000 fb83 	bl	8003430 <ADC_print_sweep>
	  N = 494;
 8002d2a:	e78e      	b.n	8002c4a <main+0x1a6>
 8002d2c:	20000344 	.word	0x20000344
 8002d30:	08009938 	.word	0x08009938
 8002d34:	20000358 	.word	0x20000358
 8002d38:	2000038c 	.word	0x2000038c
 8002d3c:	200002ac 	.word	0x200002ac
 8002d40:	0800995c 	.word	0x0800995c
 8002d44:	0000080a 	.word	0x0000080a
 8002d48:	408570a4 	.word	0x408570a4
 8002d4c:	200001f8 	.word	0x200001f8
 8002d50:	457ff000 	.word	0x457ff000
 8002d54:	66666666 	.word	0x66666666
 8002d58:	400a6666 	.word	0x400a6666

08002d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d5c:	b590      	push	{r4, r7, lr}
 8002d5e:	b09f      	sub	sp, #124	; 0x7c
 8002d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d62:	2440      	movs	r4, #64	; 0x40
 8002d64:	193b      	adds	r3, r7, r4
 8002d66:	0018      	movs	r0, r3
 8002d68:	2338      	movs	r3, #56	; 0x38
 8002d6a:	001a      	movs	r2, r3
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	f003 fe35 	bl	80069dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d72:	232c      	movs	r3, #44	; 0x2c
 8002d74:	18fb      	adds	r3, r7, r3
 8002d76:	0018      	movs	r0, r3
 8002d78:	2314      	movs	r3, #20
 8002d7a:	001a      	movs	r2, r3
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	f003 fe2d 	bl	80069dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d82:	1d3b      	adds	r3, r7, #4
 8002d84:	0018      	movs	r0, r3
 8002d86:	2328      	movs	r3, #40	; 0x28
 8002d88:	001a      	movs	r2, r3
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	f003 fe26 	bl	80069dc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d90:	4b26      	ldr	r3, [pc, #152]	; (8002e2c <SystemClock_Config+0xd0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a26      	ldr	r2, [pc, #152]	; (8002e30 <SystemClock_Config+0xd4>)
 8002d96:	401a      	ands	r2, r3
 8002d98:	4b24      	ldr	r3, [pc, #144]	; (8002e2c <SystemClock_Config+0xd0>)
 8002d9a:	2180      	movs	r1, #128	; 0x80
 8002d9c:	0109      	lsls	r1, r1, #4
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002da2:	0021      	movs	r1, r4
 8002da4:	187b      	adds	r3, r7, r1
 8002da6:	2210      	movs	r2, #16
 8002da8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002daa:	187b      	adds	r3, r7, r1
 8002dac:	2201      	movs	r2, #1
 8002dae:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002db0:	187b      	adds	r3, r7, r1
 8002db2:	2200      	movs	r2, #0
 8002db4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8002db6:	187b      	adds	r3, r7, r1
 8002db8:	22a0      	movs	r2, #160	; 0xa0
 8002dba:	0212      	lsls	r2, r2, #8
 8002dbc:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002dbe:	187b      	adds	r3, r7, r1
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dc4:	187b      	adds	r3, r7, r1
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f001 fc9c 	bl	8004704 <HAL_RCC_OscConfig>
 8002dcc:	1e03      	subs	r3, r0, #0
 8002dce:	d001      	beq.n	8002dd4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8002dd0:	f000 fb9c 	bl	800350c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dd4:	212c      	movs	r1, #44	; 0x2c
 8002dd6:	187b      	adds	r3, r7, r1
 8002dd8:	220f      	movs	r2, #15
 8002dda:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002ddc:	187b      	adds	r3, r7, r1
 8002dde:	2200      	movs	r2, #0
 8002de0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002de2:	187b      	adds	r3, r7, r1
 8002de4:	2200      	movs	r2, #0
 8002de6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002de8:	187b      	adds	r3, r7, r1
 8002dea:	2200      	movs	r2, #0
 8002dec:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002dee:	187b      	adds	r3, r7, r1
 8002df0:	2200      	movs	r2, #0
 8002df2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002df4:	187b      	adds	r3, r7, r1
 8002df6:	2100      	movs	r1, #0
 8002df8:	0018      	movs	r0, r3
 8002dfa:	f002 f857 	bl	8004eac <HAL_RCC_ClockConfig>
 8002dfe:	1e03      	subs	r3, r0, #0
 8002e00:	d001      	beq.n	8002e06 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002e02:	f000 fb83 	bl	800350c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002e06:	1d3b      	adds	r3, r7, #4
 8002e08:	2202      	movs	r2, #2
 8002e0a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002e0c:	1d3b      	adds	r3, r7, #4
 8002e0e:	2200      	movs	r2, #0
 8002e10:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e12:	1d3b      	adds	r3, r7, #4
 8002e14:	0018      	movs	r0, r3
 8002e16:	f002 fa6d 	bl	80052f4 <HAL_RCCEx_PeriphCLKConfig>
 8002e1a:	1e03      	subs	r3, r0, #0
 8002e1c:	d001      	beq.n	8002e22 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002e1e:	f000 fb75 	bl	800350c <Error_Handler>
  }
}
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	46bd      	mov	sp, r7
 8002e26:	b01f      	add	sp, #124	; 0x7c
 8002e28:	bd90      	pop	{r4, r7, pc}
 8002e2a:	46c0      	nop			; (mov r8, r8)
 8002e2c:	40007000 	.word	0x40007000
 8002e30:	ffffe7ff 	.word	0xffffe7ff

08002e34 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e3a:	003b      	movs	r3, r7
 8002e3c:	0018      	movs	r0, r3
 8002e3e:	2308      	movs	r3, #8
 8002e40:	001a      	movs	r2, r3
 8002e42:	2100      	movs	r1, #0
 8002e44:	f003 fdca 	bl	80069dc <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002e48:	4b2a      	ldr	r3, [pc, #168]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e4a:	4a2b      	ldr	r2, [pc, #172]	; (8002ef8 <MX_ADC_Init+0xc4>)
 8002e4c:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8002e4e:	4b29      	ldr	r3, [pc, #164]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8002e54:	4b27      	ldr	r3, [pc, #156]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e56:	22c0      	movs	r2, #192	; 0xc0
 8002e58:	0612      	lsls	r2, r2, #24
 8002e5a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002e5c:	4b25      	ldr	r3, [pc, #148]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002e62:	4b24      	ldr	r3, [pc, #144]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002e68:	4b22      	ldr	r3, [pc, #136]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e6e:	4b21      	ldr	r3, [pc, #132]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002e74:	4b1f      	ldr	r3, [pc, #124]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e76:	2220      	movs	r2, #32
 8002e78:	2100      	movs	r1, #0
 8002e7a:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002e7c:	4b1d      	ldr	r3, [pc, #116]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e7e:	2221      	movs	r2, #33	; 0x21
 8002e80:	2100      	movs	r1, #0
 8002e82:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e84:	4b1b      	ldr	r3, [pc, #108]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e8a:	4b1a      	ldr	r3, [pc, #104]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e8c:	22c2      	movs	r2, #194	; 0xc2
 8002e8e:	32ff      	adds	r2, #255	; 0xff
 8002e90:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002e92:	4b18      	ldr	r3, [pc, #96]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e94:	222c      	movs	r2, #44	; 0x2c
 8002e96:	2100      	movs	r1, #0
 8002e98:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e9a:	4b16      	ldr	r3, [pc, #88]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002e9c:	2204      	movs	r2, #4
 8002e9e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002ea0:	4b14      	ldr	r3, [pc, #80]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002ea6:	4b13      	ldr	r3, [pc, #76]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8002eac:	4b11      	ldr	r3, [pc, #68]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002eae:	2201      	movs	r2, #1
 8002eb0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002eb2:	4b10      	ldr	r3, [pc, #64]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002eb8:	4b0e      	ldr	r3, [pc, #56]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002eba:	0018      	movs	r0, r3
 8002ebc:	f000 fd9c 	bl	80039f8 <HAL_ADC_Init>
 8002ec0:	1e03      	subs	r3, r0, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8002ec4:	f000 fb22 	bl	800350c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002ec8:	003b      	movs	r3, r7
 8002eca:	2201      	movs	r2, #1
 8002ecc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002ece:	003b      	movs	r3, r7
 8002ed0:	2280      	movs	r2, #128	; 0x80
 8002ed2:	0152      	lsls	r2, r2, #5
 8002ed4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002ed6:	003a      	movs	r2, r7
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <MX_ADC_Init+0xc0>)
 8002eda:	0011      	movs	r1, r2
 8002edc:	0018      	movs	r0, r3
 8002ede:	f000 fffb 	bl	8003ed8 <HAL_ADC_ConfigChannel>
 8002ee2:	1e03      	subs	r3, r0, #0
 8002ee4:	d001      	beq.n	8002eea <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8002ee6:	f000 fb11 	bl	800350c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	46bd      	mov	sp, r7
 8002eee:	b002      	add	sp, #8
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	46c0      	nop			; (mov r8, r8)
 8002ef4:	200001f8 	.word	0x200001f8
 8002ef8:	40012400 	.word	0x40012400

08002efc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002f00:	4b18      	ldr	r3, [pc, #96]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f02:	4a19      	ldr	r2, [pc, #100]	; (8002f68 <MX_SPI1_Init+0x6c>)
 8002f04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002f06:	4b17      	ldr	r3, [pc, #92]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f08:	2282      	movs	r2, #130	; 0x82
 8002f0a:	0052      	lsls	r2, r2, #1
 8002f0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002f0e:	4b15      	ldr	r3, [pc, #84]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f14:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f1a:	4b12      	ldr	r3, [pc, #72]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f20:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f26:	4b0f      	ldr	r3, [pc, #60]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f28:	2280      	movs	r2, #128	; 0x80
 8002f2a:	0092      	lsls	r2, r2, #2
 8002f2c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f2e:	4b0d      	ldr	r3, [pc, #52]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f34:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f3a:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002f46:	4b07      	ldr	r3, [pc, #28]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f48:	2207      	movs	r2, #7
 8002f4a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f4c:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <MX_SPI1_Init+0x68>)
 8002f4e:	0018      	movs	r0, r3
 8002f50:	f002 fb44 	bl	80055dc <HAL_SPI_Init>
 8002f54:	1e03      	subs	r3, r0, #0
 8002f56:	d001      	beq.n	8002f5c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002f58:	f000 fad8 	bl	800350c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f5c:	46c0      	nop			; (mov r8, r8)
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	20000254 	.word	0x20000254
 8002f68:	40013000 	.word	0x40013000

08002f6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f70:	4b14      	ldr	r3, [pc, #80]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002f72:	4a15      	ldr	r2, [pc, #84]	; (8002fc8 <MX_USART2_UART_Init+0x5c>)
 8002f74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f76:	4b13      	ldr	r3, [pc, #76]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002f78:	22e1      	movs	r2, #225	; 0xe1
 8002f7a:	0252      	lsls	r2, r2, #9
 8002f7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f7e:	4b11      	ldr	r3, [pc, #68]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f84:	4b0f      	ldr	r3, [pc, #60]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f8a:	4b0e      	ldr	r3, [pc, #56]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f90:	4b0c      	ldr	r3, [pc, #48]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002f92:	220c      	movs	r2, #12
 8002f94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f96:	4b0b      	ldr	r3, [pc, #44]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f9c:	4b09      	ldr	r3, [pc, #36]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fa2:	4b08      	ldr	r3, [pc, #32]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fa8:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002fae:	4b05      	ldr	r3, [pc, #20]	; (8002fc4 <MX_USART2_UART_Init+0x58>)
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f002 ff8d 	bl	8005ed0 <HAL_UART_Init>
 8002fb6:	1e03      	subs	r3, r0, #0
 8002fb8:	d001      	beq.n	8002fbe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002fba:	f000 faa7 	bl	800350c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002fbe:	46c0      	nop			; (mov r8, r8)
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	200002ac 	.word	0x200002ac
 8002fc8:	40004400 	.word	0x40004400

08002fcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fcc:	b590      	push	{r4, r7, lr}
 8002fce:	b08b      	sub	sp, #44	; 0x2c
 8002fd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd2:	2414      	movs	r4, #20
 8002fd4:	193b      	adds	r3, r7, r4
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	2314      	movs	r3, #20
 8002fda:	001a      	movs	r2, r3
 8002fdc:	2100      	movs	r1, #0
 8002fde:	f003 fcfd 	bl	80069dc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fe2:	4b3e      	ldr	r3, [pc, #248]	; (80030dc <MX_GPIO_Init+0x110>)
 8002fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fe6:	4b3d      	ldr	r3, [pc, #244]	; (80030dc <MX_GPIO_Init+0x110>)
 8002fe8:	2104      	movs	r1, #4
 8002fea:	430a      	orrs	r2, r1
 8002fec:	62da      	str	r2, [r3, #44]	; 0x2c
 8002fee:	4b3b      	ldr	r3, [pc, #236]	; (80030dc <MX_GPIO_Init+0x110>)
 8002ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff2:	2204      	movs	r2, #4
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	613b      	str	r3, [r7, #16]
 8002ff8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002ffa:	4b38      	ldr	r3, [pc, #224]	; (80030dc <MX_GPIO_Init+0x110>)
 8002ffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ffe:	4b37      	ldr	r3, [pc, #220]	; (80030dc <MX_GPIO_Init+0x110>)
 8003000:	2180      	movs	r1, #128	; 0x80
 8003002:	430a      	orrs	r2, r1
 8003004:	62da      	str	r2, [r3, #44]	; 0x2c
 8003006:	4b35      	ldr	r3, [pc, #212]	; (80030dc <MX_GPIO_Init+0x110>)
 8003008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300a:	2280      	movs	r2, #128	; 0x80
 800300c:	4013      	ands	r3, r2
 800300e:	60fb      	str	r3, [r7, #12]
 8003010:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003012:	4b32      	ldr	r3, [pc, #200]	; (80030dc <MX_GPIO_Init+0x110>)
 8003014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003016:	4b31      	ldr	r3, [pc, #196]	; (80030dc <MX_GPIO_Init+0x110>)
 8003018:	2101      	movs	r1, #1
 800301a:	430a      	orrs	r2, r1
 800301c:	62da      	str	r2, [r3, #44]	; 0x2c
 800301e:	4b2f      	ldr	r3, [pc, #188]	; (80030dc <MX_GPIO_Init+0x110>)
 8003020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003022:	2201      	movs	r2, #1
 8003024:	4013      	ands	r3, r2
 8003026:	60bb      	str	r3, [r7, #8]
 8003028:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800302a:	4b2c      	ldr	r3, [pc, #176]	; (80030dc <MX_GPIO_Init+0x110>)
 800302c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800302e:	4b2b      	ldr	r3, [pc, #172]	; (80030dc <MX_GPIO_Init+0x110>)
 8003030:	2102      	movs	r1, #2
 8003032:	430a      	orrs	r2, r1
 8003034:	62da      	str	r2, [r3, #44]	; 0x2c
 8003036:	4b29      	ldr	r3, [pc, #164]	; (80030dc <MX_GPIO_Init+0x110>)
 8003038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303a:	2202      	movs	r2, #2
 800303c:	4013      	ands	r3, r2
 800303e:	607b      	str	r3, [r7, #4]
 8003040:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8003042:	2380      	movs	r3, #128	; 0x80
 8003044:	00d9      	lsls	r1, r3, #3
 8003046:	23a0      	movs	r3, #160	; 0xa0
 8003048:	05db      	lsls	r3, r3, #23
 800304a:	2200      	movs	r2, #0
 800304c:	0018      	movs	r0, r3
 800304e:	f001 fb3b 	bl	80046c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8003052:	4b23      	ldr	r3, [pc, #140]	; (80030e0 <MX_GPIO_Init+0x114>)
 8003054:	2200      	movs	r2, #0
 8003056:	2140      	movs	r1, #64	; 0x40
 8003058:	0018      	movs	r0, r3
 800305a:	f001 fb35 	bl	80046c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800305e:	193b      	adds	r3, r7, r4
 8003060:	2280      	movs	r2, #128	; 0x80
 8003062:	0192      	lsls	r2, r2, #6
 8003064:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003066:	193b      	adds	r3, r7, r4
 8003068:	2284      	movs	r2, #132	; 0x84
 800306a:	0392      	lsls	r2, r2, #14
 800306c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306e:	193b      	adds	r3, r7, r4
 8003070:	2200      	movs	r2, #0
 8003072:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003074:	193b      	adds	r3, r7, r4
 8003076:	4a1b      	ldr	r2, [pc, #108]	; (80030e4 <MX_GPIO_Init+0x118>)
 8003078:	0019      	movs	r1, r3
 800307a:	0010      	movs	r0, r2
 800307c:	f001 f9a6 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003080:	0021      	movs	r1, r4
 8003082:	193b      	adds	r3, r7, r4
 8003084:	2280      	movs	r2, #128	; 0x80
 8003086:	00d2      	lsls	r2, r2, #3
 8003088:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800308a:	000c      	movs	r4, r1
 800308c:	193b      	adds	r3, r7, r4
 800308e:	2201      	movs	r2, #1
 8003090:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003092:	193b      	adds	r3, r7, r4
 8003094:	2200      	movs	r2, #0
 8003096:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003098:	193b      	adds	r3, r7, r4
 800309a:	2200      	movs	r2, #0
 800309c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800309e:	193a      	adds	r2, r7, r4
 80030a0:	23a0      	movs	r3, #160	; 0xa0
 80030a2:	05db      	lsls	r3, r3, #23
 80030a4:	0011      	movs	r1, r2
 80030a6:	0018      	movs	r0, r3
 80030a8:	f001 f990 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80030ac:	0021      	movs	r1, r4
 80030ae:	187b      	adds	r3, r7, r1
 80030b0:	2240      	movs	r2, #64	; 0x40
 80030b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030b4:	187b      	adds	r3, r7, r1
 80030b6:	2201      	movs	r2, #1
 80030b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ba:	187b      	adds	r3, r7, r1
 80030bc:	2200      	movs	r2, #0
 80030be:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c0:	187b      	adds	r3, r7, r1
 80030c2:	2200      	movs	r2, #0
 80030c4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030c6:	187b      	adds	r3, r7, r1
 80030c8:	4a05      	ldr	r2, [pc, #20]	; (80030e0 <MX_GPIO_Init+0x114>)
 80030ca:	0019      	movs	r1, r3
 80030cc:	0010      	movs	r0, r2
 80030ce:	f001 f97d 	bl	80043cc <HAL_GPIO_Init>

}
 80030d2:	46c0      	nop			; (mov r8, r8)
 80030d4:	46bd      	mov	sp, r7
 80030d6:	b00b      	add	sp, #44	; 0x2c
 80030d8:	bd90      	pop	{r4, r7, pc}
 80030da:	46c0      	nop			; (mov r8, r8)
 80030dc:	40021000 	.word	0x40021000
 80030e0:	50000400 	.word	0x50000400
 80030e4:	50000800 	.word	0x50000800

080030e8 <osc_write_to_register>:

/* USER CODE BEGIN 4 */

void osc_write_to_register(uint8_t REG, uint8_t VAL)
{
 80030e8:	b590      	push	{r4, r7, lr}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	0002      	movs	r2, r0
 80030f0:	1dfb      	adds	r3, r7, #7
 80030f2:	701a      	strb	r2, [r3, #0]
 80030f4:	1dbb      	adds	r3, r7, #6
 80030f6:	1c0a      	adds	r2, r1, #0
 80030f8:	701a      	strb	r2, [r3, #0]
	*
	*/

	uint8_t tx_data[2];

	tx_data[0] = REG;
 80030fa:	240c      	movs	r4, #12
 80030fc:	193b      	adds	r3, r7, r4
 80030fe:	1dfa      	adds	r2, r7, #7
 8003100:	7812      	ldrb	r2, [r2, #0]
 8003102:	701a      	strb	r2, [r3, #0]
	tx_data[1] = VAL;
 8003104:	193b      	adds	r3, r7, r4
 8003106:	1dba      	adds	r2, r7, #6
 8003108:	7812      	ldrb	r2, [r2, #0]
 800310a:	705a      	strb	r2, [r3, #1]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800310c:	4b0a      	ldr	r3, [pc, #40]	; (8003138 <osc_write_to_register+0x50>)
 800310e:	2200      	movs	r2, #0
 8003110:	2140      	movs	r1, #64	; 0x40
 8003112:	0018      	movs	r0, r3
 8003114:	f001 fad8 	bl	80046c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)tx_data, 2, 100);
 8003118:	1939      	adds	r1, r7, r4
 800311a:	4808      	ldr	r0, [pc, #32]	; (800313c <osc_write_to_register+0x54>)
 800311c:	2364      	movs	r3, #100	; 0x64
 800311e:	2202      	movs	r2, #2
 8003120:	f002 faf0 	bl	8005704 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8003124:	4b04      	ldr	r3, [pc, #16]	; (8003138 <osc_write_to_register+0x50>)
 8003126:	2201      	movs	r2, #1
 8003128:	2140      	movs	r1, #64	; 0x40
 800312a:	0018      	movs	r0, r3
 800312c:	f001 facc 	bl	80046c8 <HAL_GPIO_WritePin>
}
 8003130:	46c0      	nop			; (mov r8, r8)
 8003132:	46bd      	mov	sp, r7
 8003134:	b005      	add	sp, #20
 8003136:	bd90      	pop	{r4, r7, pc}
 8003138:	50000400 	.word	0x50000400
 800313c:	20000254 	.word	0x20000254

08003140 <osc_read_register>:

void osc_read_register(uint8_t REG, char NAME[20])
{
 8003140:	b5b0      	push	{r4, r5, r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af02      	add	r7, sp, #8
 8003146:	0002      	movs	r2, r0
 8003148:	6039      	str	r1, [r7, #0]
 800314a:	1dfb      	adds	r3, r7, #7
 800314c:	701a      	strb	r2, [r3, #0]
	*/

	uint8_t tx_data[2];
	uint8_t rx_data[2];

	tx_data[0] = REG;
 800314e:	250c      	movs	r5, #12
 8003150:	197b      	adds	r3, r7, r5
 8003152:	1dfa      	adds	r2, r7, #7
 8003154:	7812      	ldrb	r2, [r2, #0]
 8003156:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0;
 8003158:	197b      	adds	r3, r7, r5
 800315a:	2200      	movs	r2, #0
 800315c:	705a      	strb	r2, [r3, #1]
	rx_data[0] = 0;
 800315e:	2408      	movs	r4, #8
 8003160:	193b      	adds	r3, r7, r4
 8003162:	2200      	movs	r2, #0
 8003164:	701a      	strb	r2, [r3, #0]
	rx_data[1] = 0;
 8003166:	193b      	adds	r3, r7, r4
 8003168:	2200      	movs	r2, #0
 800316a:	705a      	strb	r2, [r3, #1]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800316c:	4b14      	ldr	r3, [pc, #80]	; (80031c0 <osc_read_register+0x80>)
 800316e:	2200      	movs	r2, #0
 8003170:	2140      	movs	r1, #64	; 0x40
 8003172:	0018      	movs	r0, r3
 8003174:	f001 faa8 	bl	80046c8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)tx_data, rx_data, 2, 100);
 8003178:	193a      	adds	r2, r7, r4
 800317a:	1979      	adds	r1, r7, r5
 800317c:	4811      	ldr	r0, [pc, #68]	; (80031c4 <osc_read_register+0x84>)
 800317e:	2364      	movs	r3, #100	; 0x64
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	2302      	movs	r3, #2
 8003184:	f002 fc14 	bl	80059b0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8003188:	4b0d      	ldr	r3, [pc, #52]	; (80031c0 <osc_read_register+0x80>)
 800318a:	2201      	movs	r2, #1
 800318c:	2140      	movs	r1, #64	; 0x40
 800318e:	0018      	movs	r0, r3
 8003190:	f001 fa9a 	bl	80046c8 <HAL_GPIO_WritePin>

	uart_buf_len = sprintf(uart_buf, "%s Value: 0x%02x\r\n", NAME, (unsigned int)rx_data[1]);
 8003194:	193b      	adds	r3, r7, r4
 8003196:	785b      	ldrb	r3, [r3, #1]
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	490b      	ldr	r1, [pc, #44]	; (80031c8 <osc_read_register+0x88>)
 800319c:	480b      	ldr	r0, [pc, #44]	; (80031cc <osc_read_register+0x8c>)
 800319e:	f004 f893 	bl	80072c8 <siprintf>
 80031a2:	0002      	movs	r2, r0
 80031a4:	4b0a      	ldr	r3, [pc, #40]	; (80031d0 <osc_read_register+0x90>)
 80031a6:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 80031a8:	4b09      	ldr	r3, [pc, #36]	; (80031d0 <osc_read_register+0x90>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	4907      	ldr	r1, [pc, #28]	; (80031cc <osc_read_register+0x8c>)
 80031b0:	4808      	ldr	r0, [pc, #32]	; (80031d4 <osc_read_register+0x94>)
 80031b2:	2364      	movs	r3, #100	; 0x64
 80031b4:	f002 fee0 	bl	8005f78 <HAL_UART_Transmit>
}
 80031b8:	46c0      	nop			; (mov r8, r8)
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b004      	add	sp, #16
 80031be:	bdb0      	pop	{r4, r5, r7, pc}
 80031c0:	50000400 	.word	0x50000400
 80031c4:	20000254 	.word	0x20000254
 80031c8:	08009978 	.word	0x08009978
 80031cc:	20000358 	.word	0x20000358
 80031d0:	2000038c 	.word	0x2000038c
 80031d4:	200002ac 	.word	0x200002ac

080031d8 <osc_init>:

void osc_init()
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
   /*
	*  This function initializes the register values of the oscillator
	*
	*/

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // Sets CS pin high
 80031dc:	4b2b      	ldr	r3, [pc, #172]	; (800328c <osc_init+0xb4>)
 80031de:	2201      	movs	r2, #1
 80031e0:	2140      	movs	r1, #64	; 0x40
 80031e2:	0018      	movs	r0, r3
 80031e4:	f001 fa70 	bl	80046c8 <HAL_GPIO_WritePin>

	osc_write_to_register(W_REG1, VAL_REG1);
 80031e8:	2302      	movs	r3, #2
 80031ea:	2204      	movs	r2, #4
 80031ec:	0011      	movs	r1, r2
 80031ee:	0018      	movs	r0, r3
 80031f0:	f7ff ff7a 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REG2, VAL_REG2);
 80031f4:	2304      	movs	r3, #4
 80031f6:	2204      	movs	r2, #4
 80031f8:	0011      	movs	r1, r2
 80031fa:	0018      	movs	r0, r3
 80031fc:	f7ff ff74 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REG4, VAL_REG4);
 8003200:	2308      	movs	r3, #8
 8003202:	2257      	movs	r2, #87	; 0x57
 8003204:	0011      	movs	r1, r2
 8003206:	0018      	movs	r0, r3
 8003208:	f7ff ff6e 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REG5, VAL_REG5);
 800320c:	230a      	movs	r3, #10
 800320e:	2211      	movs	r2, #17
 8003210:	0011      	movs	r1, r2
 8003212:	0018      	movs	r0, r3
 8003214:	f7ff ff68 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REG6, VAL_REG6);
 8003218:	230c      	movs	r3, #12
 800321a:	2260      	movs	r2, #96	; 0x60
 800321c:	0011      	movs	r1, r2
 800321e:	0018      	movs	r0, r3
 8003220:	f7ff ff62 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REG7, VAL_REG7);
 8003224:	230e      	movs	r3, #14
 8003226:	2250      	movs	r2, #80	; 0x50
 8003228:	0011      	movs	r1, r2
 800322a:	0018      	movs	r0, r3
 800322c:	f7ff ff5c 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REG8, VAL_REG8);
 8003230:	2310      	movs	r3, #16
 8003232:	223f      	movs	r2, #63	; 0x3f
 8003234:	0011      	movs	r1, r2
 8003236:	0018      	movs	r0, r3
 8003238:	f7ff ff56 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REG9, VAL_REG9);
 800323c:	2312      	movs	r3, #18
 800323e:	22ff      	movs	r2, #255	; 0xff
 8003240:	0011      	movs	r1, r2
 8003242:	0018      	movs	r0, r3
 8003244:	f7ff ff50 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REGA, VAL_REGA);
 8003248:	2314      	movs	r3, #20
 800324a:	22f0      	movs	r2, #240	; 0xf0
 800324c:	0011      	movs	r1, r2
 800324e:	0018      	movs	r0, r3
 8003250:	f7ff ff4a 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REGB, VAL_REGB);
 8003254:	2316      	movs	r3, #22
 8003256:	221a      	movs	r2, #26
 8003258:	0011      	movs	r1, r2
 800325a:	0018      	movs	r0, r3
 800325c:	f7ff ff44 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REGC, VAL_REGC);
 8003260:	2318      	movs	r3, #24
 8003262:	22bf      	movs	r2, #191	; 0xbf
 8003264:	0011      	movs	r1, r2
 8003266:	0018      	movs	r0, r3
 8003268:	f7ff ff3e 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REGD, VAL_REGD);
 800326c:	231a      	movs	r3, #26
 800326e:	2200      	movs	r2, #0
 8003270:	0011      	movs	r1, r2
 8003272:	0018      	movs	r0, r3
 8003274:	f7ff ff38 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REG3, VAL_REG3); // autocal at the end of rest of registers
 8003278:	2306      	movs	r3, #6
 800327a:	223f      	movs	r2, #63	; 0x3f
 800327c:	0011      	movs	r1, r2
 800327e:	0018      	movs	r0, r3
 8003280:	f7ff ff32 	bl	80030e8 <osc_write_to_register>

}
 8003284:	46c0      	nop			; (mov r8, r8)
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	46c0      	nop			; (mov r8, r8)
 800328c:	50000400 	.word	0x50000400

08003290 <osc_config_reg_values>:

void osc_config_reg_values(uint16_t ND) {
 8003290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	0002      	movs	r2, r0
 8003298:	1dbb      	adds	r3, r7, #6
 800329a:	801a      	strh	r2, [r3, #0]
	uint16_t VAL_REG6_16BITS = VAL_REG6;
 800329c:	2260      	movs	r2, #96	; 0x60
 800329e:	210e      	movs	r1, #14
 80032a0:	187b      	adds	r3, r7, r1
 80032a2:	801a      	strh	r2, [r3, #0]
	uint8_t VAL_REG6_NEW = 0;
 80032a4:	240d      	movs	r4, #13
 80032a6:	193b      	adds	r3, r7, r4
 80032a8:	2200      	movs	r2, #0
 80032aa:	701a      	strb	r2, [r3, #0]
	uint8_t VAL_REG7_NEW = 0;
 80032ac:	250c      	movs	r5, #12
 80032ae:	197b      	adds	r3, r7, r5
 80032b0:	2200      	movs	r2, #0
 80032b2:	701a      	strb	r2, [r3, #0]
	uint16_t ND_9to8 = 0;
 80032b4:	260a      	movs	r6, #10
 80032b6:	19bb      	adds	r3, r7, r6
 80032b8:	2200      	movs	r2, #0
 80032ba:	801a      	strh	r2, [r3, #0]

	// Extract ND[7:0] and insert into Register 7
	VAL_REG7_NEW = ND & (0b0000000011111111);
 80032bc:	197b      	adds	r3, r7, r5
 80032be:	1dba      	adds	r2, r7, #6
 80032c0:	8812      	ldrh	r2, [r2, #0]
 80032c2:	701a      	strb	r2, [r3, #0]

	// Extract ND[9:8] and insert into Register 6
	ND_9to8 = ND >> 8;
 80032c4:	19bb      	adds	r3, r7, r6
 80032c6:	1dba      	adds	r2, r7, #6
 80032c8:	8812      	ldrh	r2, [r2, #0]
 80032ca:	0a12      	lsrs	r2, r2, #8
 80032cc:	801a      	strh	r2, [r3, #0]
	VAL_REG6_16BITS = VAL_REG6_16BITS & (0b0000000011111100);
 80032ce:	187b      	adds	r3, r7, r1
 80032d0:	0008      	movs	r0, r1
 80032d2:	187a      	adds	r2, r7, r1
 80032d4:	8812      	ldrh	r2, [r2, #0]
 80032d6:	21fc      	movs	r1, #252	; 0xfc
 80032d8:	400a      	ands	r2, r1
 80032da:	801a      	strh	r2, [r3, #0]
	VAL_REG6_NEW = VAL_REG6_16BITS | ND_9to8;
 80032dc:	183b      	adds	r3, r7, r0
 80032de:	881b      	ldrh	r3, [r3, #0]
 80032e0:	b2d9      	uxtb	r1, r3
 80032e2:	19bb      	adds	r3, r7, r6
 80032e4:	881b      	ldrh	r3, [r3, #0]
 80032e6:	b2da      	uxtb	r2, r3
 80032e8:	193b      	adds	r3, r7, r4
 80032ea:	430a      	orrs	r2, r1
 80032ec:	701a      	strb	r2, [r3, #0]

//	sprintf(raw_adc_str, "ND=%hu, Test: %hu \r\n", ND, VAL_REG6_NEW);
//	HAL_UART_Transmit(&huart2, (uint8_t *)raw_adc_str, strlen(raw_adc_str), 100);

	osc_write_to_register(W_REG6, VAL_REG6_NEW);
 80032ee:	220c      	movs	r2, #12
 80032f0:	193b      	adds	r3, r7, r4
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	0019      	movs	r1, r3
 80032f6:	0010      	movs	r0, r2
 80032f8:	f7ff fef6 	bl	80030e8 <osc_write_to_register>
	osc_write_to_register(W_REG7, VAL_REG7_NEW);
 80032fc:	220e      	movs	r2, #14
 80032fe:	197b      	adds	r3, r7, r5
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	0019      	movs	r1, r3
 8003304:	0010      	movs	r0, r2
 8003306:	f7ff feef 	bl	80030e8 <osc_write_to_register>
}
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	46bd      	mov	sp, r7
 800330e:	b005      	add	sp, #20
 8003310:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003314 <osc_print_register_contents>:

void osc_print_register_contents()
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
   /*
	*  This function prints the contents of ALL registers
	*
	*/

	osc_read_register(R_REG0, "REG0");
 8003318:	2201      	movs	r2, #1
 800331a:	4b2b      	ldr	r3, [pc, #172]	; (80033c8 <osc_print_register_contents+0xb4>)
 800331c:	0019      	movs	r1, r3
 800331e:	0010      	movs	r0, r2
 8003320:	f7ff ff0e 	bl	8003140 <osc_read_register>
	osc_read_register(R_REG1, "REG1");
 8003324:	2203      	movs	r2, #3
 8003326:	4b29      	ldr	r3, [pc, #164]	; (80033cc <osc_print_register_contents+0xb8>)
 8003328:	0019      	movs	r1, r3
 800332a:	0010      	movs	r0, r2
 800332c:	f7ff ff08 	bl	8003140 <osc_read_register>
	osc_read_register(R_REG2, "REG2");
 8003330:	2205      	movs	r2, #5
 8003332:	4b27      	ldr	r3, [pc, #156]	; (80033d0 <osc_print_register_contents+0xbc>)
 8003334:	0019      	movs	r1, r3
 8003336:	0010      	movs	r0, r2
 8003338:	f7ff ff02 	bl	8003140 <osc_read_register>
	osc_read_register(R_REG3, "REG3");
 800333c:	2207      	movs	r2, #7
 800333e:	4b25      	ldr	r3, [pc, #148]	; (80033d4 <osc_print_register_contents+0xc0>)
 8003340:	0019      	movs	r1, r3
 8003342:	0010      	movs	r0, r2
 8003344:	f7ff fefc 	bl	8003140 <osc_read_register>
	osc_read_register(R_REG4, "REG4");
 8003348:	2209      	movs	r2, #9
 800334a:	4b23      	ldr	r3, [pc, #140]	; (80033d8 <osc_print_register_contents+0xc4>)
 800334c:	0019      	movs	r1, r3
 800334e:	0010      	movs	r0, r2
 8003350:	f7ff fef6 	bl	8003140 <osc_read_register>
	osc_read_register(R_REG5, "REG5");
 8003354:	220b      	movs	r2, #11
 8003356:	4b21      	ldr	r3, [pc, #132]	; (80033dc <osc_print_register_contents+0xc8>)
 8003358:	0019      	movs	r1, r3
 800335a:	0010      	movs	r0, r2
 800335c:	f7ff fef0 	bl	8003140 <osc_read_register>
	osc_read_register(R_REG6, "REG6");
 8003360:	220d      	movs	r2, #13
 8003362:	4b1f      	ldr	r3, [pc, #124]	; (80033e0 <osc_print_register_contents+0xcc>)
 8003364:	0019      	movs	r1, r3
 8003366:	0010      	movs	r0, r2
 8003368:	f7ff feea 	bl	8003140 <osc_read_register>
	osc_read_register(R_REG7, "REG7");
 800336c:	220f      	movs	r2, #15
 800336e:	4b1d      	ldr	r3, [pc, #116]	; (80033e4 <osc_print_register_contents+0xd0>)
 8003370:	0019      	movs	r1, r3
 8003372:	0010      	movs	r0, r2
 8003374:	f7ff fee4 	bl	8003140 <osc_read_register>
	osc_read_register(R_REG8, "REG8");
 8003378:	2211      	movs	r2, #17
 800337a:	4b1b      	ldr	r3, [pc, #108]	; (80033e8 <osc_print_register_contents+0xd4>)
 800337c:	0019      	movs	r1, r3
 800337e:	0010      	movs	r0, r2
 8003380:	f7ff fede 	bl	8003140 <osc_read_register>
	osc_read_register(R_REG9, "REG9");
 8003384:	2213      	movs	r2, #19
 8003386:	4b19      	ldr	r3, [pc, #100]	; (80033ec <osc_print_register_contents+0xd8>)
 8003388:	0019      	movs	r1, r3
 800338a:	0010      	movs	r0, r2
 800338c:	f7ff fed8 	bl	8003140 <osc_read_register>
	osc_read_register(R_REGA, "REGA");
 8003390:	2215      	movs	r2, #21
 8003392:	4b17      	ldr	r3, [pc, #92]	; (80033f0 <osc_print_register_contents+0xdc>)
 8003394:	0019      	movs	r1, r3
 8003396:	0010      	movs	r0, r2
 8003398:	f7ff fed2 	bl	8003140 <osc_read_register>
	osc_read_register(R_REGB, "REGB");
 800339c:	2217      	movs	r2, #23
 800339e:	4b15      	ldr	r3, [pc, #84]	; (80033f4 <osc_print_register_contents+0xe0>)
 80033a0:	0019      	movs	r1, r3
 80033a2:	0010      	movs	r0, r2
 80033a4:	f7ff fecc 	bl	8003140 <osc_read_register>
	osc_read_register(R_REGC, "REGC");
 80033a8:	2219      	movs	r2, #25
 80033aa:	4b13      	ldr	r3, [pc, #76]	; (80033f8 <osc_print_register_contents+0xe4>)
 80033ac:	0019      	movs	r1, r3
 80033ae:	0010      	movs	r0, r2
 80033b0:	f7ff fec6 	bl	8003140 <osc_read_register>
	osc_read_register(R_REGD, "REGD");
 80033b4:	221b      	movs	r2, #27
 80033b6:	4b11      	ldr	r3, [pc, #68]	; (80033fc <osc_print_register_contents+0xe8>)
 80033b8:	0019      	movs	r1, r3
 80033ba:	0010      	movs	r0, r2
 80033bc:	f7ff fec0 	bl	8003140 <osc_read_register>
}
 80033c0:	46c0      	nop			; (mov r8, r8)
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	46c0      	nop			; (mov r8, r8)
 80033c8:	0800998c 	.word	0x0800998c
 80033cc:	08009994 	.word	0x08009994
 80033d0:	0800999c 	.word	0x0800999c
 80033d4:	080099a4 	.word	0x080099a4
 80033d8:	080099ac 	.word	0x080099ac
 80033dc:	080099b4 	.word	0x080099b4
 80033e0:	080099bc 	.word	0x080099bc
 80033e4:	080099c4 	.word	0x080099c4
 80033e8:	080099cc 	.word	0x080099cc
 80033ec:	080099d4 	.word	0x080099d4
 80033f0:	080099dc 	.word	0x080099dc
 80033f4:	080099e4 	.word	0x080099e4
 80033f8:	080099ec 	.word	0x080099ec
 80033fc:	080099f4 	.word	0x080099f4

08003400 <ADC_output>:

uint16_t ADC_output()
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
	 *  The output of the ADC ranges from 0 to 4096 since it has 12-bits of resolution
	 *  V_REF = 3.3 Volts for our Nucleo board
	 *
	 */

	 HAL_ADC_Start(&hadc);
 8003404:	4b09      	ldr	r3, [pc, #36]	; (800342c <ADC_output+0x2c>)
 8003406:	0018      	movs	r0, r3
 8003408:	f000 fc6a 	bl	8003ce0 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800340c:	2301      	movs	r3, #1
 800340e:	425a      	negs	r2, r3
 8003410:	4b06      	ldr	r3, [pc, #24]	; (800342c <ADC_output+0x2c>)
 8003412:	0011      	movs	r1, r2
 8003414:	0018      	movs	r0, r3
 8003416:	f000 fcb7 	bl	8003d88 <HAL_ADC_PollForConversion>
	 return HAL_ADC_GetValue(&hadc);
 800341a:	4b04      	ldr	r3, [pc, #16]	; (800342c <ADC_output+0x2c>)
 800341c:	0018      	movs	r0, r3
 800341e:	f000 fd4f 	bl	8003ec0 <HAL_ADC_GetValue>
 8003422:	0003      	movs	r3, r0
 8003424:	b29b      	uxth	r3, r3
}
 8003426:	0018      	movs	r0, r3
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	200001f8 	.word	0x200001f8

08003430 <ADC_print_sweep>:
	sprintf(raw_adc_str, "ADC Reading: %hu --> Voltage: %f V\r\n", adc_value, adc_voltage);
	HAL_UART_Transmit(&huart2, (uint8_t *)raw_adc_str, strlen(raw_adc_str), 100);
}

void ADC_print_sweep(int *adc_value, float *adc_voltage, int num_bins, uint16_t N, float f, float RSBW)
{
 8003430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003432:	46c6      	mov	lr, r8
 8003434:	b500      	push	{lr}
 8003436:	b08c      	sub	sp, #48	; 0x30
 8003438:	af06      	add	r7, sp, #24
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
 8003440:	001a      	movs	r2, r3
 8003442:	1cbb      	adds	r3, r7, #2
 8003444:	801a      	strh	r2, [r3, #0]
   /*
	* This function prints the swept values of the ADC across the oscillator
	*
	*/

	sprintf(raw_adc_str, "--------------------------\r\n");
 8003446:	4a2d      	ldr	r2, [pc, #180]	; (80034fc <ADC_print_sweep+0xcc>)
 8003448:	4b2d      	ldr	r3, [pc, #180]	; (8003500 <ADC_print_sweep+0xd0>)
 800344a:	0011      	movs	r1, r2
 800344c:	0018      	movs	r0, r3
 800344e:	f003 ff3b 	bl	80072c8 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)raw_adc_str, strlen(raw_adc_str), 100);
 8003452:	4b2b      	ldr	r3, [pc, #172]	; (8003500 <ADC_print_sweep+0xd0>)
 8003454:	0018      	movs	r0, r3
 8003456:	f7fc fe57 	bl	8000108 <strlen>
 800345a:	0003      	movs	r3, r0
 800345c:	b29a      	uxth	r2, r3
 800345e:	4928      	ldr	r1, [pc, #160]	; (8003500 <ADC_print_sweep+0xd0>)
 8003460:	4828      	ldr	r0, [pc, #160]	; (8003504 <ADC_print_sweep+0xd4>)
 8003462:	2364      	movs	r3, #100	; 0x64
 8003464:	f002 fd88 	bl	8005f78 <HAL_UART_Transmit>

	float freq = f;
 8003468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800346a:	617b      	str	r3, [r7, #20]

	for (int i=0; i<num_bins; i++)
 800346c:	2300      	movs	r3, #0
 800346e:	613b      	str	r3, [r7, #16]
 8003470:	e039      	b.n	80034e6 <ADC_print_sweep+0xb6>
	{
		sprintf(raw_adc_str, "ND=%i: %f MHz --> ADC Reading: %i --> Voltage: %f V\r\n",
 8003472:	1cbb      	adds	r3, r7, #2
 8003474:	881b      	ldrh	r3, [r3, #0]
 8003476:	4698      	mov	r8, r3
 8003478:	6978      	ldr	r0, [r7, #20]
 800347a:	f7ff fa19 	bl	80028b0 <__aeabi_f2d>
 800347e:	0004      	movs	r4, r0
 8003480:	000d      	movs	r5, r1
				N, freq, adc_value[i], adc_voltage[i]);
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	68fa      	ldr	r2, [r7, #12]
 8003488:	18d3      	adds	r3, r2, r3
		sprintf(raw_adc_str, "ND=%i: %f MHz --> ADC Reading: %i --> Voltage: %f V\r\n",
 800348a:	681e      	ldr	r6, [r3, #0]
				N, freq, adc_value[i], adc_voltage[i]);
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	68ba      	ldr	r2, [r7, #8]
 8003492:	18d3      	adds	r3, r2, r3
 8003494:	681b      	ldr	r3, [r3, #0]
		sprintf(raw_adc_str, "ND=%i: %f MHz --> ADC Reading: %i --> Voltage: %f V\r\n",
 8003496:	1c18      	adds	r0, r3, #0
 8003498:	f7ff fa0a 	bl	80028b0 <__aeabi_f2d>
 800349c:	0002      	movs	r2, r0
 800349e:	000b      	movs	r3, r1
 80034a0:	4919      	ldr	r1, [pc, #100]	; (8003508 <ADC_print_sweep+0xd8>)
 80034a2:	4817      	ldr	r0, [pc, #92]	; (8003500 <ADC_print_sweep+0xd0>)
 80034a4:	9204      	str	r2, [sp, #16]
 80034a6:	9305      	str	r3, [sp, #20]
 80034a8:	9602      	str	r6, [sp, #8]
 80034aa:	9400      	str	r4, [sp, #0]
 80034ac:	9501      	str	r5, [sp, #4]
 80034ae:	4642      	mov	r2, r8
 80034b0:	f003 ff0a 	bl	80072c8 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)raw_adc_str, strlen(raw_adc_str), 100);
 80034b4:	4b12      	ldr	r3, [pc, #72]	; (8003500 <ADC_print_sweep+0xd0>)
 80034b6:	0018      	movs	r0, r3
 80034b8:	f7fc fe26 	bl	8000108 <strlen>
 80034bc:	0003      	movs	r3, r0
 80034be:	b29a      	uxth	r2, r3
 80034c0:	490f      	ldr	r1, [pc, #60]	; (8003500 <ADC_print_sweep+0xd0>)
 80034c2:	4810      	ldr	r0, [pc, #64]	; (8003504 <ADC_print_sweep+0xd4>)
 80034c4:	2364      	movs	r3, #100	; 0x64
 80034c6:	f002 fd57 	bl	8005f78 <HAL_UART_Transmit>

		freq += RSBW;
 80034ca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80034cc:	6978      	ldr	r0, [r7, #20]
 80034ce:	f7fd f905 	bl	80006dc <__aeabi_fadd>
 80034d2:	1c03      	adds	r3, r0, #0
 80034d4:	617b      	str	r3, [r7, #20]
		N += 1;
 80034d6:	1cbb      	adds	r3, r7, #2
 80034d8:	1cba      	adds	r2, r7, #2
 80034da:	8812      	ldrh	r2, [r2, #0]
 80034dc:	3201      	adds	r2, #1
 80034de:	801a      	strh	r2, [r3, #0]
	for (int i=0; i<num_bins; i++)
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	3301      	adds	r3, #1
 80034e4:	613b      	str	r3, [r7, #16]
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	dbc1      	blt.n	8003472 <ADC_print_sweep+0x42>
	}
}
 80034ee:	46c0      	nop			; (mov r8, r8)
 80034f0:	46c0      	nop			; (mov r8, r8)
 80034f2:	46bd      	mov	sp, r7
 80034f4:	b006      	add	sp, #24
 80034f6:	bc80      	pop	{r7}
 80034f8:	46b8      	mov	r8, r7
 80034fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034fc:	08009a24 	.word	0x08009a24
 8003500:	20000330 	.word	0x20000330
 8003504:	200002ac 	.word	0x200002ac
 8003508:	08009a44 	.word	0x08009a44

0800350c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003510:	b672      	cpsid	i
}
 8003512:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003514:	e7fe      	b.n	8003514 <Error_Handler+0x8>
	...

08003518 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800351c:	4b07      	ldr	r3, [pc, #28]	; (800353c <HAL_MspInit+0x24>)
 800351e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003520:	4b06      	ldr	r3, [pc, #24]	; (800353c <HAL_MspInit+0x24>)
 8003522:	2101      	movs	r1, #1
 8003524:	430a      	orrs	r2, r1
 8003526:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003528:	4b04      	ldr	r3, [pc, #16]	; (800353c <HAL_MspInit+0x24>)
 800352a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800352c:	4b03      	ldr	r3, [pc, #12]	; (800353c <HAL_MspInit+0x24>)
 800352e:	2180      	movs	r1, #128	; 0x80
 8003530:	0549      	lsls	r1, r1, #21
 8003532:	430a      	orrs	r2, r1
 8003534:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003536:	46c0      	nop			; (mov r8, r8)
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	40021000 	.word	0x40021000

08003540 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003540:	b590      	push	{r4, r7, lr}
 8003542:	b089      	sub	sp, #36	; 0x24
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003548:	240c      	movs	r4, #12
 800354a:	193b      	adds	r3, r7, r4
 800354c:	0018      	movs	r0, r3
 800354e:	2314      	movs	r3, #20
 8003550:	001a      	movs	r2, r3
 8003552:	2100      	movs	r1, #0
 8003554:	f003 fa42 	bl	80069dc <memset>
  if(hadc->Instance==ADC1)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a14      	ldr	r2, [pc, #80]	; (80035b0 <HAL_ADC_MspInit+0x70>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d122      	bne.n	80035a8 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003562:	4b14      	ldr	r3, [pc, #80]	; (80035b4 <HAL_ADC_MspInit+0x74>)
 8003564:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003566:	4b13      	ldr	r3, [pc, #76]	; (80035b4 <HAL_ADC_MspInit+0x74>)
 8003568:	2180      	movs	r1, #128	; 0x80
 800356a:	0089      	lsls	r1, r1, #2
 800356c:	430a      	orrs	r2, r1
 800356e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003570:	4b10      	ldr	r3, [pc, #64]	; (80035b4 <HAL_ADC_MspInit+0x74>)
 8003572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003574:	4b0f      	ldr	r3, [pc, #60]	; (80035b4 <HAL_ADC_MspInit+0x74>)
 8003576:	2101      	movs	r1, #1
 8003578:	430a      	orrs	r2, r1
 800357a:	62da      	str	r2, [r3, #44]	; 0x2c
 800357c:	4b0d      	ldr	r3, [pc, #52]	; (80035b4 <HAL_ADC_MspInit+0x74>)
 800357e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003580:	2201      	movs	r2, #1
 8003582:	4013      	ands	r3, r2
 8003584:	60bb      	str	r3, [r7, #8]
 8003586:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003588:	193b      	adds	r3, r7, r4
 800358a:	2201      	movs	r2, #1
 800358c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800358e:	193b      	adds	r3, r7, r4
 8003590:	2203      	movs	r2, #3
 8003592:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003594:	193b      	adds	r3, r7, r4
 8003596:	2200      	movs	r2, #0
 8003598:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800359a:	193a      	adds	r2, r7, r4
 800359c:	23a0      	movs	r3, #160	; 0xa0
 800359e:	05db      	lsls	r3, r3, #23
 80035a0:	0011      	movs	r1, r2
 80035a2:	0018      	movs	r0, r3
 80035a4:	f000 ff12 	bl	80043cc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80035a8:	46c0      	nop			; (mov r8, r8)
 80035aa:	46bd      	mov	sp, r7
 80035ac:	b009      	add	sp, #36	; 0x24
 80035ae:	bd90      	pop	{r4, r7, pc}
 80035b0:	40012400 	.word	0x40012400
 80035b4:	40021000 	.word	0x40021000

080035b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80035b8:	b590      	push	{r4, r7, lr}
 80035ba:	b089      	sub	sp, #36	; 0x24
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035c0:	240c      	movs	r4, #12
 80035c2:	193b      	adds	r3, r7, r4
 80035c4:	0018      	movs	r0, r3
 80035c6:	2314      	movs	r3, #20
 80035c8:	001a      	movs	r2, r3
 80035ca:	2100      	movs	r1, #0
 80035cc:	f003 fa06 	bl	80069dc <memset>
  if(hspi->Instance==SPI1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a18      	ldr	r2, [pc, #96]	; (8003638 <HAL_SPI_MspInit+0x80>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d129      	bne.n	800362e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80035da:	4b18      	ldr	r3, [pc, #96]	; (800363c <HAL_SPI_MspInit+0x84>)
 80035dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035de:	4b17      	ldr	r3, [pc, #92]	; (800363c <HAL_SPI_MspInit+0x84>)
 80035e0:	2180      	movs	r1, #128	; 0x80
 80035e2:	0149      	lsls	r1, r1, #5
 80035e4:	430a      	orrs	r2, r1
 80035e6:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e8:	4b14      	ldr	r3, [pc, #80]	; (800363c <HAL_SPI_MspInit+0x84>)
 80035ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ec:	4b13      	ldr	r3, [pc, #76]	; (800363c <HAL_SPI_MspInit+0x84>)
 80035ee:	2101      	movs	r1, #1
 80035f0:	430a      	orrs	r2, r1
 80035f2:	62da      	str	r2, [r3, #44]	; 0x2c
 80035f4:	4b11      	ldr	r3, [pc, #68]	; (800363c <HAL_SPI_MspInit+0x84>)
 80035f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f8:	2201      	movs	r2, #1
 80035fa:	4013      	ands	r3, r2
 80035fc:	60bb      	str	r3, [r7, #8]
 80035fe:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003600:	0021      	movs	r1, r4
 8003602:	187b      	adds	r3, r7, r1
 8003604:	22e0      	movs	r2, #224	; 0xe0
 8003606:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003608:	187b      	adds	r3, r7, r1
 800360a:	2202      	movs	r2, #2
 800360c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800360e:	187b      	adds	r3, r7, r1
 8003610:	2200      	movs	r2, #0
 8003612:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003614:	187b      	adds	r3, r7, r1
 8003616:	2203      	movs	r2, #3
 8003618:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800361a:	187b      	adds	r3, r7, r1
 800361c:	2200      	movs	r2, #0
 800361e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003620:	187a      	adds	r2, r7, r1
 8003622:	23a0      	movs	r3, #160	; 0xa0
 8003624:	05db      	lsls	r3, r3, #23
 8003626:	0011      	movs	r1, r2
 8003628:	0018      	movs	r0, r3
 800362a:	f000 fecf 	bl	80043cc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	46bd      	mov	sp, r7
 8003632:	b009      	add	sp, #36	; 0x24
 8003634:	bd90      	pop	{r4, r7, pc}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	40013000 	.word	0x40013000
 800363c:	40021000 	.word	0x40021000

08003640 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003640:	b590      	push	{r4, r7, lr}
 8003642:	b089      	sub	sp, #36	; 0x24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003648:	240c      	movs	r4, #12
 800364a:	193b      	adds	r3, r7, r4
 800364c:	0018      	movs	r0, r3
 800364e:	2314      	movs	r3, #20
 8003650:	001a      	movs	r2, r3
 8003652:	2100      	movs	r1, #0
 8003654:	f003 f9c2 	bl	80069dc <memset>
  if(huart->Instance==USART2)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a18      	ldr	r2, [pc, #96]	; (80036c0 <HAL_UART_MspInit+0x80>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d129      	bne.n	80036b6 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003662:	4b18      	ldr	r3, [pc, #96]	; (80036c4 <HAL_UART_MspInit+0x84>)
 8003664:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003666:	4b17      	ldr	r3, [pc, #92]	; (80036c4 <HAL_UART_MspInit+0x84>)
 8003668:	2180      	movs	r1, #128	; 0x80
 800366a:	0289      	lsls	r1, r1, #10
 800366c:	430a      	orrs	r2, r1
 800366e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003670:	4b14      	ldr	r3, [pc, #80]	; (80036c4 <HAL_UART_MspInit+0x84>)
 8003672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003674:	4b13      	ldr	r3, [pc, #76]	; (80036c4 <HAL_UART_MspInit+0x84>)
 8003676:	2101      	movs	r1, #1
 8003678:	430a      	orrs	r2, r1
 800367a:	62da      	str	r2, [r3, #44]	; 0x2c
 800367c:	4b11      	ldr	r3, [pc, #68]	; (80036c4 <HAL_UART_MspInit+0x84>)
 800367e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003680:	2201      	movs	r2, #1
 8003682:	4013      	ands	r3, r2
 8003684:	60bb      	str	r3, [r7, #8]
 8003686:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003688:	0021      	movs	r1, r4
 800368a:	187b      	adds	r3, r7, r1
 800368c:	220c      	movs	r2, #12
 800368e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003690:	187b      	adds	r3, r7, r1
 8003692:	2202      	movs	r2, #2
 8003694:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003696:	187b      	adds	r3, r7, r1
 8003698:	2200      	movs	r2, #0
 800369a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800369c:	187b      	adds	r3, r7, r1
 800369e:	2203      	movs	r2, #3
 80036a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80036a2:	187b      	adds	r3, r7, r1
 80036a4:	2204      	movs	r2, #4
 80036a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036a8:	187a      	adds	r2, r7, r1
 80036aa:	23a0      	movs	r3, #160	; 0xa0
 80036ac:	05db      	lsls	r3, r3, #23
 80036ae:	0011      	movs	r1, r2
 80036b0:	0018      	movs	r0, r3
 80036b2:	f000 fe8b 	bl	80043cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80036b6:	46c0      	nop			; (mov r8, r8)
 80036b8:	46bd      	mov	sp, r7
 80036ba:	b009      	add	sp, #36	; 0x24
 80036bc:	bd90      	pop	{r4, r7, pc}
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	40004400 	.word	0x40004400
 80036c4:	40021000 	.word	0x40021000

080036c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036cc:	e7fe      	b.n	80036cc <NMI_Handler+0x4>

080036ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036d2:	e7fe      	b.n	80036d2 <HardFault_Handler+0x4>

080036d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80036d8:	46c0      	nop			; (mov r8, r8)
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036e2:	46c0      	nop			; (mov r8, r8)
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036ec:	f000 f944 	bl	8003978 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036f0:	46c0      	nop			; (mov r8, r8)
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	af00      	add	r7, sp, #0
	return 1;
 80036fa:	2301      	movs	r3, #1
}
 80036fc:	0018      	movs	r0, r3
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <_kill>:

int _kill(int pid, int sig)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b082      	sub	sp, #8
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800370c:	f003 f93c 	bl	8006988 <__errno>
 8003710:	0003      	movs	r3, r0
 8003712:	2216      	movs	r2, #22
 8003714:	601a      	str	r2, [r3, #0]
	return -1;
 8003716:	2301      	movs	r3, #1
 8003718:	425b      	negs	r3, r3
}
 800371a:	0018      	movs	r0, r3
 800371c:	46bd      	mov	sp, r7
 800371e:	b002      	add	sp, #8
 8003720:	bd80      	pop	{r7, pc}

08003722 <_exit>:

void _exit (int status)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b082      	sub	sp, #8
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800372a:	2301      	movs	r3, #1
 800372c:	425a      	negs	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	0011      	movs	r1, r2
 8003732:	0018      	movs	r0, r3
 8003734:	f7ff ffe5 	bl	8003702 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003738:	e7fe      	b.n	8003738 <_exit+0x16>

0800373a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b086      	sub	sp, #24
 800373e:	af00      	add	r7, sp, #0
 8003740:	60f8      	str	r0, [r7, #12]
 8003742:	60b9      	str	r1, [r7, #8]
 8003744:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
 800374a:	e00a      	b.n	8003762 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800374c:	e000      	b.n	8003750 <_read+0x16>
 800374e:	bf00      	nop
 8003750:	0001      	movs	r1, r0
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	60ba      	str	r2, [r7, #8]
 8003758:	b2ca      	uxtb	r2, r1
 800375a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	3301      	adds	r3, #1
 8003760:	617b      	str	r3, [r7, #20]
 8003762:	697a      	ldr	r2, [r7, #20]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	429a      	cmp	r2, r3
 8003768:	dbf0      	blt.n	800374c <_read+0x12>
	}

return len;
 800376a:	687b      	ldr	r3, [r7, #4]
}
 800376c:	0018      	movs	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	b006      	add	sp, #24
 8003772:	bd80      	pop	{r7, pc}

08003774 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003780:	2300      	movs	r3, #0
 8003782:	617b      	str	r3, [r7, #20]
 8003784:	e009      	b.n	800379a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	60ba      	str	r2, [r7, #8]
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	0018      	movs	r0, r3
 8003790:	e000      	b.n	8003794 <_write+0x20>
 8003792:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	3301      	adds	r3, #1
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	429a      	cmp	r2, r3
 80037a0:	dbf1      	blt.n	8003786 <_write+0x12>
	}
	return len;
 80037a2:	687b      	ldr	r3, [r7, #4]
}
 80037a4:	0018      	movs	r0, r3
 80037a6:	46bd      	mov	sp, r7
 80037a8:	b006      	add	sp, #24
 80037aa:	bd80      	pop	{r7, pc}

080037ac <_close>:

int _close(int file)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
	return -1;
 80037b4:	2301      	movs	r3, #1
 80037b6:	425b      	negs	r3, r3
}
 80037b8:	0018      	movs	r0, r3
 80037ba:	46bd      	mov	sp, r7
 80037bc:	b002      	add	sp, #8
 80037be:	bd80      	pop	{r7, pc}

080037c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	2280      	movs	r2, #128	; 0x80
 80037ce:	0192      	lsls	r2, r2, #6
 80037d0:	605a      	str	r2, [r3, #4]
	return 0;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	0018      	movs	r0, r3
 80037d6:	46bd      	mov	sp, r7
 80037d8:	b002      	add	sp, #8
 80037da:	bd80      	pop	{r7, pc}

080037dc <_isatty>:

int _isatty(int file)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
	return 1;
 80037e4:	2301      	movs	r3, #1
}
 80037e6:	0018      	movs	r0, r3
 80037e8:	46bd      	mov	sp, r7
 80037ea:	b002      	add	sp, #8
 80037ec:	bd80      	pop	{r7, pc}

080037ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b084      	sub	sp, #16
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	60f8      	str	r0, [r7, #12]
 80037f6:	60b9      	str	r1, [r7, #8]
 80037f8:	607a      	str	r2, [r7, #4]
	return 0;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	0018      	movs	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	b004      	add	sp, #16
 8003802:	bd80      	pop	{r7, pc}

08003804 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800380c:	4a14      	ldr	r2, [pc, #80]	; (8003860 <_sbrk+0x5c>)
 800380e:	4b15      	ldr	r3, [pc, #84]	; (8003864 <_sbrk+0x60>)
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003818:	4b13      	ldr	r3, [pc, #76]	; (8003868 <_sbrk+0x64>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d102      	bne.n	8003826 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003820:	4b11      	ldr	r3, [pc, #68]	; (8003868 <_sbrk+0x64>)
 8003822:	4a12      	ldr	r2, [pc, #72]	; (800386c <_sbrk+0x68>)
 8003824:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003826:	4b10      	ldr	r3, [pc, #64]	; (8003868 <_sbrk+0x64>)
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	18d3      	adds	r3, r2, r3
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	429a      	cmp	r2, r3
 8003832:	d207      	bcs.n	8003844 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003834:	f003 f8a8 	bl	8006988 <__errno>
 8003838:	0003      	movs	r3, r0
 800383a:	220c      	movs	r2, #12
 800383c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800383e:	2301      	movs	r3, #1
 8003840:	425b      	negs	r3, r3
 8003842:	e009      	b.n	8003858 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003844:	4b08      	ldr	r3, [pc, #32]	; (8003868 <_sbrk+0x64>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800384a:	4b07      	ldr	r3, [pc, #28]	; (8003868 <_sbrk+0x64>)
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	18d2      	adds	r2, r2, r3
 8003852:	4b05      	ldr	r3, [pc, #20]	; (8003868 <_sbrk+0x64>)
 8003854:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003856:	68fb      	ldr	r3, [r7, #12]
}
 8003858:	0018      	movs	r0, r3
 800385a:	46bd      	mov	sp, r7
 800385c:	b006      	add	sp, #24
 800385e:	bd80      	pop	{r7, pc}
 8003860:	20005000 	.word	0x20005000
 8003864:	00000400 	.word	0x00000400
 8003868:	20000390 	.word	0x20000390
 800386c:	200003a8 	.word	0x200003a8

08003870 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003874:	46c0      	nop			; (mov r8, r8)
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
	...

0800387c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800387c:	480d      	ldr	r0, [pc, #52]	; (80038b4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800387e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003880:	480d      	ldr	r0, [pc, #52]	; (80038b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003882:	490e      	ldr	r1, [pc, #56]	; (80038bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8003884:	4a0e      	ldr	r2, [pc, #56]	; (80038c0 <LoopForever+0xe>)
  movs r3, #0
 8003886:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003888:	e002      	b.n	8003890 <LoopCopyDataInit>

0800388a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800388a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800388c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800388e:	3304      	adds	r3, #4

08003890 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003890:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003892:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003894:	d3f9      	bcc.n	800388a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003896:	4a0b      	ldr	r2, [pc, #44]	; (80038c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003898:	4c0b      	ldr	r4, [pc, #44]	; (80038c8 <LoopForever+0x16>)
  movs r3, #0
 800389a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800389c:	e001      	b.n	80038a2 <LoopFillZerobss>

0800389e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800389e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038a0:	3204      	adds	r2, #4

080038a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038a4:	d3fb      	bcc.n	800389e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80038a6:	f7ff ffe3 	bl	8003870 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038aa:	f003 f873 	bl	8006994 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038ae:	f7ff f8f9 	bl	8002aa4 <main>

080038b2 <LoopForever>:

LoopForever:
    b LoopForever
 80038b2:	e7fe      	b.n	80038b2 <LoopForever>
   ldr   r0, =_estack
 80038b4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80038b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038bc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80038c0:	08009fd4 	.word	0x08009fd4
  ldr r2, =_sbss
 80038c4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80038c8:	200003a8 	.word	0x200003a8

080038cc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038cc:	e7fe      	b.n	80038cc <ADC1_COMP_IRQHandler>
	...

080038d0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80038d6:	1dfb      	adds	r3, r7, #7
 80038d8:	2200      	movs	r2, #0
 80038da:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80038dc:	4b0b      	ldr	r3, [pc, #44]	; (800390c <HAL_Init+0x3c>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	4b0a      	ldr	r3, [pc, #40]	; (800390c <HAL_Init+0x3c>)
 80038e2:	2140      	movs	r1, #64	; 0x40
 80038e4:	430a      	orrs	r2, r1
 80038e6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80038e8:	2000      	movs	r0, #0
 80038ea:	f000 f811 	bl	8003910 <HAL_InitTick>
 80038ee:	1e03      	subs	r3, r0, #0
 80038f0:	d003      	beq.n	80038fa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80038f2:	1dfb      	adds	r3, r7, #7
 80038f4:	2201      	movs	r2, #1
 80038f6:	701a      	strb	r2, [r3, #0]
 80038f8:	e001      	b.n	80038fe <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80038fa:	f7ff fe0d 	bl	8003518 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80038fe:	1dfb      	adds	r3, r7, #7
 8003900:	781b      	ldrb	r3, [r3, #0]
}
 8003902:	0018      	movs	r0, r3
 8003904:	46bd      	mov	sp, r7
 8003906:	b002      	add	sp, #8
 8003908:	bd80      	pop	{r7, pc}
 800390a:	46c0      	nop			; (mov r8, r8)
 800390c:	40022000 	.word	0x40022000

08003910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003910:	b590      	push	{r4, r7, lr}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003918:	4b14      	ldr	r3, [pc, #80]	; (800396c <HAL_InitTick+0x5c>)
 800391a:	681c      	ldr	r4, [r3, #0]
 800391c:	4b14      	ldr	r3, [pc, #80]	; (8003970 <HAL_InitTick+0x60>)
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	0019      	movs	r1, r3
 8003922:	23fa      	movs	r3, #250	; 0xfa
 8003924:	0098      	lsls	r0, r3, #2
 8003926:	f7fc fc0b 	bl	8000140 <__udivsi3>
 800392a:	0003      	movs	r3, r0
 800392c:	0019      	movs	r1, r3
 800392e:	0020      	movs	r0, r4
 8003930:	f7fc fc06 	bl	8000140 <__udivsi3>
 8003934:	0003      	movs	r3, r0
 8003936:	0018      	movs	r0, r3
 8003938:	f000 fd3b 	bl	80043b2 <HAL_SYSTICK_Config>
 800393c:	1e03      	subs	r3, r0, #0
 800393e:	d001      	beq.n	8003944 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e00f      	b.n	8003964 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b03      	cmp	r3, #3
 8003948:	d80b      	bhi.n	8003962 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800394a:	6879      	ldr	r1, [r7, #4]
 800394c:	2301      	movs	r3, #1
 800394e:	425b      	negs	r3, r3
 8003950:	2200      	movs	r2, #0
 8003952:	0018      	movs	r0, r3
 8003954:	f000 fd18 	bl	8004388 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003958:	4b06      	ldr	r3, [pc, #24]	; (8003974 <HAL_InitTick+0x64>)
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800395e:	2300      	movs	r3, #0
 8003960:	e000      	b.n	8003964 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
}
 8003964:	0018      	movs	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	b003      	add	sp, #12
 800396a:	bd90      	pop	{r4, r7, pc}
 800396c:	20000000 	.word	0x20000000
 8003970:	20000008 	.word	0x20000008
 8003974:	20000004 	.word	0x20000004

08003978 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800397c:	4b05      	ldr	r3, [pc, #20]	; (8003994 <HAL_IncTick+0x1c>)
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	001a      	movs	r2, r3
 8003982:	4b05      	ldr	r3, [pc, #20]	; (8003998 <HAL_IncTick+0x20>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	18d2      	adds	r2, r2, r3
 8003988:	4b03      	ldr	r3, [pc, #12]	; (8003998 <HAL_IncTick+0x20>)
 800398a:	601a      	str	r2, [r3, #0]
}
 800398c:	46c0      	nop			; (mov r8, r8)
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	46c0      	nop			; (mov r8, r8)
 8003994:	20000008 	.word	0x20000008
 8003998:	20000394 	.word	0x20000394

0800399c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  return uwTick;
 80039a0:	4b02      	ldr	r3, [pc, #8]	; (80039ac <HAL_GetTick+0x10>)
 80039a2:	681b      	ldr	r3, [r3, #0]
}
 80039a4:	0018      	movs	r0, r3
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	20000394 	.word	0x20000394

080039b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039b8:	f7ff fff0 	bl	800399c <HAL_GetTick>
 80039bc:	0003      	movs	r3, r0
 80039be:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	3301      	adds	r3, #1
 80039c8:	d005      	beq.n	80039d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039ca:	4b0a      	ldr	r3, [pc, #40]	; (80039f4 <HAL_Delay+0x44>)
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	001a      	movs	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	189b      	adds	r3, r3, r2
 80039d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039d6:	46c0      	nop			; (mov r8, r8)
 80039d8:	f7ff ffe0 	bl	800399c <HAL_GetTick>
 80039dc:	0002      	movs	r2, r0
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d8f7      	bhi.n	80039d8 <HAL_Delay+0x28>
  {
  }
}
 80039e8:	46c0      	nop			; (mov r8, r8)
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	46bd      	mov	sp, r7
 80039ee:	b004      	add	sp, #16
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	20000008 	.word	0x20000008

080039f8 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e159      	b.n	8003cbe <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d10a      	bne.n	8003a28 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2250      	movs	r2, #80	; 0x50
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	0018      	movs	r0, r3
 8003a24:	f7ff fd8c 	bl	8003540 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2c:	2210      	movs	r2, #16
 8003a2e:	4013      	ands	r3, r2
 8003a30:	2b10      	cmp	r3, #16
 8003a32:	d005      	beq.n	8003a40 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	2204      	movs	r2, #4
 8003a3c:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003a3e:	d00b      	beq.n	8003a58 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a44:	2210      	movs	r2, #16
 8003a46:	431a      	orrs	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2250      	movs	r2, #80	; 0x50
 8003a50:	2100      	movs	r1, #0
 8003a52:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e132      	b.n	8003cbe <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a5c:	4a9a      	ldr	r2, [pc, #616]	; (8003cc8 <HAL_ADC_Init+0x2d0>)
 8003a5e:	4013      	ands	r3, r2
 8003a60:	2202      	movs	r2, #2
 8003a62:	431a      	orrs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	2203      	movs	r2, #3
 8003a70:	4013      	ands	r3, r2
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d108      	bne.n	8003a88 <HAL_ADC_Init+0x90>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	4013      	ands	r3, r2
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <HAL_ADC_Init+0x90>
 8003a84:	2301      	movs	r3, #1
 8003a86:	e000      	b.n	8003a8a <HAL_ADC_Init+0x92>
 8003a88:	2300      	movs	r3, #0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d149      	bne.n	8003b22 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	23c0      	movs	r3, #192	; 0xc0
 8003a94:	061b      	lsls	r3, r3, #24
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d00b      	beq.n	8003ab2 <HAL_ADC_Init+0xba>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	2380      	movs	r3, #128	; 0x80
 8003aa0:	05db      	lsls	r3, r3, #23
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d005      	beq.n	8003ab2 <HAL_ADC_Init+0xba>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	2380      	movs	r3, #128	; 0x80
 8003aac:	061b      	lsls	r3, r3, #24
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d111      	bne.n	8003ad6 <HAL_ADC_Init+0xde>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	691a      	ldr	r2, [r3, #16]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	0092      	lsls	r2, r2, #2
 8003abe:	0892      	lsrs	r2, r2, #2
 8003ac0:	611a      	str	r2, [r3, #16]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	6919      	ldr	r1, [r3, #16]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	611a      	str	r2, [r3, #16]
 8003ad4:	e014      	b.n	8003b00 <HAL_ADC_Init+0x108>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	691a      	ldr	r2, [r3, #16]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	0092      	lsls	r2, r2, #2
 8003ae2:	0892      	lsrs	r2, r2, #2
 8003ae4:	611a      	str	r2, [r3, #16]
 8003ae6:	4b79      	ldr	r3, [pc, #484]	; (8003ccc <HAL_ADC_Init+0x2d4>)
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	4b78      	ldr	r3, [pc, #480]	; (8003ccc <HAL_ADC_Init+0x2d4>)
 8003aec:	4978      	ldr	r1, [pc, #480]	; (8003cd0 <HAL_ADC_Init+0x2d8>)
 8003aee:	400a      	ands	r2, r1
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	4b76      	ldr	r3, [pc, #472]	; (8003ccc <HAL_ADC_Init+0x2d4>)
 8003af4:	6819      	ldr	r1, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	4b74      	ldr	r3, [pc, #464]	; (8003ccc <HAL_ADC_Init+0x2d4>)
 8003afc:	430a      	orrs	r2, r1
 8003afe:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68da      	ldr	r2, [r3, #12]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2118      	movs	r1, #24
 8003b0c:	438a      	bics	r2, r1
 8003b0e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68d9      	ldr	r1, [r3, #12]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	689a      	ldr	r2, [r3, #8]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	430a      	orrs	r2, r1
 8003b20:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8003b22:	4b6a      	ldr	r3, [pc, #424]	; (8003ccc <HAL_ADC_Init+0x2d4>)
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	4b69      	ldr	r3, [pc, #420]	; (8003ccc <HAL_ADC_Init+0x2d4>)
 8003b28:	496a      	ldr	r1, [pc, #424]	; (8003cd4 <HAL_ADC_Init+0x2dc>)
 8003b2a:	400a      	ands	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8003b2e:	4b67      	ldr	r3, [pc, #412]	; (8003ccc <HAL_ADC_Init+0x2d4>)
 8003b30:	6819      	ldr	r1, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b36:	065a      	lsls	r2, r3, #25
 8003b38:	4b64      	ldr	r3, [pc, #400]	; (8003ccc <HAL_ADC_Init+0x2d4>)
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	2380      	movs	r3, #128	; 0x80
 8003b46:	055b      	lsls	r3, r3, #21
 8003b48:	4013      	ands	r3, r2
 8003b4a:	d108      	bne.n	8003b5e <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2180      	movs	r1, #128	; 0x80
 8003b58:	0549      	lsls	r1, r1, #21
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68da      	ldr	r2, [r3, #12]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	495b      	ldr	r1, [pc, #364]	; (8003cd8 <HAL_ADC_Init+0x2e0>)
 8003b6a:	400a      	ands	r2, r1
 8003b6c:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68d9      	ldr	r1, [r3, #12]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d101      	bne.n	8003b84 <HAL_ADC_Init+0x18c>
 8003b80:	2304      	movs	r3, #4
 8003b82:	e000      	b.n	8003b86 <HAL_ADC_Init+0x18e>
 8003b84:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003b86:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2020      	movs	r0, #32
 8003b8c:	5c1b      	ldrb	r3, [r3, r0]
 8003b8e:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003b90:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	202c      	movs	r0, #44	; 0x2c
 8003b96:	5c1b      	ldrb	r3, [r3, r0]
 8003b98:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003b9a:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003ba0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	699b      	ldr	r3, [r3, #24]
 8003ba6:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8003ba8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003bb0:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003bbe:	23c2      	movs	r3, #194	; 0xc2
 8003bc0:	33ff      	adds	r3, #255	; 0xff
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d00b      	beq.n	8003bde <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	68d9      	ldr	r1, [r3, #12]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003bd4:	431a      	orrs	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2221      	movs	r2, #33	; 0x21
 8003be2:	5c9b      	ldrb	r3, [r3, r2]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d11a      	bne.n	8003c1e <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2220      	movs	r2, #32
 8003bec:	5c9b      	ldrb	r3, [r3, r2]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d109      	bne.n	8003c06 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2180      	movs	r1, #128	; 0x80
 8003bfe:	0249      	lsls	r1, r1, #9
 8003c00:	430a      	orrs	r2, r1
 8003c02:	60da      	str	r2, [r3, #12]
 8003c04:	e00b      	b.n	8003c1e <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c16:	2201      	movs	r2, #1
 8003c18:	431a      	orrs	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d11f      	bne.n	8003c66 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	691a      	ldr	r2, [r3, #16]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	492a      	ldr	r1, [pc, #168]	; (8003cdc <HAL_ADC_Init+0x2e4>)
 8003c32:	400a      	ands	r2, r1
 8003c34:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6919      	ldr	r1, [r3, #16]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003c44:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8003c4a:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	430a      	orrs	r2, r1
 8003c52:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2101      	movs	r1, #1
 8003c60:	430a      	orrs	r2, r1
 8003c62:	611a      	str	r2, [r3, #16]
 8003c64:	e00e      	b.n	8003c84 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	4013      	ands	r3, r2
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d107      	bne.n	8003c84 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	691a      	ldr	r2, [r3, #16]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2101      	movs	r1, #1
 8003c80:	438a      	bics	r2, r1
 8003c82:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	695a      	ldr	r2, [r3, #20]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2107      	movs	r1, #7
 8003c90:	438a      	bics	r2, r1
 8003c92:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6959      	ldr	r1, [r3, #20]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cb0:	2203      	movs	r2, #3
 8003cb2:	4393      	bics	r3, r2
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b002      	add	sp, #8
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	46c0      	nop			; (mov r8, r8)
 8003cc8:	fffffefd 	.word	0xfffffefd
 8003ccc:	40012708 	.word	0x40012708
 8003cd0:	ffc3ffff 	.word	0xffc3ffff
 8003cd4:	fdffffff 	.word	0xfdffffff
 8003cd8:	fffe0219 	.word	0xfffe0219
 8003cdc:	fffffc03 	.word	0xfffffc03

08003ce0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003ce0:	b590      	push	{r4, r7, lr}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ce8:	230f      	movs	r3, #15
 8003cea:	18fb      	adds	r3, r7, r3
 8003cec:	2200      	movs	r2, #0
 8003cee:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2204      	movs	r2, #4
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	d138      	bne.n	8003d6e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2250      	movs	r2, #80	; 0x50
 8003d00:	5c9b      	ldrb	r3, [r3, r2]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d101      	bne.n	8003d0a <HAL_ADC_Start+0x2a>
 8003d06:	2302      	movs	r3, #2
 8003d08:	e038      	b.n	8003d7c <HAL_ADC_Start+0x9c>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2250      	movs	r2, #80	; 0x50
 8003d0e:	2101      	movs	r1, #1
 8003d10:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d007      	beq.n	8003d2a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003d1a:	230f      	movs	r3, #15
 8003d1c:	18fc      	adds	r4, r7, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	0018      	movs	r0, r3
 8003d22:	f000 f979 	bl	8004018 <ADC_Enable>
 8003d26:	0003      	movs	r3, r0
 8003d28:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003d2a:	230f      	movs	r3, #15
 8003d2c:	18fb      	adds	r3, r7, r3
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d120      	bne.n	8003d76 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d38:	4a12      	ldr	r2, [pc, #72]	; (8003d84 <HAL_ADC_Start+0xa4>)
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	2280      	movs	r2, #128	; 0x80
 8003d3e:	0052      	lsls	r2, r2, #1
 8003d40:	431a      	orrs	r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2250      	movs	r2, #80	; 0x50
 8003d50:	2100      	movs	r1, #0
 8003d52:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	221c      	movs	r2, #28
 8003d5a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689a      	ldr	r2, [r3, #8]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2104      	movs	r1, #4
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	609a      	str	r2, [r3, #8]
 8003d6c:	e003      	b.n	8003d76 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003d6e:	230f      	movs	r3, #15
 8003d70:	18fb      	adds	r3, r7, r3
 8003d72:	2202      	movs	r2, #2
 8003d74:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003d76:	230f      	movs	r3, #15
 8003d78:	18fb      	adds	r3, r7, r3
 8003d7a:	781b      	ldrb	r3, [r3, #0]
}
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	b005      	add	sp, #20
 8003d82:	bd90      	pop	{r4, r7, pc}
 8003d84:	fffff0fe 	.word	0xfffff0fe

08003d88 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003d92:	2300      	movs	r3, #0
 8003d94:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8003d96:	2300      	movs	r3, #0
 8003d98:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	2b08      	cmp	r3, #8
 8003da0:	d102      	bne.n	8003da8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8003da2:	2308      	movs	r3, #8
 8003da4:	60fb      	str	r3, [r7, #12]
 8003da6:	e014      	b.n	8003dd2 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	2201      	movs	r2, #1
 8003db0:	4013      	ands	r3, r2
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d10b      	bne.n	8003dce <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dba:	2220      	movs	r2, #32
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2250      	movs	r2, #80	; 0x50
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e072      	b.n	8003eb4 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8003dce:	230c      	movs	r3, #12
 8003dd0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003dd2:	f7ff fde3 	bl	800399c <HAL_GetTick>
 8003dd6:	0003      	movs	r3, r0
 8003dd8:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003dda:	e01f      	b.n	8003e1c <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	3301      	adds	r3, #1
 8003de0:	d01c      	beq.n	8003e1c <HAL_ADC_PollForConversion+0x94>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d007      	beq.n	8003df8 <HAL_ADC_PollForConversion+0x70>
 8003de8:	f7ff fdd8 	bl	800399c <HAL_GetTick>
 8003dec:	0002      	movs	r2, r0
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	683a      	ldr	r2, [r7, #0]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d211      	bcs.n	8003e1c <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	4013      	ands	r3, r2
 8003e02:	d10b      	bne.n	8003e1c <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e08:	2204      	movs	r2, #4
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2250      	movs	r2, #80	; 0x50
 8003e14:	2100      	movs	r1, #0
 8003e16:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e04b      	b.n	8003eb4 <HAL_ADC_PollForConversion+0x12c>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	4013      	ands	r3, r2
 8003e26:	d0d9      	beq.n	8003ddc <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e2c:	2280      	movs	r2, #128	; 0x80
 8003e2e:	0092      	lsls	r2, r2, #2
 8003e30:	431a      	orrs	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	68da      	ldr	r2, [r3, #12]
 8003e3c:	23c0      	movs	r3, #192	; 0xc0
 8003e3e:	011b      	lsls	r3, r3, #4
 8003e40:	4013      	ands	r3, r2
 8003e42:	d12e      	bne.n	8003ea2 <HAL_ADC_PollForConversion+0x11a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2220      	movs	r2, #32
 8003e48:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d129      	bne.n	8003ea2 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2208      	movs	r2, #8
 8003e56:	4013      	ands	r3, r2
 8003e58:	2b08      	cmp	r3, #8
 8003e5a:	d122      	bne.n	8003ea2 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	2204      	movs	r2, #4
 8003e64:	4013      	ands	r3, r2
 8003e66:	d110      	bne.n	8003e8a <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	210c      	movs	r1, #12
 8003e74:	438a      	bics	r2, r1
 8003e76:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e7c:	4a0f      	ldr	r2, [pc, #60]	; (8003ebc <HAL_ADC_PollForConversion+0x134>)
 8003e7e:	4013      	ands	r3, r2
 8003e80:	2201      	movs	r2, #1
 8003e82:	431a      	orrs	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	655a      	str	r2, [r3, #84]	; 0x54
 8003e88:	e00b      	b.n	8003ea2 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e8e:	2220      	movs	r2, #32
 8003e90:	431a      	orrs	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d103      	bne.n	8003eb2 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	220c      	movs	r2, #12
 8003eb0:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	b004      	add	sp, #16
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	fffffefe 	.word	0xfffffefe

08003ec0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003ece:	0018      	movs	r0, r3
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	b002      	add	sp, #8
 8003ed4:	bd80      	pop	{r7, pc}
	...

08003ed8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2250      	movs	r2, #80	; 0x50
 8003ee6:	5c9b      	ldrb	r3, [r3, r2]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d101      	bne.n	8003ef0 <HAL_ADC_ConfigChannel+0x18>
 8003eec:	2302      	movs	r3, #2
 8003eee:	e085      	b.n	8003ffc <HAL_ADC_ConfigChannel+0x124>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2250      	movs	r2, #80	; 0x50
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	2204      	movs	r2, #4
 8003f00:	4013      	ands	r3, r2
 8003f02:	d00b      	beq.n	8003f1c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f08:	2220      	movs	r2, #32
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2250      	movs	r2, #80	; 0x50
 8003f14:	2100      	movs	r1, #0
 8003f16:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e06f      	b.n	8003ffc <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	4a38      	ldr	r2, [pc, #224]	; (8004004 <HAL_ADC_ConfigChannel+0x12c>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d035      	beq.n	8003f92 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	035b      	lsls	r3, r3, #13
 8003f32:	0b5a      	lsrs	r2, r3, #13
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	2380      	movs	r3, #128	; 0x80
 8003f42:	02db      	lsls	r3, r3, #11
 8003f44:	4013      	ands	r3, r2
 8003f46:	d009      	beq.n	8003f5c <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8003f48:	4b2f      	ldr	r3, [pc, #188]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	4b2e      	ldr	r3, [pc, #184]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003f4e:	2180      	movs	r1, #128	; 0x80
 8003f50:	0409      	lsls	r1, r1, #16
 8003f52:	430a      	orrs	r2, r1
 8003f54:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8003f56:	200a      	movs	r0, #10
 8003f58:	f000 f8c6 	bl	80040e8 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	2380      	movs	r3, #128	; 0x80
 8003f62:	029b      	lsls	r3, r3, #10
 8003f64:	4013      	ands	r3, r2
 8003f66:	d006      	beq.n	8003f76 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8003f68:	4b27      	ldr	r3, [pc, #156]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	4b26      	ldr	r3, [pc, #152]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003f6e:	2180      	movs	r1, #128	; 0x80
 8003f70:	03c9      	lsls	r1, r1, #15
 8003f72:	430a      	orrs	r2, r1
 8003f74:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	2380      	movs	r3, #128	; 0x80
 8003f7c:	025b      	lsls	r3, r3, #9
 8003f7e:	4013      	ands	r3, r2
 8003f80:	d037      	beq.n	8003ff2 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8003f82:	4b21      	ldr	r3, [pc, #132]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	4b20      	ldr	r3, [pc, #128]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003f88:	2180      	movs	r1, #128	; 0x80
 8003f8a:	0449      	lsls	r1, r1, #17
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	e02f      	b.n	8003ff2 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	035b      	lsls	r3, r3, #13
 8003f9e:	0b5b      	lsrs	r3, r3, #13
 8003fa0:	43d9      	mvns	r1, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	400a      	ands	r2, r1
 8003fa8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	2380      	movs	r3, #128	; 0x80
 8003fb0:	02db      	lsls	r3, r3, #11
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	d005      	beq.n	8003fc2 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8003fb6:	4b14      	ldr	r3, [pc, #80]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	4b13      	ldr	r3, [pc, #76]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003fbc:	4913      	ldr	r1, [pc, #76]	; (800400c <HAL_ADC_ConfigChannel+0x134>)
 8003fbe:	400a      	ands	r2, r1
 8003fc0:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	2380      	movs	r3, #128	; 0x80
 8003fc8:	029b      	lsls	r3, r3, #10
 8003fca:	4013      	ands	r3, r2
 8003fcc:	d005      	beq.n	8003fda <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003fce:	4b0e      	ldr	r3, [pc, #56]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	4b0d      	ldr	r3, [pc, #52]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003fd4:	490e      	ldr	r1, [pc, #56]	; (8004010 <HAL_ADC_ConfigChannel+0x138>)
 8003fd6:	400a      	ands	r2, r1
 8003fd8:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	2380      	movs	r3, #128	; 0x80
 8003fe0:	025b      	lsls	r3, r3, #9
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	d005      	beq.n	8003ff2 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8003fe6:	4b08      	ldr	r3, [pc, #32]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	4b07      	ldr	r3, [pc, #28]	; (8004008 <HAL_ADC_ConfigChannel+0x130>)
 8003fec:	4909      	ldr	r1, [pc, #36]	; (8004014 <HAL_ADC_ConfigChannel+0x13c>)
 8003fee:	400a      	ands	r2, r1
 8003ff0:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2250      	movs	r2, #80	; 0x50
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	46bd      	mov	sp, r7
 8004000:	b002      	add	sp, #8
 8004002:	bd80      	pop	{r7, pc}
 8004004:	00001001 	.word	0x00001001
 8004008:	40012708 	.word	0x40012708
 800400c:	ff7fffff 	.word	0xff7fffff
 8004010:	ffbfffff 	.word	0xffbfffff
 8004014:	feffffff 	.word	0xfeffffff

08004018 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004020:	2300      	movs	r3, #0
 8004022:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	2203      	movs	r2, #3
 800402c:	4013      	ands	r3, r2
 800402e:	2b01      	cmp	r3, #1
 8004030:	d108      	bne.n	8004044 <ADC_Enable+0x2c>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2201      	movs	r2, #1
 800403a:	4013      	ands	r3, r2
 800403c:	2b01      	cmp	r3, #1
 800403e:	d101      	bne.n	8004044 <ADC_Enable+0x2c>
 8004040:	2301      	movs	r3, #1
 8004042:	e000      	b.n	8004046 <ADC_Enable+0x2e>
 8004044:	2300      	movs	r3, #0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d146      	bne.n	80040d8 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	4a24      	ldr	r2, [pc, #144]	; (80040e4 <ADC_Enable+0xcc>)
 8004052:	4013      	ands	r3, r2
 8004054:	d00d      	beq.n	8004072 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800405a:	2210      	movs	r2, #16
 800405c:	431a      	orrs	r2, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004066:	2201      	movs	r2, #1
 8004068:	431a      	orrs	r2, r3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e033      	b.n	80040da <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689a      	ldr	r2, [r3, #8]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2101      	movs	r1, #1
 800407e:	430a      	orrs	r2, r1
 8004080:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8004082:	2001      	movs	r0, #1
 8004084:	f000 f830 	bl	80040e8 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8004088:	f7ff fc88 	bl	800399c <HAL_GetTick>
 800408c:	0003      	movs	r3, r0
 800408e:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004090:	e01b      	b.n	80040ca <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004092:	f7ff fc83 	bl	800399c <HAL_GetTick>
 8004096:	0002      	movs	r2, r0
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	2b0a      	cmp	r3, #10
 800409e:	d914      	bls.n	80040ca <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2201      	movs	r2, #1
 80040a8:	4013      	ands	r3, r2
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d00d      	beq.n	80040ca <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040b2:	2210      	movs	r2, #16
 80040b4:	431a      	orrs	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040be:	2201      	movs	r2, #1
 80040c0:	431a      	orrs	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e007      	b.n	80040da <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2201      	movs	r2, #1
 80040d2:	4013      	ands	r3, r2
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d1dc      	bne.n	8004092 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	0018      	movs	r0, r3
 80040dc:	46bd      	mov	sp, r7
 80040de:	b004      	add	sp, #16
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	46c0      	nop			; (mov r8, r8)
 80040e4:	80000017 	.word	0x80000017

080040e8 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80040f0:	4b0b      	ldr	r3, [pc, #44]	; (8004120 <ADC_DelayMicroSecond+0x38>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	490b      	ldr	r1, [pc, #44]	; (8004124 <ADC_DelayMicroSecond+0x3c>)
 80040f6:	0018      	movs	r0, r3
 80040f8:	f7fc f822 	bl	8000140 <__udivsi3>
 80040fc:	0003      	movs	r3, r0
 80040fe:	001a      	movs	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4353      	muls	r3, r2
 8004104:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8004106:	e002      	b.n	800410e <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	3b01      	subs	r3, #1
 800410c:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1f9      	bne.n	8004108 <ADC_DelayMicroSecond+0x20>
  } 
}
 8004114:	46c0      	nop			; (mov r8, r8)
 8004116:	46c0      	nop			; (mov r8, r8)
 8004118:	46bd      	mov	sp, r7
 800411a:	b004      	add	sp, #16
 800411c:	bd80      	pop	{r7, pc}
 800411e:	46c0      	nop			; (mov r8, r8)
 8004120:	20000000 	.word	0x20000000
 8004124:	000f4240 	.word	0x000f4240

08004128 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b086      	sub	sp, #24
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004132:	2317      	movs	r3, #23
 8004134:	18fb      	adds	r3, r7, r3
 8004136:	2200      	movs	r2, #0
 8004138:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 800413a:	2300      	movs	r3, #0
 800413c:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 800413e:	2300      	movs	r3, #0
 8004140:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2250      	movs	r2, #80	; 0x50
 8004146:	5c9b      	ldrb	r3, [r3, r2]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d101      	bne.n	8004150 <HAL_ADCEx_Calibration_Start+0x28>
 800414c:	2302      	movs	r3, #2
 800414e:	e083      	b.n	8004258 <HAL_ADCEx_Calibration_Start+0x130>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2250      	movs	r2, #80	; 0x50
 8004154:	2101      	movs	r1, #1
 8004156:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	2203      	movs	r2, #3
 8004160:	4013      	ands	r3, r2
 8004162:	2b01      	cmp	r3, #1
 8004164:	d108      	bne.n	8004178 <HAL_ADCEx_Calibration_Start+0x50>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2201      	movs	r2, #1
 800416e:	4013      	ands	r3, r2
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_ADCEx_Calibration_Start+0x50>
 8004174:	2301      	movs	r3, #1
 8004176:	e000      	b.n	800417a <HAL_ADCEx_Calibration_Start+0x52>
 8004178:	2300      	movs	r3, #0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d15b      	bne.n	8004236 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004182:	4a37      	ldr	r2, [pc, #220]	; (8004260 <HAL_ADCEx_Calibration_Start+0x138>)
 8004184:	4013      	ands	r3, r2
 8004186:	2202      	movs	r2, #2
 8004188:	431a      	orrs	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	2203      	movs	r2, #3
 8004196:	4013      	ands	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68da      	ldr	r2, [r3, #12]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	2103      	movs	r1, #3
 80041a6:	438a      	bics	r2, r1
 80041a8:	60da      	str	r2, [r3, #12]
    
    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	689a      	ldr	r2, [r3, #8]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2180      	movs	r1, #128	; 0x80
 80041b6:	0609      	lsls	r1, r1, #24
 80041b8:	430a      	orrs	r2, r1
 80041ba:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80041bc:	f7ff fbee 	bl	800399c <HAL_GetTick>
 80041c0:	0003      	movs	r3, r0
 80041c2:	613b      	str	r3, [r7, #16]
    
    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80041c4:	e01d      	b.n	8004202 <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80041c6:	f7ff fbe9 	bl	800399c <HAL_GetTick>
 80041ca:	0002      	movs	r2, r0
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b0a      	cmp	r3, #10
 80041d2:	d916      	bls.n	8004202 <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	0fdb      	lsrs	r3, r3, #31
 80041dc:	07da      	lsls	r2, r3, #31
 80041de:	2380      	movs	r3, #128	; 0x80
 80041e0:	061b      	lsls	r3, r3, #24
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d10d      	bne.n	8004202 <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ea:	2212      	movs	r2, #18
 80041ec:	4393      	bics	r3, r2
 80041ee:	2210      	movs	r2, #16
 80041f0:	431a      	orrs	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	655a      	str	r2, [r3, #84]	; 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2250      	movs	r2, #80	; 0x50
 80041fa:	2100      	movs	r1, #0
 80041fc:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e02a      	b.n	8004258 <HAL_ADCEx_Calibration_Start+0x130>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	0fdb      	lsrs	r3, r3, #31
 800420a:	07da      	lsls	r2, r3, #31
 800420c:	2380      	movs	r3, #128	; 0x80
 800420e:	061b      	lsls	r3, r3, #24
 8004210:	429a      	cmp	r2, r3
 8004212:	d0d8      	beq.n	80041c6 <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68d9      	ldr	r1, [r3, #12]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	430a      	orrs	r2, r1
 8004222:	60da      	str	r2, [r3, #12]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004228:	2203      	movs	r2, #3
 800422a:	4393      	bics	r3, r2
 800422c:	2201      	movs	r2, #1
 800422e:	431a      	orrs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	655a      	str	r2, [r3, #84]	; 0x54
 8004234:	e009      	b.n	800424a <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800423a:	2220      	movs	r2, #32
 800423c:	431a      	orrs	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	655a      	str	r2, [r3, #84]	; 0x54
    
    tmp_hal_status = HAL_ERROR;
 8004242:	2317      	movs	r3, #23
 8004244:	18fb      	adds	r3, r7, r3
 8004246:	2201      	movs	r2, #1
 8004248:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2250      	movs	r2, #80	; 0x50
 800424e:	2100      	movs	r1, #0
 8004250:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004252:	2317      	movs	r3, #23
 8004254:	18fb      	adds	r3, r7, r3
 8004256:	781b      	ldrb	r3, [r3, #0]
}
 8004258:	0018      	movs	r0, r3
 800425a:	46bd      	mov	sp, r7
 800425c:	b006      	add	sp, #24
 800425e:	bd80      	pop	{r7, pc}
 8004260:	fffffefd 	.word	0xfffffefd

08004264 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004264:	b590      	push	{r4, r7, lr}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	0002      	movs	r2, r0
 800426c:	6039      	str	r1, [r7, #0]
 800426e:	1dfb      	adds	r3, r7, #7
 8004270:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004272:	1dfb      	adds	r3, r7, #7
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	2b7f      	cmp	r3, #127	; 0x7f
 8004278:	d828      	bhi.n	80042cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800427a:	4a2f      	ldr	r2, [pc, #188]	; (8004338 <__NVIC_SetPriority+0xd4>)
 800427c:	1dfb      	adds	r3, r7, #7
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	b25b      	sxtb	r3, r3
 8004282:	089b      	lsrs	r3, r3, #2
 8004284:	33c0      	adds	r3, #192	; 0xc0
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	589b      	ldr	r3, [r3, r2]
 800428a:	1dfa      	adds	r2, r7, #7
 800428c:	7812      	ldrb	r2, [r2, #0]
 800428e:	0011      	movs	r1, r2
 8004290:	2203      	movs	r2, #3
 8004292:	400a      	ands	r2, r1
 8004294:	00d2      	lsls	r2, r2, #3
 8004296:	21ff      	movs	r1, #255	; 0xff
 8004298:	4091      	lsls	r1, r2
 800429a:	000a      	movs	r2, r1
 800429c:	43d2      	mvns	r2, r2
 800429e:	401a      	ands	r2, r3
 80042a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	019b      	lsls	r3, r3, #6
 80042a6:	22ff      	movs	r2, #255	; 0xff
 80042a8:	401a      	ands	r2, r3
 80042aa:	1dfb      	adds	r3, r7, #7
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	0018      	movs	r0, r3
 80042b0:	2303      	movs	r3, #3
 80042b2:	4003      	ands	r3, r0
 80042b4:	00db      	lsls	r3, r3, #3
 80042b6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80042b8:	481f      	ldr	r0, [pc, #124]	; (8004338 <__NVIC_SetPriority+0xd4>)
 80042ba:	1dfb      	adds	r3, r7, #7
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	b25b      	sxtb	r3, r3
 80042c0:	089b      	lsrs	r3, r3, #2
 80042c2:	430a      	orrs	r2, r1
 80042c4:	33c0      	adds	r3, #192	; 0xc0
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80042ca:	e031      	b.n	8004330 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80042cc:	4a1b      	ldr	r2, [pc, #108]	; (800433c <__NVIC_SetPriority+0xd8>)
 80042ce:	1dfb      	adds	r3, r7, #7
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	0019      	movs	r1, r3
 80042d4:	230f      	movs	r3, #15
 80042d6:	400b      	ands	r3, r1
 80042d8:	3b08      	subs	r3, #8
 80042da:	089b      	lsrs	r3, r3, #2
 80042dc:	3306      	adds	r3, #6
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	18d3      	adds	r3, r2, r3
 80042e2:	3304      	adds	r3, #4
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	1dfa      	adds	r2, r7, #7
 80042e8:	7812      	ldrb	r2, [r2, #0]
 80042ea:	0011      	movs	r1, r2
 80042ec:	2203      	movs	r2, #3
 80042ee:	400a      	ands	r2, r1
 80042f0:	00d2      	lsls	r2, r2, #3
 80042f2:	21ff      	movs	r1, #255	; 0xff
 80042f4:	4091      	lsls	r1, r2
 80042f6:	000a      	movs	r2, r1
 80042f8:	43d2      	mvns	r2, r2
 80042fa:	401a      	ands	r2, r3
 80042fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	019b      	lsls	r3, r3, #6
 8004302:	22ff      	movs	r2, #255	; 0xff
 8004304:	401a      	ands	r2, r3
 8004306:	1dfb      	adds	r3, r7, #7
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	0018      	movs	r0, r3
 800430c:	2303      	movs	r3, #3
 800430e:	4003      	ands	r3, r0
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004314:	4809      	ldr	r0, [pc, #36]	; (800433c <__NVIC_SetPriority+0xd8>)
 8004316:	1dfb      	adds	r3, r7, #7
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	001c      	movs	r4, r3
 800431c:	230f      	movs	r3, #15
 800431e:	4023      	ands	r3, r4
 8004320:	3b08      	subs	r3, #8
 8004322:	089b      	lsrs	r3, r3, #2
 8004324:	430a      	orrs	r2, r1
 8004326:	3306      	adds	r3, #6
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	18c3      	adds	r3, r0, r3
 800432c:	3304      	adds	r3, #4
 800432e:	601a      	str	r2, [r3, #0]
}
 8004330:	46c0      	nop			; (mov r8, r8)
 8004332:	46bd      	mov	sp, r7
 8004334:	b003      	add	sp, #12
 8004336:	bd90      	pop	{r4, r7, pc}
 8004338:	e000e100 	.word	0xe000e100
 800433c:	e000ed00 	.word	0xe000ed00

08004340 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	1e5a      	subs	r2, r3, #1
 800434c:	2380      	movs	r3, #128	; 0x80
 800434e:	045b      	lsls	r3, r3, #17
 8004350:	429a      	cmp	r2, r3
 8004352:	d301      	bcc.n	8004358 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004354:	2301      	movs	r3, #1
 8004356:	e010      	b.n	800437a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004358:	4b0a      	ldr	r3, [pc, #40]	; (8004384 <SysTick_Config+0x44>)
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	3a01      	subs	r2, #1
 800435e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004360:	2301      	movs	r3, #1
 8004362:	425b      	negs	r3, r3
 8004364:	2103      	movs	r1, #3
 8004366:	0018      	movs	r0, r3
 8004368:	f7ff ff7c 	bl	8004264 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800436c:	4b05      	ldr	r3, [pc, #20]	; (8004384 <SysTick_Config+0x44>)
 800436e:	2200      	movs	r2, #0
 8004370:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004372:	4b04      	ldr	r3, [pc, #16]	; (8004384 <SysTick_Config+0x44>)
 8004374:	2207      	movs	r2, #7
 8004376:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004378:	2300      	movs	r3, #0
}
 800437a:	0018      	movs	r0, r3
 800437c:	46bd      	mov	sp, r7
 800437e:	b002      	add	sp, #8
 8004380:	bd80      	pop	{r7, pc}
 8004382:	46c0      	nop			; (mov r8, r8)
 8004384:	e000e010 	.word	0xe000e010

08004388 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	60b9      	str	r1, [r7, #8]
 8004390:	607a      	str	r2, [r7, #4]
 8004392:	210f      	movs	r1, #15
 8004394:	187b      	adds	r3, r7, r1
 8004396:	1c02      	adds	r2, r0, #0
 8004398:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	187b      	adds	r3, r7, r1
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	b25b      	sxtb	r3, r3
 80043a2:	0011      	movs	r1, r2
 80043a4:	0018      	movs	r0, r3
 80043a6:	f7ff ff5d 	bl	8004264 <__NVIC_SetPriority>
}
 80043aa:	46c0      	nop			; (mov r8, r8)
 80043ac:	46bd      	mov	sp, r7
 80043ae:	b004      	add	sp, #16
 80043b0:	bd80      	pop	{r7, pc}

080043b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043b2:	b580      	push	{r7, lr}
 80043b4:	b082      	sub	sp, #8
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	0018      	movs	r0, r3
 80043be:	f7ff ffbf 	bl	8004340 <SysTick_Config>
 80043c2:	0003      	movs	r3, r0
}
 80043c4:	0018      	movs	r0, r3
 80043c6:	46bd      	mov	sp, r7
 80043c8:	b002      	add	sp, #8
 80043ca:	bd80      	pop	{r7, pc}

080043cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043da:	2300      	movs	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80043de:	2300      	movs	r3, #0
 80043e0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80043e2:	e155      	b.n	8004690 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2101      	movs	r1, #1
 80043ea:	697a      	ldr	r2, [r7, #20]
 80043ec:	4091      	lsls	r1, r2
 80043ee:	000a      	movs	r2, r1
 80043f0:	4013      	ands	r3, r2
 80043f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d100      	bne.n	80043fc <HAL_GPIO_Init+0x30>
 80043fa:	e146      	b.n	800468a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	2203      	movs	r2, #3
 8004402:	4013      	ands	r3, r2
 8004404:	2b01      	cmp	r3, #1
 8004406:	d005      	beq.n	8004414 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	2203      	movs	r2, #3
 800440e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004410:	2b02      	cmp	r3, #2
 8004412:	d130      	bne.n	8004476 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	2203      	movs	r2, #3
 8004420:	409a      	lsls	r2, r3
 8004422:	0013      	movs	r3, r2
 8004424:	43da      	mvns	r2, r3
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	4013      	ands	r3, r2
 800442a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	68da      	ldr	r2, [r3, #12]
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	409a      	lsls	r2, r3
 8004436:	0013      	movs	r3, r2
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	4313      	orrs	r3, r2
 800443c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800444a:	2201      	movs	r2, #1
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	409a      	lsls	r2, r3
 8004450:	0013      	movs	r3, r2
 8004452:	43da      	mvns	r2, r3
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	4013      	ands	r3, r2
 8004458:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	091b      	lsrs	r3, r3, #4
 8004460:	2201      	movs	r2, #1
 8004462:	401a      	ands	r2, r3
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	409a      	lsls	r2, r3
 8004468:	0013      	movs	r3, r2
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	4313      	orrs	r3, r2
 800446e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2203      	movs	r2, #3
 800447c:	4013      	ands	r3, r2
 800447e:	2b03      	cmp	r3, #3
 8004480:	d017      	beq.n	80044b2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	005b      	lsls	r3, r3, #1
 800448c:	2203      	movs	r2, #3
 800448e:	409a      	lsls	r2, r3
 8004490:	0013      	movs	r3, r2
 8004492:	43da      	mvns	r2, r3
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	4013      	ands	r3, r2
 8004498:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	689a      	ldr	r2, [r3, #8]
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	005b      	lsls	r3, r3, #1
 80044a2:	409a      	lsls	r2, r3
 80044a4:	0013      	movs	r3, r2
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	2203      	movs	r2, #3
 80044b8:	4013      	ands	r3, r2
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d123      	bne.n	8004506 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	08da      	lsrs	r2, r3, #3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	3208      	adds	r2, #8
 80044c6:	0092      	lsls	r2, r2, #2
 80044c8:	58d3      	ldr	r3, [r2, r3]
 80044ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	2207      	movs	r2, #7
 80044d0:	4013      	ands	r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	220f      	movs	r2, #15
 80044d6:	409a      	lsls	r2, r3
 80044d8:	0013      	movs	r3, r2
 80044da:	43da      	mvns	r2, r3
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	4013      	ands	r3, r2
 80044e0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	691a      	ldr	r2, [r3, #16]
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	2107      	movs	r1, #7
 80044ea:	400b      	ands	r3, r1
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	409a      	lsls	r2, r3
 80044f0:	0013      	movs	r3, r2
 80044f2:	693a      	ldr	r2, [r7, #16]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	08da      	lsrs	r2, r3, #3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	3208      	adds	r2, #8
 8004500:	0092      	lsls	r2, r2, #2
 8004502:	6939      	ldr	r1, [r7, #16]
 8004504:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	2203      	movs	r2, #3
 8004512:	409a      	lsls	r2, r3
 8004514:	0013      	movs	r3, r2
 8004516:	43da      	mvns	r2, r3
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	4013      	ands	r3, r2
 800451c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	2203      	movs	r2, #3
 8004524:	401a      	ands	r2, r3
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	005b      	lsls	r3, r3, #1
 800452a:	409a      	lsls	r2, r3
 800452c:	0013      	movs	r3, r2
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	4313      	orrs	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	693a      	ldr	r2, [r7, #16]
 8004538:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685a      	ldr	r2, [r3, #4]
 800453e:	23c0      	movs	r3, #192	; 0xc0
 8004540:	029b      	lsls	r3, r3, #10
 8004542:	4013      	ands	r3, r2
 8004544:	d100      	bne.n	8004548 <HAL_GPIO_Init+0x17c>
 8004546:	e0a0      	b.n	800468a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004548:	4b57      	ldr	r3, [pc, #348]	; (80046a8 <HAL_GPIO_Init+0x2dc>)
 800454a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800454c:	4b56      	ldr	r3, [pc, #344]	; (80046a8 <HAL_GPIO_Init+0x2dc>)
 800454e:	2101      	movs	r1, #1
 8004550:	430a      	orrs	r2, r1
 8004552:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004554:	4a55      	ldr	r2, [pc, #340]	; (80046ac <HAL_GPIO_Init+0x2e0>)
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	089b      	lsrs	r3, r3, #2
 800455a:	3302      	adds	r3, #2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	589b      	ldr	r3, [r3, r2]
 8004560:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2203      	movs	r2, #3
 8004566:	4013      	ands	r3, r2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	220f      	movs	r2, #15
 800456c:	409a      	lsls	r2, r3
 800456e:	0013      	movs	r3, r2
 8004570:	43da      	mvns	r2, r3
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	4013      	ands	r3, r2
 8004576:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	23a0      	movs	r3, #160	; 0xa0
 800457c:	05db      	lsls	r3, r3, #23
 800457e:	429a      	cmp	r2, r3
 8004580:	d01f      	beq.n	80045c2 <HAL_GPIO_Init+0x1f6>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a4a      	ldr	r2, [pc, #296]	; (80046b0 <HAL_GPIO_Init+0x2e4>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d019      	beq.n	80045be <HAL_GPIO_Init+0x1f2>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a49      	ldr	r2, [pc, #292]	; (80046b4 <HAL_GPIO_Init+0x2e8>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d013      	beq.n	80045ba <HAL_GPIO_Init+0x1ee>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a48      	ldr	r2, [pc, #288]	; (80046b8 <HAL_GPIO_Init+0x2ec>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d00d      	beq.n	80045b6 <HAL_GPIO_Init+0x1ea>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a47      	ldr	r2, [pc, #284]	; (80046bc <HAL_GPIO_Init+0x2f0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d007      	beq.n	80045b2 <HAL_GPIO_Init+0x1e6>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a46      	ldr	r2, [pc, #280]	; (80046c0 <HAL_GPIO_Init+0x2f4>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d101      	bne.n	80045ae <HAL_GPIO_Init+0x1e2>
 80045aa:	2305      	movs	r3, #5
 80045ac:	e00a      	b.n	80045c4 <HAL_GPIO_Init+0x1f8>
 80045ae:	2306      	movs	r3, #6
 80045b0:	e008      	b.n	80045c4 <HAL_GPIO_Init+0x1f8>
 80045b2:	2304      	movs	r3, #4
 80045b4:	e006      	b.n	80045c4 <HAL_GPIO_Init+0x1f8>
 80045b6:	2303      	movs	r3, #3
 80045b8:	e004      	b.n	80045c4 <HAL_GPIO_Init+0x1f8>
 80045ba:	2302      	movs	r3, #2
 80045bc:	e002      	b.n	80045c4 <HAL_GPIO_Init+0x1f8>
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <HAL_GPIO_Init+0x1f8>
 80045c2:	2300      	movs	r3, #0
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	2103      	movs	r1, #3
 80045c8:	400a      	ands	r2, r1
 80045ca:	0092      	lsls	r2, r2, #2
 80045cc:	4093      	lsls	r3, r2
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045d4:	4935      	ldr	r1, [pc, #212]	; (80046ac <HAL_GPIO_Init+0x2e0>)
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	089b      	lsrs	r3, r3, #2
 80045da:	3302      	adds	r3, #2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045e2:	4b38      	ldr	r3, [pc, #224]	; (80046c4 <HAL_GPIO_Init+0x2f8>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	43da      	mvns	r2, r3
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	4013      	ands	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	2380      	movs	r3, #128	; 0x80
 80045f8:	025b      	lsls	r3, r3, #9
 80045fa:	4013      	ands	r3, r2
 80045fc:	d003      	beq.n	8004606 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4313      	orrs	r3, r2
 8004604:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004606:	4b2f      	ldr	r3, [pc, #188]	; (80046c4 <HAL_GPIO_Init+0x2f8>)
 8004608:	693a      	ldr	r2, [r7, #16]
 800460a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800460c:	4b2d      	ldr	r3, [pc, #180]	; (80046c4 <HAL_GPIO_Init+0x2f8>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	43da      	mvns	r2, r3
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	4013      	ands	r3, r2
 800461a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	2380      	movs	r3, #128	; 0x80
 8004622:	029b      	lsls	r3, r3, #10
 8004624:	4013      	ands	r3, r2
 8004626:	d003      	beq.n	8004630 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	4313      	orrs	r3, r2
 800462e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004630:	4b24      	ldr	r3, [pc, #144]	; (80046c4 <HAL_GPIO_Init+0x2f8>)
 8004632:	693a      	ldr	r2, [r7, #16]
 8004634:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004636:	4b23      	ldr	r3, [pc, #140]	; (80046c4 <HAL_GPIO_Init+0x2f8>)
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	43da      	mvns	r2, r3
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	4013      	ands	r3, r2
 8004644:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	685a      	ldr	r2, [r3, #4]
 800464a:	2380      	movs	r3, #128	; 0x80
 800464c:	035b      	lsls	r3, r3, #13
 800464e:	4013      	ands	r3, r2
 8004650:	d003      	beq.n	800465a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4313      	orrs	r3, r2
 8004658:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800465a:	4b1a      	ldr	r3, [pc, #104]	; (80046c4 <HAL_GPIO_Init+0x2f8>)
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004660:	4b18      	ldr	r3, [pc, #96]	; (80046c4 <HAL_GPIO_Init+0x2f8>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	43da      	mvns	r2, r3
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	4013      	ands	r3, r2
 800466e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	685a      	ldr	r2, [r3, #4]
 8004674:	2380      	movs	r3, #128	; 0x80
 8004676:	039b      	lsls	r3, r3, #14
 8004678:	4013      	ands	r3, r2
 800467a:	d003      	beq.n	8004684 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	4313      	orrs	r3, r2
 8004682:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004684:	4b0f      	ldr	r3, [pc, #60]	; (80046c4 <HAL_GPIO_Init+0x2f8>)
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	3301      	adds	r3, #1
 800468e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	40da      	lsrs	r2, r3
 8004698:	1e13      	subs	r3, r2, #0
 800469a:	d000      	beq.n	800469e <HAL_GPIO_Init+0x2d2>
 800469c:	e6a2      	b.n	80043e4 <HAL_GPIO_Init+0x18>
  }
}
 800469e:	46c0      	nop			; (mov r8, r8)
 80046a0:	46c0      	nop			; (mov r8, r8)
 80046a2:	46bd      	mov	sp, r7
 80046a4:	b006      	add	sp, #24
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	40021000 	.word	0x40021000
 80046ac:	40010000 	.word	0x40010000
 80046b0:	50000400 	.word	0x50000400
 80046b4:	50000800 	.word	0x50000800
 80046b8:	50000c00 	.word	0x50000c00
 80046bc:	50001000 	.word	0x50001000
 80046c0:	50001c00 	.word	0x50001c00
 80046c4:	40010400 	.word	0x40010400

080046c8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	0008      	movs	r0, r1
 80046d2:	0011      	movs	r1, r2
 80046d4:	1cbb      	adds	r3, r7, #2
 80046d6:	1c02      	adds	r2, r0, #0
 80046d8:	801a      	strh	r2, [r3, #0]
 80046da:	1c7b      	adds	r3, r7, #1
 80046dc:	1c0a      	adds	r2, r1, #0
 80046de:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80046e0:	1c7b      	adds	r3, r7, #1
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d004      	beq.n	80046f2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046e8:	1cbb      	adds	r3, r7, #2
 80046ea:	881a      	ldrh	r2, [r3, #0]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80046f0:	e003      	b.n	80046fa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80046f2:	1cbb      	adds	r3, r7, #2
 80046f4:	881a      	ldrh	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80046fa:	46c0      	nop			; (mov r8, r8)
 80046fc:	46bd      	mov	sp, r7
 80046fe:	b002      	add	sp, #8
 8004700:	bd80      	pop	{r7, pc}
	...

08004704 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004704:	b5b0      	push	{r4, r5, r7, lr}
 8004706:	b08a      	sub	sp, #40	; 0x28
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d102      	bne.n	8004718 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	f000 fbbf 	bl	8004e96 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004718:	4bc9      	ldr	r3, [pc, #804]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	220c      	movs	r2, #12
 800471e:	4013      	ands	r3, r2
 8004720:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004722:	4bc7      	ldr	r3, [pc, #796]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	2380      	movs	r3, #128	; 0x80
 8004728:	025b      	lsls	r3, r3, #9
 800472a:	4013      	ands	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2201      	movs	r2, #1
 8004734:	4013      	ands	r3, r2
 8004736:	d100      	bne.n	800473a <HAL_RCC_OscConfig+0x36>
 8004738:	e07e      	b.n	8004838 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	2b08      	cmp	r3, #8
 800473e:	d007      	beq.n	8004750 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	2b0c      	cmp	r3, #12
 8004744:	d112      	bne.n	800476c <HAL_RCC_OscConfig+0x68>
 8004746:	69ba      	ldr	r2, [r7, #24]
 8004748:	2380      	movs	r3, #128	; 0x80
 800474a:	025b      	lsls	r3, r3, #9
 800474c:	429a      	cmp	r2, r3
 800474e:	d10d      	bne.n	800476c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004750:	4bbb      	ldr	r3, [pc, #748]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	2380      	movs	r3, #128	; 0x80
 8004756:	029b      	lsls	r3, r3, #10
 8004758:	4013      	ands	r3, r2
 800475a:	d100      	bne.n	800475e <HAL_RCC_OscConfig+0x5a>
 800475c:	e06b      	b.n	8004836 <HAL_RCC_OscConfig+0x132>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d167      	bne.n	8004836 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	f000 fb95 	bl	8004e96 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	2380      	movs	r3, #128	; 0x80
 8004772:	025b      	lsls	r3, r3, #9
 8004774:	429a      	cmp	r2, r3
 8004776:	d107      	bne.n	8004788 <HAL_RCC_OscConfig+0x84>
 8004778:	4bb1      	ldr	r3, [pc, #708]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	4bb0      	ldr	r3, [pc, #704]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 800477e:	2180      	movs	r1, #128	; 0x80
 8004780:	0249      	lsls	r1, r1, #9
 8004782:	430a      	orrs	r2, r1
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	e027      	b.n	80047d8 <HAL_RCC_OscConfig+0xd4>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685a      	ldr	r2, [r3, #4]
 800478c:	23a0      	movs	r3, #160	; 0xa0
 800478e:	02db      	lsls	r3, r3, #11
 8004790:	429a      	cmp	r2, r3
 8004792:	d10e      	bne.n	80047b2 <HAL_RCC_OscConfig+0xae>
 8004794:	4baa      	ldr	r3, [pc, #680]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	4ba9      	ldr	r3, [pc, #676]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 800479a:	2180      	movs	r1, #128	; 0x80
 800479c:	02c9      	lsls	r1, r1, #11
 800479e:	430a      	orrs	r2, r1
 80047a0:	601a      	str	r2, [r3, #0]
 80047a2:	4ba7      	ldr	r3, [pc, #668]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	4ba6      	ldr	r3, [pc, #664]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80047a8:	2180      	movs	r1, #128	; 0x80
 80047aa:	0249      	lsls	r1, r1, #9
 80047ac:	430a      	orrs	r2, r1
 80047ae:	601a      	str	r2, [r3, #0]
 80047b0:	e012      	b.n	80047d8 <HAL_RCC_OscConfig+0xd4>
 80047b2:	4ba3      	ldr	r3, [pc, #652]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	4ba2      	ldr	r3, [pc, #648]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80047b8:	49a2      	ldr	r1, [pc, #648]	; (8004a44 <HAL_RCC_OscConfig+0x340>)
 80047ba:	400a      	ands	r2, r1
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	4ba0      	ldr	r3, [pc, #640]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	2380      	movs	r3, #128	; 0x80
 80047c4:	025b      	lsls	r3, r3, #9
 80047c6:	4013      	ands	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4b9c      	ldr	r3, [pc, #624]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	4b9b      	ldr	r3, [pc, #620]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80047d2:	499d      	ldr	r1, [pc, #628]	; (8004a48 <HAL_RCC_OscConfig+0x344>)
 80047d4:	400a      	ands	r2, r1
 80047d6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d015      	beq.n	800480c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e0:	f7ff f8dc 	bl	800399c <HAL_GetTick>
 80047e4:	0003      	movs	r3, r0
 80047e6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047e8:	e009      	b.n	80047fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047ea:	f7ff f8d7 	bl	800399c <HAL_GetTick>
 80047ee:	0002      	movs	r2, r0
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b64      	cmp	r3, #100	; 0x64
 80047f6:	d902      	bls.n	80047fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	f000 fb4c 	bl	8004e96 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047fe:	4b90      	ldr	r3, [pc, #576]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	2380      	movs	r3, #128	; 0x80
 8004804:	029b      	lsls	r3, r3, #10
 8004806:	4013      	ands	r3, r2
 8004808:	d0ef      	beq.n	80047ea <HAL_RCC_OscConfig+0xe6>
 800480a:	e015      	b.n	8004838 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800480c:	f7ff f8c6 	bl	800399c <HAL_GetTick>
 8004810:	0003      	movs	r3, r0
 8004812:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004814:	e008      	b.n	8004828 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004816:	f7ff f8c1 	bl	800399c <HAL_GetTick>
 800481a:	0002      	movs	r2, r0
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	2b64      	cmp	r3, #100	; 0x64
 8004822:	d901      	bls.n	8004828 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e336      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004828:	4b85      	ldr	r3, [pc, #532]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	2380      	movs	r3, #128	; 0x80
 800482e:	029b      	lsls	r3, r3, #10
 8004830:	4013      	ands	r3, r2
 8004832:	d1f0      	bne.n	8004816 <HAL_RCC_OscConfig+0x112>
 8004834:	e000      	b.n	8004838 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004836:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2202      	movs	r2, #2
 800483e:	4013      	ands	r3, r2
 8004840:	d100      	bne.n	8004844 <HAL_RCC_OscConfig+0x140>
 8004842:	e099      	b.n	8004978 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800484a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484c:	2220      	movs	r2, #32
 800484e:	4013      	ands	r3, r2
 8004850:	d009      	beq.n	8004866 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004852:	4b7b      	ldr	r3, [pc, #492]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	4b7a      	ldr	r3, [pc, #488]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004858:	2120      	movs	r1, #32
 800485a:	430a      	orrs	r2, r1
 800485c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800485e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004860:	2220      	movs	r2, #32
 8004862:	4393      	bics	r3, r2
 8004864:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	2b04      	cmp	r3, #4
 800486a:	d005      	beq.n	8004878 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	2b0c      	cmp	r3, #12
 8004870:	d13e      	bne.n	80048f0 <HAL_RCC_OscConfig+0x1ec>
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d13b      	bne.n	80048f0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004878:	4b71      	ldr	r3, [pc, #452]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2204      	movs	r2, #4
 800487e:	4013      	ands	r3, r2
 8004880:	d004      	beq.n	800488c <HAL_RCC_OscConfig+0x188>
 8004882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e304      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800488c:	4b6c      	ldr	r3, [pc, #432]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	4a6e      	ldr	r2, [pc, #440]	; (8004a4c <HAL_RCC_OscConfig+0x348>)
 8004892:	4013      	ands	r3, r2
 8004894:	0019      	movs	r1, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	021a      	lsls	r2, r3, #8
 800489c:	4b68      	ldr	r3, [pc, #416]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 800489e:	430a      	orrs	r2, r1
 80048a0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80048a2:	4b67      	ldr	r3, [pc, #412]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2209      	movs	r2, #9
 80048a8:	4393      	bics	r3, r2
 80048aa:	0019      	movs	r1, r3
 80048ac:	4b64      	ldr	r3, [pc, #400]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80048ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048b0:	430a      	orrs	r2, r1
 80048b2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048b4:	f000 fc42 	bl	800513c <HAL_RCC_GetSysClockFreq>
 80048b8:	0001      	movs	r1, r0
 80048ba:	4b61      	ldr	r3, [pc, #388]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	091b      	lsrs	r3, r3, #4
 80048c0:	220f      	movs	r2, #15
 80048c2:	4013      	ands	r3, r2
 80048c4:	4a62      	ldr	r2, [pc, #392]	; (8004a50 <HAL_RCC_OscConfig+0x34c>)
 80048c6:	5cd3      	ldrb	r3, [r2, r3]
 80048c8:	000a      	movs	r2, r1
 80048ca:	40da      	lsrs	r2, r3
 80048cc:	4b61      	ldr	r3, [pc, #388]	; (8004a54 <HAL_RCC_OscConfig+0x350>)
 80048ce:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80048d0:	4b61      	ldr	r3, [pc, #388]	; (8004a58 <HAL_RCC_OscConfig+0x354>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2513      	movs	r5, #19
 80048d6:	197c      	adds	r4, r7, r5
 80048d8:	0018      	movs	r0, r3
 80048da:	f7ff f819 	bl	8003910 <HAL_InitTick>
 80048de:	0003      	movs	r3, r0
 80048e0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80048e2:	197b      	adds	r3, r7, r5
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d046      	beq.n	8004978 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80048ea:	197b      	adds	r3, r7, r5
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	e2d2      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80048f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d027      	beq.n	8004946 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80048f6:	4b52      	ldr	r3, [pc, #328]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2209      	movs	r2, #9
 80048fc:	4393      	bics	r3, r2
 80048fe:	0019      	movs	r1, r3
 8004900:	4b4f      	ldr	r3, [pc, #316]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004904:	430a      	orrs	r2, r1
 8004906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004908:	f7ff f848 	bl	800399c <HAL_GetTick>
 800490c:	0003      	movs	r3, r0
 800490e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004910:	e008      	b.n	8004924 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004912:	f7ff f843 	bl	800399c <HAL_GetTick>
 8004916:	0002      	movs	r2, r0
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	2b02      	cmp	r3, #2
 800491e:	d901      	bls.n	8004924 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e2b8      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004924:	4b46      	ldr	r3, [pc, #280]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2204      	movs	r2, #4
 800492a:	4013      	ands	r3, r2
 800492c:	d0f1      	beq.n	8004912 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800492e:	4b44      	ldr	r3, [pc, #272]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	4a46      	ldr	r2, [pc, #280]	; (8004a4c <HAL_RCC_OscConfig+0x348>)
 8004934:	4013      	ands	r3, r2
 8004936:	0019      	movs	r1, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	021a      	lsls	r2, r3, #8
 800493e:	4b40      	ldr	r3, [pc, #256]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004940:	430a      	orrs	r2, r1
 8004942:	605a      	str	r2, [r3, #4]
 8004944:	e018      	b.n	8004978 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004946:	4b3e      	ldr	r3, [pc, #248]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	4b3d      	ldr	r3, [pc, #244]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 800494c:	2101      	movs	r1, #1
 800494e:	438a      	bics	r2, r1
 8004950:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004952:	f7ff f823 	bl	800399c <HAL_GetTick>
 8004956:	0003      	movs	r3, r0
 8004958:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800495a:	e008      	b.n	800496e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800495c:	f7ff f81e 	bl	800399c <HAL_GetTick>
 8004960:	0002      	movs	r2, r0
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b02      	cmp	r3, #2
 8004968:	d901      	bls.n	800496e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e293      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800496e:	4b34      	ldr	r3, [pc, #208]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2204      	movs	r2, #4
 8004974:	4013      	ands	r3, r2
 8004976:	d1f1      	bne.n	800495c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2210      	movs	r2, #16
 800497e:	4013      	ands	r3, r2
 8004980:	d100      	bne.n	8004984 <HAL_RCC_OscConfig+0x280>
 8004982:	e0a2      	b.n	8004aca <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d140      	bne.n	8004a0c <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800498a:	4b2d      	ldr	r3, [pc, #180]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	2380      	movs	r3, #128	; 0x80
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	4013      	ands	r3, r2
 8004994:	d005      	beq.n	80049a2 <HAL_RCC_OscConfig+0x29e>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	69db      	ldr	r3, [r3, #28]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e279      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049a2:	4b27      	ldr	r3, [pc, #156]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	4a2d      	ldr	r2, [pc, #180]	; (8004a5c <HAL_RCC_OscConfig+0x358>)
 80049a8:	4013      	ands	r3, r2
 80049aa:	0019      	movs	r1, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049b0:	4b23      	ldr	r3, [pc, #140]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80049b2:	430a      	orrs	r2, r1
 80049b4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049b6:	4b22      	ldr	r3, [pc, #136]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	021b      	lsls	r3, r3, #8
 80049bc:	0a19      	lsrs	r1, r3, #8
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	061a      	lsls	r2, r3, #24
 80049c4:	4b1e      	ldr	r3, [pc, #120]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80049c6:	430a      	orrs	r2, r1
 80049c8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ce:	0b5b      	lsrs	r3, r3, #13
 80049d0:	3301      	adds	r3, #1
 80049d2:	2280      	movs	r2, #128	; 0x80
 80049d4:	0212      	lsls	r2, r2, #8
 80049d6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80049d8:	4b19      	ldr	r3, [pc, #100]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	091b      	lsrs	r3, r3, #4
 80049de:	210f      	movs	r1, #15
 80049e0:	400b      	ands	r3, r1
 80049e2:	491b      	ldr	r1, [pc, #108]	; (8004a50 <HAL_RCC_OscConfig+0x34c>)
 80049e4:	5ccb      	ldrb	r3, [r1, r3]
 80049e6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80049e8:	4b1a      	ldr	r3, [pc, #104]	; (8004a54 <HAL_RCC_OscConfig+0x350>)
 80049ea:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80049ec:	4b1a      	ldr	r3, [pc, #104]	; (8004a58 <HAL_RCC_OscConfig+0x354>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2513      	movs	r5, #19
 80049f2:	197c      	adds	r4, r7, r5
 80049f4:	0018      	movs	r0, r3
 80049f6:	f7fe ff8b 	bl	8003910 <HAL_InitTick>
 80049fa:	0003      	movs	r3, r0
 80049fc:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80049fe:	197b      	adds	r3, r7, r5
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d061      	beq.n	8004aca <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004a06:	197b      	adds	r3, r7, r5
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	e244      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	69db      	ldr	r3, [r3, #28]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d040      	beq.n	8004a96 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a14:	4b0a      	ldr	r3, [pc, #40]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	4b09      	ldr	r3, [pc, #36]	; (8004a40 <HAL_RCC_OscConfig+0x33c>)
 8004a1a:	2180      	movs	r1, #128	; 0x80
 8004a1c:	0049      	lsls	r1, r1, #1
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a22:	f7fe ffbb 	bl	800399c <HAL_GetTick>
 8004a26:	0003      	movs	r3, r0
 8004a28:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004a2a:	e019      	b.n	8004a60 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a2c:	f7fe ffb6 	bl	800399c <HAL_GetTick>
 8004a30:	0002      	movs	r2, r0
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d912      	bls.n	8004a60 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e22b      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	40021000 	.word	0x40021000
 8004a44:	fffeffff 	.word	0xfffeffff
 8004a48:	fffbffff 	.word	0xfffbffff
 8004a4c:	ffffe0ff 	.word	0xffffe0ff
 8004a50:	08009b7c 	.word	0x08009b7c
 8004a54:	20000000 	.word	0x20000000
 8004a58:	20000004 	.word	0x20000004
 8004a5c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004a60:	4bca      	ldr	r3, [pc, #808]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	2380      	movs	r3, #128	; 0x80
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	4013      	ands	r3, r2
 8004a6a:	d0df      	beq.n	8004a2c <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a6c:	4bc7      	ldr	r3, [pc, #796]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	4ac7      	ldr	r2, [pc, #796]	; (8004d90 <HAL_RCC_OscConfig+0x68c>)
 8004a72:	4013      	ands	r3, r2
 8004a74:	0019      	movs	r1, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a7a:	4bc4      	ldr	r3, [pc, #784]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004a7c:	430a      	orrs	r2, r1
 8004a7e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a80:	4bc2      	ldr	r3, [pc, #776]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	021b      	lsls	r3, r3, #8
 8004a86:	0a19      	lsrs	r1, r3, #8
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	061a      	lsls	r2, r3, #24
 8004a8e:	4bbf      	ldr	r3, [pc, #764]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004a90:	430a      	orrs	r2, r1
 8004a92:	605a      	str	r2, [r3, #4]
 8004a94:	e019      	b.n	8004aca <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a96:	4bbd      	ldr	r3, [pc, #756]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	4bbc      	ldr	r3, [pc, #752]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004a9c:	49bd      	ldr	r1, [pc, #756]	; (8004d94 <HAL_RCC_OscConfig+0x690>)
 8004a9e:	400a      	ands	r2, r1
 8004aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa2:	f7fe ff7b 	bl	800399c <HAL_GetTick>
 8004aa6:	0003      	movs	r3, r0
 8004aa8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004aac:	f7fe ff76 	bl	800399c <HAL_GetTick>
 8004ab0:	0002      	movs	r2, r0
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e1eb      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004abe:	4bb3      	ldr	r3, [pc, #716]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	2380      	movs	r3, #128	; 0x80
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	d1f0      	bne.n	8004aac <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2208      	movs	r2, #8
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	d036      	beq.n	8004b42 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d019      	beq.n	8004b10 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004adc:	4bab      	ldr	r3, [pc, #684]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004ade:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004ae0:	4baa      	ldr	r3, [pc, #680]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004ae2:	2101      	movs	r1, #1
 8004ae4:	430a      	orrs	r2, r1
 8004ae6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ae8:	f7fe ff58 	bl	800399c <HAL_GetTick>
 8004aec:	0003      	movs	r3, r0
 8004aee:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004af0:	e008      	b.n	8004b04 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004af2:	f7fe ff53 	bl	800399c <HAL_GetTick>
 8004af6:	0002      	movs	r2, r0
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d901      	bls.n	8004b04 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e1c8      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b04:	4ba1      	ldr	r3, [pc, #644]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004b06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b08:	2202      	movs	r2, #2
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	d0f1      	beq.n	8004af2 <HAL_RCC_OscConfig+0x3ee>
 8004b0e:	e018      	b.n	8004b42 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b10:	4b9e      	ldr	r3, [pc, #632]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004b12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b14:	4b9d      	ldr	r3, [pc, #628]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004b16:	2101      	movs	r1, #1
 8004b18:	438a      	bics	r2, r1
 8004b1a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b1c:	f7fe ff3e 	bl	800399c <HAL_GetTick>
 8004b20:	0003      	movs	r3, r0
 8004b22:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b24:	e008      	b.n	8004b38 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b26:	f7fe ff39 	bl	800399c <HAL_GetTick>
 8004b2a:	0002      	movs	r2, r0
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d901      	bls.n	8004b38 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e1ae      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b38:	4b94      	ldr	r3, [pc, #592]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004b3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d1f1      	bne.n	8004b26 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2204      	movs	r2, #4
 8004b48:	4013      	ands	r3, r2
 8004b4a:	d100      	bne.n	8004b4e <HAL_RCC_OscConfig+0x44a>
 8004b4c:	e0ae      	b.n	8004cac <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b4e:	2023      	movs	r0, #35	; 0x23
 8004b50:	183b      	adds	r3, r7, r0
 8004b52:	2200      	movs	r2, #0
 8004b54:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b56:	4b8d      	ldr	r3, [pc, #564]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004b58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b5a:	2380      	movs	r3, #128	; 0x80
 8004b5c:	055b      	lsls	r3, r3, #21
 8004b5e:	4013      	ands	r3, r2
 8004b60:	d109      	bne.n	8004b76 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b62:	4b8a      	ldr	r3, [pc, #552]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004b64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b66:	4b89      	ldr	r3, [pc, #548]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004b68:	2180      	movs	r1, #128	; 0x80
 8004b6a:	0549      	lsls	r1, r1, #21
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004b70:	183b      	adds	r3, r7, r0
 8004b72:	2201      	movs	r2, #1
 8004b74:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b76:	4b88      	ldr	r3, [pc, #544]	; (8004d98 <HAL_RCC_OscConfig+0x694>)
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	2380      	movs	r3, #128	; 0x80
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	4013      	ands	r3, r2
 8004b80:	d11a      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b82:	4b85      	ldr	r3, [pc, #532]	; (8004d98 <HAL_RCC_OscConfig+0x694>)
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	4b84      	ldr	r3, [pc, #528]	; (8004d98 <HAL_RCC_OscConfig+0x694>)
 8004b88:	2180      	movs	r1, #128	; 0x80
 8004b8a:	0049      	lsls	r1, r1, #1
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b90:	f7fe ff04 	bl	800399c <HAL_GetTick>
 8004b94:	0003      	movs	r3, r0
 8004b96:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b98:	e008      	b.n	8004bac <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b9a:	f7fe feff 	bl	800399c <HAL_GetTick>
 8004b9e:	0002      	movs	r2, r0
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b64      	cmp	r3, #100	; 0x64
 8004ba6:	d901      	bls.n	8004bac <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e174      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bac:	4b7a      	ldr	r3, [pc, #488]	; (8004d98 <HAL_RCC_OscConfig+0x694>)
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	2380      	movs	r3, #128	; 0x80
 8004bb2:	005b      	lsls	r3, r3, #1
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	d0f0      	beq.n	8004b9a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689a      	ldr	r2, [r3, #8]
 8004bbc:	2380      	movs	r3, #128	; 0x80
 8004bbe:	005b      	lsls	r3, r3, #1
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d107      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x4d0>
 8004bc4:	4b71      	ldr	r3, [pc, #452]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004bc6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004bc8:	4b70      	ldr	r3, [pc, #448]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004bca:	2180      	movs	r1, #128	; 0x80
 8004bcc:	0049      	lsls	r1, r1, #1
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	651a      	str	r2, [r3, #80]	; 0x50
 8004bd2:	e031      	b.n	8004c38 <HAL_RCC_OscConfig+0x534>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d10c      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x4f2>
 8004bdc:	4b6b      	ldr	r3, [pc, #428]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004bde:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004be0:	4b6a      	ldr	r3, [pc, #424]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004be2:	496c      	ldr	r1, [pc, #432]	; (8004d94 <HAL_RCC_OscConfig+0x690>)
 8004be4:	400a      	ands	r2, r1
 8004be6:	651a      	str	r2, [r3, #80]	; 0x50
 8004be8:	4b68      	ldr	r3, [pc, #416]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004bea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004bec:	4b67      	ldr	r3, [pc, #412]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004bee:	496b      	ldr	r1, [pc, #428]	; (8004d9c <HAL_RCC_OscConfig+0x698>)
 8004bf0:	400a      	ands	r2, r1
 8004bf2:	651a      	str	r2, [r3, #80]	; 0x50
 8004bf4:	e020      	b.n	8004c38 <HAL_RCC_OscConfig+0x534>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	689a      	ldr	r2, [r3, #8]
 8004bfa:	23a0      	movs	r3, #160	; 0xa0
 8004bfc:	00db      	lsls	r3, r3, #3
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d10e      	bne.n	8004c20 <HAL_RCC_OscConfig+0x51c>
 8004c02:	4b62      	ldr	r3, [pc, #392]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004c04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c06:	4b61      	ldr	r3, [pc, #388]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004c08:	2180      	movs	r1, #128	; 0x80
 8004c0a:	00c9      	lsls	r1, r1, #3
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	651a      	str	r2, [r3, #80]	; 0x50
 8004c10:	4b5e      	ldr	r3, [pc, #376]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004c12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c14:	4b5d      	ldr	r3, [pc, #372]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004c16:	2180      	movs	r1, #128	; 0x80
 8004c18:	0049      	lsls	r1, r1, #1
 8004c1a:	430a      	orrs	r2, r1
 8004c1c:	651a      	str	r2, [r3, #80]	; 0x50
 8004c1e:	e00b      	b.n	8004c38 <HAL_RCC_OscConfig+0x534>
 8004c20:	4b5a      	ldr	r3, [pc, #360]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004c22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c24:	4b59      	ldr	r3, [pc, #356]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004c26:	495b      	ldr	r1, [pc, #364]	; (8004d94 <HAL_RCC_OscConfig+0x690>)
 8004c28:	400a      	ands	r2, r1
 8004c2a:	651a      	str	r2, [r3, #80]	; 0x50
 8004c2c:	4b57      	ldr	r3, [pc, #348]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004c2e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c30:	4b56      	ldr	r3, [pc, #344]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004c32:	495a      	ldr	r1, [pc, #360]	; (8004d9c <HAL_RCC_OscConfig+0x698>)
 8004c34:	400a      	ands	r2, r1
 8004c36:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d015      	beq.n	8004c6c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c40:	f7fe feac 	bl	800399c <HAL_GetTick>
 8004c44:	0003      	movs	r3, r0
 8004c46:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c48:	e009      	b.n	8004c5e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c4a:	f7fe fea7 	bl	800399c <HAL_GetTick>
 8004c4e:	0002      	movs	r2, r0
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	4a52      	ldr	r2, [pc, #328]	; (8004da0 <HAL_RCC_OscConfig+0x69c>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e11b      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c5e:	4b4b      	ldr	r3, [pc, #300]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004c60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c62:	2380      	movs	r3, #128	; 0x80
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	4013      	ands	r3, r2
 8004c68:	d0ef      	beq.n	8004c4a <HAL_RCC_OscConfig+0x546>
 8004c6a:	e014      	b.n	8004c96 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c6c:	f7fe fe96 	bl	800399c <HAL_GetTick>
 8004c70:	0003      	movs	r3, r0
 8004c72:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004c74:	e009      	b.n	8004c8a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c76:	f7fe fe91 	bl	800399c <HAL_GetTick>
 8004c7a:	0002      	movs	r2, r0
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	4a47      	ldr	r2, [pc, #284]	; (8004da0 <HAL_RCC_OscConfig+0x69c>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d901      	bls.n	8004c8a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e105      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004c8a:	4b40      	ldr	r3, [pc, #256]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004c8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c8e:	2380      	movs	r3, #128	; 0x80
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	4013      	ands	r3, r2
 8004c94:	d1ef      	bne.n	8004c76 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004c96:	2323      	movs	r3, #35	; 0x23
 8004c98:	18fb      	adds	r3, r7, r3
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d105      	bne.n	8004cac <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ca0:	4b3a      	ldr	r3, [pc, #232]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004ca2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ca4:	4b39      	ldr	r3, [pc, #228]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004ca6:	493f      	ldr	r1, [pc, #252]	; (8004da4 <HAL_RCC_OscConfig+0x6a0>)
 8004ca8:	400a      	ands	r2, r1
 8004caa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	d049      	beq.n	8004d4a <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d026      	beq.n	8004d0c <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004cbe:	4b33      	ldr	r3, [pc, #204]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004cc0:	689a      	ldr	r2, [r3, #8]
 8004cc2:	4b32      	ldr	r3, [pc, #200]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004cc4:	2101      	movs	r1, #1
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	609a      	str	r2, [r3, #8]
 8004cca:	4b30      	ldr	r3, [pc, #192]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004ccc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cce:	4b2f      	ldr	r3, [pc, #188]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004cd0:	2101      	movs	r1, #1
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	635a      	str	r2, [r3, #52]	; 0x34
 8004cd6:	4b34      	ldr	r3, [pc, #208]	; (8004da8 <HAL_RCC_OscConfig+0x6a4>)
 8004cd8:	6a1a      	ldr	r2, [r3, #32]
 8004cda:	4b33      	ldr	r3, [pc, #204]	; (8004da8 <HAL_RCC_OscConfig+0x6a4>)
 8004cdc:	2180      	movs	r1, #128	; 0x80
 8004cde:	0189      	lsls	r1, r1, #6
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce4:	f7fe fe5a 	bl	800399c <HAL_GetTick>
 8004ce8:	0003      	movs	r3, r0
 8004cea:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004cec:	e008      	b.n	8004d00 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cee:	f7fe fe55 	bl	800399c <HAL_GetTick>
 8004cf2:	0002      	movs	r2, r0
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d901      	bls.n	8004d00 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e0ca      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004d00:	4b22      	ldr	r3, [pc, #136]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2202      	movs	r2, #2
 8004d06:	4013      	ands	r3, r2
 8004d08:	d0f1      	beq.n	8004cee <HAL_RCC_OscConfig+0x5ea>
 8004d0a:	e01e      	b.n	8004d4a <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004d0c:	4b1f      	ldr	r3, [pc, #124]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004d0e:	689a      	ldr	r2, [r3, #8]
 8004d10:	4b1e      	ldr	r3, [pc, #120]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004d12:	2101      	movs	r1, #1
 8004d14:	438a      	bics	r2, r1
 8004d16:	609a      	str	r2, [r3, #8]
 8004d18:	4b23      	ldr	r3, [pc, #140]	; (8004da8 <HAL_RCC_OscConfig+0x6a4>)
 8004d1a:	6a1a      	ldr	r2, [r3, #32]
 8004d1c:	4b22      	ldr	r3, [pc, #136]	; (8004da8 <HAL_RCC_OscConfig+0x6a4>)
 8004d1e:	4923      	ldr	r1, [pc, #140]	; (8004dac <HAL_RCC_OscConfig+0x6a8>)
 8004d20:	400a      	ands	r2, r1
 8004d22:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d24:	f7fe fe3a 	bl	800399c <HAL_GetTick>
 8004d28:	0003      	movs	r3, r0
 8004d2a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d2c:	e008      	b.n	8004d40 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d2e:	f7fe fe35 	bl	800399c <HAL_GetTick>
 8004d32:	0002      	movs	r2, r0
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d901      	bls.n	8004d40 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e0aa      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d40:	4b12      	ldr	r3, [pc, #72]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	2202      	movs	r2, #2
 8004d46:	4013      	ands	r3, r2
 8004d48:	d1f1      	bne.n	8004d2e <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d100      	bne.n	8004d54 <HAL_RCC_OscConfig+0x650>
 8004d52:	e09f      	b.n	8004e94 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	2b0c      	cmp	r3, #12
 8004d58:	d100      	bne.n	8004d5c <HAL_RCC_OscConfig+0x658>
 8004d5a:	e078      	b.n	8004e4e <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d159      	bne.n	8004e18 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d64:	4b09      	ldr	r3, [pc, #36]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	4b08      	ldr	r3, [pc, #32]	; (8004d8c <HAL_RCC_OscConfig+0x688>)
 8004d6a:	4911      	ldr	r1, [pc, #68]	; (8004db0 <HAL_RCC_OscConfig+0x6ac>)
 8004d6c:	400a      	ands	r2, r1
 8004d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d70:	f7fe fe14 	bl	800399c <HAL_GetTick>
 8004d74:	0003      	movs	r3, r0
 8004d76:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004d78:	e01c      	b.n	8004db4 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d7a:	f7fe fe0f 	bl	800399c <HAL_GetTick>
 8004d7e:	0002      	movs	r2, r0
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	1ad3      	subs	r3, r2, r3
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d915      	bls.n	8004db4 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004d88:	2303      	movs	r3, #3
 8004d8a:	e084      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
 8004d8c:	40021000 	.word	0x40021000
 8004d90:	ffff1fff 	.word	0xffff1fff
 8004d94:	fffffeff 	.word	0xfffffeff
 8004d98:	40007000 	.word	0x40007000
 8004d9c:	fffffbff 	.word	0xfffffbff
 8004da0:	00001388 	.word	0x00001388
 8004da4:	efffffff 	.word	0xefffffff
 8004da8:	40010000 	.word	0x40010000
 8004dac:	ffffdfff 	.word	0xffffdfff
 8004db0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004db4:	4b3a      	ldr	r3, [pc, #232]	; (8004ea0 <HAL_RCC_OscConfig+0x79c>)
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	2380      	movs	r3, #128	; 0x80
 8004dba:	049b      	lsls	r3, r3, #18
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	d1dc      	bne.n	8004d7a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dc0:	4b37      	ldr	r3, [pc, #220]	; (8004ea0 <HAL_RCC_OscConfig+0x79c>)
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	4a37      	ldr	r2, [pc, #220]	; (8004ea4 <HAL_RCC_OscConfig+0x7a0>)
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	0019      	movs	r1, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dd8:	431a      	orrs	r2, r3
 8004dda:	4b31      	ldr	r3, [pc, #196]	; (8004ea0 <HAL_RCC_OscConfig+0x79c>)
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004de0:	4b2f      	ldr	r3, [pc, #188]	; (8004ea0 <HAL_RCC_OscConfig+0x79c>)
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	4b2e      	ldr	r3, [pc, #184]	; (8004ea0 <HAL_RCC_OscConfig+0x79c>)
 8004de6:	2180      	movs	r1, #128	; 0x80
 8004de8:	0449      	lsls	r1, r1, #17
 8004dea:	430a      	orrs	r2, r1
 8004dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dee:	f7fe fdd5 	bl	800399c <HAL_GetTick>
 8004df2:	0003      	movs	r3, r0
 8004df4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004df6:	e008      	b.n	8004e0a <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004df8:	f7fe fdd0 	bl	800399c <HAL_GetTick>
 8004dfc:	0002      	movs	r2, r0
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d901      	bls.n	8004e0a <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e045      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004e0a:	4b25      	ldr	r3, [pc, #148]	; (8004ea0 <HAL_RCC_OscConfig+0x79c>)
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	2380      	movs	r3, #128	; 0x80
 8004e10:	049b      	lsls	r3, r3, #18
 8004e12:	4013      	ands	r3, r2
 8004e14:	d0f0      	beq.n	8004df8 <HAL_RCC_OscConfig+0x6f4>
 8004e16:	e03d      	b.n	8004e94 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e18:	4b21      	ldr	r3, [pc, #132]	; (8004ea0 <HAL_RCC_OscConfig+0x79c>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	4b20      	ldr	r3, [pc, #128]	; (8004ea0 <HAL_RCC_OscConfig+0x79c>)
 8004e1e:	4922      	ldr	r1, [pc, #136]	; (8004ea8 <HAL_RCC_OscConfig+0x7a4>)
 8004e20:	400a      	ands	r2, r1
 8004e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e24:	f7fe fdba 	bl	800399c <HAL_GetTick>
 8004e28:	0003      	movs	r3, r0
 8004e2a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004e2c:	e008      	b.n	8004e40 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e2e:	f7fe fdb5 	bl	800399c <HAL_GetTick>
 8004e32:	0002      	movs	r2, r0
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e02a      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004e40:	4b17      	ldr	r3, [pc, #92]	; (8004ea0 <HAL_RCC_OscConfig+0x79c>)
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	2380      	movs	r3, #128	; 0x80
 8004e46:	049b      	lsls	r3, r3, #18
 8004e48:	4013      	ands	r3, r2
 8004e4a:	d1f0      	bne.n	8004e2e <HAL_RCC_OscConfig+0x72a>
 8004e4c:	e022      	b.n	8004e94 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d101      	bne.n	8004e5a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e01d      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e5a:	4b11      	ldr	r3, [pc, #68]	; (8004ea0 <HAL_RCC_OscConfig+0x79c>)
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e60:	69ba      	ldr	r2, [r7, #24]
 8004e62:	2380      	movs	r3, #128	; 0x80
 8004e64:	025b      	lsls	r3, r3, #9
 8004e66:	401a      	ands	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d10f      	bne.n	8004e90 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	23f0      	movs	r3, #240	; 0xf0
 8004e74:	039b      	lsls	r3, r3, #14
 8004e76:	401a      	ands	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d107      	bne.n	8004e90 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004e80:	69ba      	ldr	r2, [r7, #24]
 8004e82:	23c0      	movs	r3, #192	; 0xc0
 8004e84:	041b      	lsls	r3, r3, #16
 8004e86:	401a      	ands	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d001      	beq.n	8004e94 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e000      	b.n	8004e96 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	0018      	movs	r0, r3
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	b00a      	add	sp, #40	; 0x28
 8004e9c:	bdb0      	pop	{r4, r5, r7, pc}
 8004e9e:	46c0      	nop			; (mov r8, r8)
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	ff02ffff 	.word	0xff02ffff
 8004ea8:	feffffff 	.word	0xfeffffff

08004eac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004eac:	b5b0      	push	{r4, r5, r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d101      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e128      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ec0:	4b96      	ldr	r3, [pc, #600]	; (800511c <HAL_RCC_ClockConfig+0x270>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d91e      	bls.n	8004f0c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ece:	4b93      	ldr	r3, [pc, #588]	; (800511c <HAL_RCC_ClockConfig+0x270>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	4393      	bics	r3, r2
 8004ed6:	0019      	movs	r1, r3
 8004ed8:	4b90      	ldr	r3, [pc, #576]	; (800511c <HAL_RCC_ClockConfig+0x270>)
 8004eda:	683a      	ldr	r2, [r7, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ee0:	f7fe fd5c 	bl	800399c <HAL_GetTick>
 8004ee4:	0003      	movs	r3, r0
 8004ee6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ee8:	e009      	b.n	8004efe <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eea:	f7fe fd57 	bl	800399c <HAL_GetTick>
 8004eee:	0002      	movs	r2, r0
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	4a8a      	ldr	r2, [pc, #552]	; (8005120 <HAL_RCC_ClockConfig+0x274>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d901      	bls.n	8004efe <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e109      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004efe:	4b87      	ldr	r3, [pc, #540]	; (800511c <HAL_RCC_ClockConfig+0x270>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2201      	movs	r2, #1
 8004f04:	4013      	ands	r3, r2
 8004f06:	683a      	ldr	r2, [r7, #0]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d1ee      	bne.n	8004eea <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2202      	movs	r2, #2
 8004f12:	4013      	ands	r3, r2
 8004f14:	d009      	beq.n	8004f2a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f16:	4b83      	ldr	r3, [pc, #524]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	22f0      	movs	r2, #240	; 0xf0
 8004f1c:	4393      	bics	r3, r2
 8004f1e:	0019      	movs	r1, r3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	689a      	ldr	r2, [r3, #8]
 8004f24:	4b7f      	ldr	r3, [pc, #508]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8004f26:	430a      	orrs	r2, r1
 8004f28:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	4013      	ands	r3, r2
 8004f32:	d100      	bne.n	8004f36 <HAL_RCC_ClockConfig+0x8a>
 8004f34:	e089      	b.n	800504a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d107      	bne.n	8004f4e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004f3e:	4b79      	ldr	r3, [pc, #484]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	2380      	movs	r3, #128	; 0x80
 8004f44:	029b      	lsls	r3, r3, #10
 8004f46:	4013      	ands	r3, r2
 8004f48:	d120      	bne.n	8004f8c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e0e1      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	2b03      	cmp	r3, #3
 8004f54:	d107      	bne.n	8004f66 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f56:	4b73      	ldr	r3, [pc, #460]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	2380      	movs	r3, #128	; 0x80
 8004f5c:	049b      	lsls	r3, r3, #18
 8004f5e:	4013      	ands	r3, r2
 8004f60:	d114      	bne.n	8004f8c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e0d5      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d106      	bne.n	8004f7c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f6e:	4b6d      	ldr	r3, [pc, #436]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2204      	movs	r2, #4
 8004f74:	4013      	ands	r3, r2
 8004f76:	d109      	bne.n	8004f8c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e0ca      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004f7c:	4b69      	ldr	r3, [pc, #420]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	2380      	movs	r3, #128	; 0x80
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	4013      	ands	r3, r2
 8004f86:	d101      	bne.n	8004f8c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	e0c2      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f8c:	4b65      	ldr	r3, [pc, #404]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	2203      	movs	r2, #3
 8004f92:	4393      	bics	r3, r2
 8004f94:	0019      	movs	r1, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685a      	ldr	r2, [r3, #4]
 8004f9a:	4b62      	ldr	r3, [pc, #392]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fa0:	f7fe fcfc 	bl	800399c <HAL_GetTick>
 8004fa4:	0003      	movs	r3, r0
 8004fa6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d111      	bne.n	8004fd4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004fb0:	e009      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb2:	f7fe fcf3 	bl	800399c <HAL_GetTick>
 8004fb6:	0002      	movs	r2, r0
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	4a58      	ldr	r2, [pc, #352]	; (8005120 <HAL_RCC_ClockConfig+0x274>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e0a5      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004fc6:	4b57      	ldr	r3, [pc, #348]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	220c      	movs	r2, #12
 8004fcc:	4013      	ands	r3, r2
 8004fce:	2b08      	cmp	r3, #8
 8004fd0:	d1ef      	bne.n	8004fb2 <HAL_RCC_ClockConfig+0x106>
 8004fd2:	e03a      	b.n	800504a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	2b03      	cmp	r3, #3
 8004fda:	d111      	bne.n	8005000 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fdc:	e009      	b.n	8004ff2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fde:	f7fe fcdd 	bl	800399c <HAL_GetTick>
 8004fe2:	0002      	movs	r2, r0
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	4a4d      	ldr	r2, [pc, #308]	; (8005120 <HAL_RCC_ClockConfig+0x274>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d901      	bls.n	8004ff2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e08f      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ff2:	4b4c      	ldr	r3, [pc, #304]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	220c      	movs	r2, #12
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	2b0c      	cmp	r3, #12
 8004ffc:	d1ef      	bne.n	8004fde <HAL_RCC_ClockConfig+0x132>
 8004ffe:	e024      	b.n	800504a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d11b      	bne.n	8005040 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005008:	e009      	b.n	800501e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800500a:	f7fe fcc7 	bl	800399c <HAL_GetTick>
 800500e:	0002      	movs	r2, r0
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	4a42      	ldr	r2, [pc, #264]	; (8005120 <HAL_RCC_ClockConfig+0x274>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d901      	bls.n	800501e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e079      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800501e:	4b41      	ldr	r3, [pc, #260]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	220c      	movs	r2, #12
 8005024:	4013      	ands	r3, r2
 8005026:	2b04      	cmp	r3, #4
 8005028:	d1ef      	bne.n	800500a <HAL_RCC_ClockConfig+0x15e>
 800502a:	e00e      	b.n	800504a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800502c:	f7fe fcb6 	bl	800399c <HAL_GetTick>
 8005030:	0002      	movs	r2, r0
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	4a3a      	ldr	r2, [pc, #232]	; (8005120 <HAL_RCC_ClockConfig+0x274>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d901      	bls.n	8005040 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e068      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005040:	4b38      	ldr	r3, [pc, #224]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	220c      	movs	r2, #12
 8005046:	4013      	ands	r3, r2
 8005048:	d1f0      	bne.n	800502c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800504a:	4b34      	ldr	r3, [pc, #208]	; (800511c <HAL_RCC_ClockConfig+0x270>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	2201      	movs	r2, #1
 8005050:	4013      	ands	r3, r2
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	429a      	cmp	r2, r3
 8005056:	d21e      	bcs.n	8005096 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005058:	4b30      	ldr	r3, [pc, #192]	; (800511c <HAL_RCC_ClockConfig+0x270>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2201      	movs	r2, #1
 800505e:	4393      	bics	r3, r2
 8005060:	0019      	movs	r1, r3
 8005062:	4b2e      	ldr	r3, [pc, #184]	; (800511c <HAL_RCC_ClockConfig+0x270>)
 8005064:	683a      	ldr	r2, [r7, #0]
 8005066:	430a      	orrs	r2, r1
 8005068:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800506a:	f7fe fc97 	bl	800399c <HAL_GetTick>
 800506e:	0003      	movs	r3, r0
 8005070:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005072:	e009      	b.n	8005088 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005074:	f7fe fc92 	bl	800399c <HAL_GetTick>
 8005078:	0002      	movs	r2, r0
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	4a28      	ldr	r2, [pc, #160]	; (8005120 <HAL_RCC_ClockConfig+0x274>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d901      	bls.n	8005088 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e044      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005088:	4b24      	ldr	r3, [pc, #144]	; (800511c <HAL_RCC_ClockConfig+0x270>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2201      	movs	r2, #1
 800508e:	4013      	ands	r3, r2
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	429a      	cmp	r2, r3
 8005094:	d1ee      	bne.n	8005074 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2204      	movs	r2, #4
 800509c:	4013      	ands	r3, r2
 800509e:	d009      	beq.n	80050b4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050a0:	4b20      	ldr	r3, [pc, #128]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	4a20      	ldr	r2, [pc, #128]	; (8005128 <HAL_RCC_ClockConfig+0x27c>)
 80050a6:	4013      	ands	r3, r2
 80050a8:	0019      	movs	r1, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	68da      	ldr	r2, [r3, #12]
 80050ae:	4b1d      	ldr	r3, [pc, #116]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 80050b0:	430a      	orrs	r2, r1
 80050b2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2208      	movs	r2, #8
 80050ba:	4013      	ands	r3, r2
 80050bc:	d00a      	beq.n	80050d4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80050be:	4b19      	ldr	r3, [pc, #100]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	4a1a      	ldr	r2, [pc, #104]	; (800512c <HAL_RCC_ClockConfig+0x280>)
 80050c4:	4013      	ands	r3, r2
 80050c6:	0019      	movs	r1, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	00da      	lsls	r2, r3, #3
 80050ce:	4b15      	ldr	r3, [pc, #84]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 80050d0:	430a      	orrs	r2, r1
 80050d2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80050d4:	f000 f832 	bl	800513c <HAL_RCC_GetSysClockFreq>
 80050d8:	0001      	movs	r1, r0
 80050da:	4b12      	ldr	r3, [pc, #72]	; (8005124 <HAL_RCC_ClockConfig+0x278>)
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	091b      	lsrs	r3, r3, #4
 80050e0:	220f      	movs	r2, #15
 80050e2:	4013      	ands	r3, r2
 80050e4:	4a12      	ldr	r2, [pc, #72]	; (8005130 <HAL_RCC_ClockConfig+0x284>)
 80050e6:	5cd3      	ldrb	r3, [r2, r3]
 80050e8:	000a      	movs	r2, r1
 80050ea:	40da      	lsrs	r2, r3
 80050ec:	4b11      	ldr	r3, [pc, #68]	; (8005134 <HAL_RCC_ClockConfig+0x288>)
 80050ee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050f0:	4b11      	ldr	r3, [pc, #68]	; (8005138 <HAL_RCC_ClockConfig+0x28c>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	250b      	movs	r5, #11
 80050f6:	197c      	adds	r4, r7, r5
 80050f8:	0018      	movs	r0, r3
 80050fa:	f7fe fc09 	bl	8003910 <HAL_InitTick>
 80050fe:	0003      	movs	r3, r0
 8005100:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8005102:	197b      	adds	r3, r7, r5
 8005104:	781b      	ldrb	r3, [r3, #0]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d002      	beq.n	8005110 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800510a:	197b      	adds	r3, r7, r5
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	e000      	b.n	8005112 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	0018      	movs	r0, r3
 8005114:	46bd      	mov	sp, r7
 8005116:	b004      	add	sp, #16
 8005118:	bdb0      	pop	{r4, r5, r7, pc}
 800511a:	46c0      	nop			; (mov r8, r8)
 800511c:	40022000 	.word	0x40022000
 8005120:	00001388 	.word	0x00001388
 8005124:	40021000 	.word	0x40021000
 8005128:	fffff8ff 	.word	0xfffff8ff
 800512c:	ffffc7ff 	.word	0xffffc7ff
 8005130:	08009b7c 	.word	0x08009b7c
 8005134:	20000000 	.word	0x20000000
 8005138:	20000004 	.word	0x20000004

0800513c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800513c:	b5b0      	push	{r4, r5, r7, lr}
 800513e:	b08e      	sub	sp, #56	; 0x38
 8005140:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8005142:	4b4c      	ldr	r3, [pc, #304]	; (8005274 <HAL_RCC_GetSysClockFreq+0x138>)
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005148:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800514a:	230c      	movs	r3, #12
 800514c:	4013      	ands	r3, r2
 800514e:	2b0c      	cmp	r3, #12
 8005150:	d014      	beq.n	800517c <HAL_RCC_GetSysClockFreq+0x40>
 8005152:	d900      	bls.n	8005156 <HAL_RCC_GetSysClockFreq+0x1a>
 8005154:	e07b      	b.n	800524e <HAL_RCC_GetSysClockFreq+0x112>
 8005156:	2b04      	cmp	r3, #4
 8005158:	d002      	beq.n	8005160 <HAL_RCC_GetSysClockFreq+0x24>
 800515a:	2b08      	cmp	r3, #8
 800515c:	d00b      	beq.n	8005176 <HAL_RCC_GetSysClockFreq+0x3a>
 800515e:	e076      	b.n	800524e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005160:	4b44      	ldr	r3, [pc, #272]	; (8005274 <HAL_RCC_GetSysClockFreq+0x138>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2210      	movs	r2, #16
 8005166:	4013      	ands	r3, r2
 8005168:	d002      	beq.n	8005170 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800516a:	4b43      	ldr	r3, [pc, #268]	; (8005278 <HAL_RCC_GetSysClockFreq+0x13c>)
 800516c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800516e:	e07c      	b.n	800526a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8005170:	4b42      	ldr	r3, [pc, #264]	; (800527c <HAL_RCC_GetSysClockFreq+0x140>)
 8005172:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005174:	e079      	b.n	800526a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005176:	4b42      	ldr	r3, [pc, #264]	; (8005280 <HAL_RCC_GetSysClockFreq+0x144>)
 8005178:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800517a:	e076      	b.n	800526a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800517c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800517e:	0c9a      	lsrs	r2, r3, #18
 8005180:	230f      	movs	r3, #15
 8005182:	401a      	ands	r2, r3
 8005184:	4b3f      	ldr	r3, [pc, #252]	; (8005284 <HAL_RCC_GetSysClockFreq+0x148>)
 8005186:	5c9b      	ldrb	r3, [r3, r2]
 8005188:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800518a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800518c:	0d9a      	lsrs	r2, r3, #22
 800518e:	2303      	movs	r3, #3
 8005190:	4013      	ands	r3, r2
 8005192:	3301      	adds	r3, #1
 8005194:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005196:	4b37      	ldr	r3, [pc, #220]	; (8005274 <HAL_RCC_GetSysClockFreq+0x138>)
 8005198:	68da      	ldr	r2, [r3, #12]
 800519a:	2380      	movs	r3, #128	; 0x80
 800519c:	025b      	lsls	r3, r3, #9
 800519e:	4013      	ands	r3, r2
 80051a0:	d01a      	beq.n	80051d8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80051a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a4:	61bb      	str	r3, [r7, #24]
 80051a6:	2300      	movs	r3, #0
 80051a8:	61fb      	str	r3, [r7, #28]
 80051aa:	4a35      	ldr	r2, [pc, #212]	; (8005280 <HAL_RCC_GetSysClockFreq+0x144>)
 80051ac:	2300      	movs	r3, #0
 80051ae:	69b8      	ldr	r0, [r7, #24]
 80051b0:	69f9      	ldr	r1, [r7, #28]
 80051b2:	f7fb f999 	bl	80004e8 <__aeabi_lmul>
 80051b6:	0002      	movs	r2, r0
 80051b8:	000b      	movs	r3, r1
 80051ba:	0010      	movs	r0, r2
 80051bc:	0019      	movs	r1, r3
 80051be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c0:	613b      	str	r3, [r7, #16]
 80051c2:	2300      	movs	r3, #0
 80051c4:	617b      	str	r3, [r7, #20]
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f7fb f96d 	bl	80004a8 <__aeabi_uldivmod>
 80051ce:	0002      	movs	r2, r0
 80051d0:	000b      	movs	r3, r1
 80051d2:	0013      	movs	r3, r2
 80051d4:	637b      	str	r3, [r7, #52]	; 0x34
 80051d6:	e037      	b.n	8005248 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80051d8:	4b26      	ldr	r3, [pc, #152]	; (8005274 <HAL_RCC_GetSysClockFreq+0x138>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2210      	movs	r2, #16
 80051de:	4013      	ands	r3, r2
 80051e0:	d01a      	beq.n	8005218 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80051e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e4:	60bb      	str	r3, [r7, #8]
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
 80051ea:	4a23      	ldr	r2, [pc, #140]	; (8005278 <HAL_RCC_GetSysClockFreq+0x13c>)
 80051ec:	2300      	movs	r3, #0
 80051ee:	68b8      	ldr	r0, [r7, #8]
 80051f0:	68f9      	ldr	r1, [r7, #12]
 80051f2:	f7fb f979 	bl	80004e8 <__aeabi_lmul>
 80051f6:	0002      	movs	r2, r0
 80051f8:	000b      	movs	r3, r1
 80051fa:	0010      	movs	r0, r2
 80051fc:	0019      	movs	r1, r3
 80051fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005200:	603b      	str	r3, [r7, #0]
 8005202:	2300      	movs	r3, #0
 8005204:	607b      	str	r3, [r7, #4]
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f7fb f94d 	bl	80004a8 <__aeabi_uldivmod>
 800520e:	0002      	movs	r2, r0
 8005210:	000b      	movs	r3, r1
 8005212:	0013      	movs	r3, r2
 8005214:	637b      	str	r3, [r7, #52]	; 0x34
 8005216:	e017      	b.n	8005248 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521a:	0018      	movs	r0, r3
 800521c:	2300      	movs	r3, #0
 800521e:	0019      	movs	r1, r3
 8005220:	4a16      	ldr	r2, [pc, #88]	; (800527c <HAL_RCC_GetSysClockFreq+0x140>)
 8005222:	2300      	movs	r3, #0
 8005224:	f7fb f960 	bl	80004e8 <__aeabi_lmul>
 8005228:	0002      	movs	r2, r0
 800522a:	000b      	movs	r3, r1
 800522c:	0010      	movs	r0, r2
 800522e:	0019      	movs	r1, r3
 8005230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005232:	001c      	movs	r4, r3
 8005234:	2300      	movs	r3, #0
 8005236:	001d      	movs	r5, r3
 8005238:	0022      	movs	r2, r4
 800523a:	002b      	movs	r3, r5
 800523c:	f7fb f934 	bl	80004a8 <__aeabi_uldivmod>
 8005240:	0002      	movs	r2, r0
 8005242:	000b      	movs	r3, r1
 8005244:	0013      	movs	r3, r2
 8005246:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8005248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800524a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800524c:	e00d      	b.n	800526a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800524e:	4b09      	ldr	r3, [pc, #36]	; (8005274 <HAL_RCC_GetSysClockFreq+0x138>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	0b5b      	lsrs	r3, r3, #13
 8005254:	2207      	movs	r2, #7
 8005256:	4013      	ands	r3, r2
 8005258:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800525a:	6a3b      	ldr	r3, [r7, #32]
 800525c:	3301      	adds	r3, #1
 800525e:	2280      	movs	r2, #128	; 0x80
 8005260:	0212      	lsls	r2, r2, #8
 8005262:	409a      	lsls	r2, r3
 8005264:	0013      	movs	r3, r2
 8005266:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005268:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800526a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800526c:	0018      	movs	r0, r3
 800526e:	46bd      	mov	sp, r7
 8005270:	b00e      	add	sp, #56	; 0x38
 8005272:	bdb0      	pop	{r4, r5, r7, pc}
 8005274:	40021000 	.word	0x40021000
 8005278:	003d0900 	.word	0x003d0900
 800527c:	00f42400 	.word	0x00f42400
 8005280:	007a1200 	.word	0x007a1200
 8005284:	08009b94 	.word	0x08009b94

08005288 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800528c:	4b02      	ldr	r3, [pc, #8]	; (8005298 <HAL_RCC_GetHCLKFreq+0x10>)
 800528e:	681b      	ldr	r3, [r3, #0]
}
 8005290:	0018      	movs	r0, r3
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	46c0      	nop			; (mov r8, r8)
 8005298:	20000000 	.word	0x20000000

0800529c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80052a0:	f7ff fff2 	bl	8005288 <HAL_RCC_GetHCLKFreq>
 80052a4:	0001      	movs	r1, r0
 80052a6:	4b06      	ldr	r3, [pc, #24]	; (80052c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	0a1b      	lsrs	r3, r3, #8
 80052ac:	2207      	movs	r2, #7
 80052ae:	4013      	ands	r3, r2
 80052b0:	4a04      	ldr	r2, [pc, #16]	; (80052c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80052b2:	5cd3      	ldrb	r3, [r2, r3]
 80052b4:	40d9      	lsrs	r1, r3
 80052b6:	000b      	movs	r3, r1
}
 80052b8:	0018      	movs	r0, r3
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	46c0      	nop			; (mov r8, r8)
 80052c0:	40021000 	.word	0x40021000
 80052c4:	08009b8c 	.word	0x08009b8c

080052c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80052cc:	f7ff ffdc 	bl	8005288 <HAL_RCC_GetHCLKFreq>
 80052d0:	0001      	movs	r1, r0
 80052d2:	4b06      	ldr	r3, [pc, #24]	; (80052ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	0adb      	lsrs	r3, r3, #11
 80052d8:	2207      	movs	r2, #7
 80052da:	4013      	ands	r3, r2
 80052dc:	4a04      	ldr	r2, [pc, #16]	; (80052f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80052de:	5cd3      	ldrb	r3, [r2, r3]
 80052e0:	40d9      	lsrs	r1, r3
 80052e2:	000b      	movs	r3, r1
}
 80052e4:	0018      	movs	r0, r3
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	46c0      	nop			; (mov r8, r8)
 80052ec:	40021000 	.word	0x40021000
 80052f0:	08009b8c 	.word	0x08009b8c

080052f4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b086      	sub	sp, #24
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80052fc:	2317      	movs	r3, #23
 80052fe:	18fb      	adds	r3, r7, r3
 8005300:	2200      	movs	r2, #0
 8005302:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2220      	movs	r2, #32
 800530a:	4013      	ands	r3, r2
 800530c:	d106      	bne.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	2380      	movs	r3, #128	; 0x80
 8005314:	011b      	lsls	r3, r3, #4
 8005316:	4013      	ands	r3, r2
 8005318:	d100      	bne.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x28>
 800531a:	e0d9      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800531c:	4ba4      	ldr	r3, [pc, #656]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800531e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005320:	2380      	movs	r3, #128	; 0x80
 8005322:	055b      	lsls	r3, r3, #21
 8005324:	4013      	ands	r3, r2
 8005326:	d10a      	bne.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005328:	4ba1      	ldr	r3, [pc, #644]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800532a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800532c:	4ba0      	ldr	r3, [pc, #640]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800532e:	2180      	movs	r1, #128	; 0x80
 8005330:	0549      	lsls	r1, r1, #21
 8005332:	430a      	orrs	r2, r1
 8005334:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005336:	2317      	movs	r3, #23
 8005338:	18fb      	adds	r3, r7, r3
 800533a:	2201      	movs	r2, #1
 800533c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800533e:	4b9d      	ldr	r3, [pc, #628]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	2380      	movs	r3, #128	; 0x80
 8005344:	005b      	lsls	r3, r3, #1
 8005346:	4013      	ands	r3, r2
 8005348:	d11a      	bne.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800534a:	4b9a      	ldr	r3, [pc, #616]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	4b99      	ldr	r3, [pc, #612]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8005350:	2180      	movs	r1, #128	; 0x80
 8005352:	0049      	lsls	r1, r1, #1
 8005354:	430a      	orrs	r2, r1
 8005356:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005358:	f7fe fb20 	bl	800399c <HAL_GetTick>
 800535c:	0003      	movs	r3, r0
 800535e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005360:	e008      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005362:	f7fe fb1b 	bl	800399c <HAL_GetTick>
 8005366:	0002      	movs	r2, r0
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	2b64      	cmp	r3, #100	; 0x64
 800536e:	d901      	bls.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005370:	2303      	movs	r3, #3
 8005372:	e118      	b.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005374:	4b8f      	ldr	r3, [pc, #572]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	2380      	movs	r3, #128	; 0x80
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	4013      	ands	r3, r2
 800537e:	d0f0      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005380:	4b8b      	ldr	r3, [pc, #556]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	23c0      	movs	r3, #192	; 0xc0
 8005386:	039b      	lsls	r3, r3, #14
 8005388:	4013      	ands	r3, r2
 800538a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685a      	ldr	r2, [r3, #4]
 8005390:	23c0      	movs	r3, #192	; 0xc0
 8005392:	039b      	lsls	r3, r3, #14
 8005394:	4013      	ands	r3, r2
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	429a      	cmp	r2, r3
 800539a:	d107      	bne.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	689a      	ldr	r2, [r3, #8]
 80053a0:	23c0      	movs	r3, #192	; 0xc0
 80053a2:	039b      	lsls	r3, r3, #14
 80053a4:	4013      	ands	r3, r2
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d013      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685a      	ldr	r2, [r3, #4]
 80053b0:	23c0      	movs	r3, #192	; 0xc0
 80053b2:	029b      	lsls	r3, r3, #10
 80053b4:	401a      	ands	r2, r3
 80053b6:	23c0      	movs	r3, #192	; 0xc0
 80053b8:	029b      	lsls	r3, r3, #10
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d10a      	bne.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80053be:	4b7c      	ldr	r3, [pc, #496]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	2380      	movs	r3, #128	; 0x80
 80053c4:	029b      	lsls	r3, r3, #10
 80053c6:	401a      	ands	r2, r3
 80053c8:	2380      	movs	r3, #128	; 0x80
 80053ca:	029b      	lsls	r3, r3, #10
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d101      	bne.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e0e8      	b.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80053d4:	4b76      	ldr	r3, [pc, #472]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80053d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053d8:	23c0      	movs	r3, #192	; 0xc0
 80053da:	029b      	lsls	r3, r3, #10
 80053dc:	4013      	ands	r3, r2
 80053de:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d049      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685a      	ldr	r2, [r3, #4]
 80053ea:	23c0      	movs	r3, #192	; 0xc0
 80053ec:	029b      	lsls	r3, r3, #10
 80053ee:	4013      	ands	r3, r2
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d004      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2220      	movs	r2, #32
 80053fc:	4013      	ands	r3, r2
 80053fe:	d10d      	bne.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689a      	ldr	r2, [r3, #8]
 8005404:	23c0      	movs	r3, #192	; 0xc0
 8005406:	029b      	lsls	r3, r3, #10
 8005408:	4013      	ands	r3, r2
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	429a      	cmp	r2, r3
 800540e:	d034      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	2380      	movs	r3, #128	; 0x80
 8005416:	011b      	lsls	r3, r3, #4
 8005418:	4013      	ands	r3, r2
 800541a:	d02e      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800541c:	4b64      	ldr	r3, [pc, #400]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800541e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005420:	4a65      	ldr	r2, [pc, #404]	; (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005422:	4013      	ands	r3, r2
 8005424:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005426:	4b62      	ldr	r3, [pc, #392]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005428:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800542a:	4b61      	ldr	r3, [pc, #388]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800542c:	2180      	movs	r1, #128	; 0x80
 800542e:	0309      	lsls	r1, r1, #12
 8005430:	430a      	orrs	r2, r1
 8005432:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005434:	4b5e      	ldr	r3, [pc, #376]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005436:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005438:	4b5d      	ldr	r3, [pc, #372]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800543a:	4960      	ldr	r1, [pc, #384]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800543c:	400a      	ands	r2, r1
 800543e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005440:	4b5b      	ldr	r3, [pc, #364]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	2380      	movs	r3, #128	; 0x80
 800544a:	005b      	lsls	r3, r3, #1
 800544c:	4013      	ands	r3, r2
 800544e:	d014      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005450:	f7fe faa4 	bl	800399c <HAL_GetTick>
 8005454:	0003      	movs	r3, r0
 8005456:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005458:	e009      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800545a:	f7fe fa9f 	bl	800399c <HAL_GetTick>
 800545e:	0002      	movs	r2, r0
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	4a56      	ldr	r2, [pc, #344]	; (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d901      	bls.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e09b      	b.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800546e:	4b50      	ldr	r3, [pc, #320]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005470:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005472:	2380      	movs	r3, #128	; 0x80
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	4013      	ands	r3, r2
 8005478:	d0ef      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	23c0      	movs	r3, #192	; 0xc0
 8005480:	029b      	lsls	r3, r3, #10
 8005482:	401a      	ands	r2, r3
 8005484:	23c0      	movs	r3, #192	; 0xc0
 8005486:	029b      	lsls	r3, r3, #10
 8005488:	429a      	cmp	r2, r3
 800548a:	d10c      	bne.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 800548c:	4b48      	ldr	r3, [pc, #288]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a4c      	ldr	r2, [pc, #304]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8005492:	4013      	ands	r3, r2
 8005494:	0019      	movs	r1, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	23c0      	movs	r3, #192	; 0xc0
 800549c:	039b      	lsls	r3, r3, #14
 800549e:	401a      	ands	r2, r3
 80054a0:	4b43      	ldr	r3, [pc, #268]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054a2:	430a      	orrs	r2, r1
 80054a4:	601a      	str	r2, [r3, #0]
 80054a6:	4b42      	ldr	r3, [pc, #264]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054a8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	23c0      	movs	r3, #192	; 0xc0
 80054b0:	029b      	lsls	r3, r3, #10
 80054b2:	401a      	ands	r2, r3
 80054b4:	4b3e      	ldr	r3, [pc, #248]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054b6:	430a      	orrs	r2, r1
 80054b8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80054ba:	2317      	movs	r3, #23
 80054bc:	18fb      	adds	r3, r7, r3
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d105      	bne.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054c4:	4b3a      	ldr	r3, [pc, #232]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054c8:	4b39      	ldr	r3, [pc, #228]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054ca:	493f      	ldr	r1, [pc, #252]	; (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80054cc:	400a      	ands	r2, r1
 80054ce:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2201      	movs	r2, #1
 80054d6:	4013      	ands	r3, r2
 80054d8:	d009      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054da:	4b35      	ldr	r3, [pc, #212]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054de:	2203      	movs	r2, #3
 80054e0:	4393      	bics	r3, r2
 80054e2:	0019      	movs	r1, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	68da      	ldr	r2, [r3, #12]
 80054e8:	4b31      	ldr	r3, [pc, #196]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054ea:	430a      	orrs	r2, r1
 80054ec:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2202      	movs	r2, #2
 80054f4:	4013      	ands	r3, r2
 80054f6:	d009      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054f8:	4b2d      	ldr	r3, [pc, #180]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80054fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054fc:	220c      	movs	r2, #12
 80054fe:	4393      	bics	r3, r2
 8005500:	0019      	movs	r1, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	691a      	ldr	r2, [r3, #16]
 8005506:	4b2a      	ldr	r3, [pc, #168]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005508:	430a      	orrs	r2, r1
 800550a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2204      	movs	r2, #4
 8005512:	4013      	ands	r3, r2
 8005514:	d009      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005516:	4b26      	ldr	r3, [pc, #152]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800551a:	4a2c      	ldr	r2, [pc, #176]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800551c:	4013      	ands	r3, r2
 800551e:	0019      	movs	r1, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	695a      	ldr	r2, [r3, #20]
 8005524:	4b22      	ldr	r3, [pc, #136]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005526:	430a      	orrs	r2, r1
 8005528:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2208      	movs	r2, #8
 8005530:	4013      	ands	r3, r2
 8005532:	d009      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005534:	4b1e      	ldr	r3, [pc, #120]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005536:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005538:	4a25      	ldr	r2, [pc, #148]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800553a:	4013      	ands	r3, r2
 800553c:	0019      	movs	r1, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	699a      	ldr	r2, [r3, #24]
 8005542:	4b1b      	ldr	r3, [pc, #108]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005544:	430a      	orrs	r2, r1
 8005546:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	2380      	movs	r3, #128	; 0x80
 800554e:	005b      	lsls	r3, r3, #1
 8005550:	4013      	ands	r3, r2
 8005552:	d009      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005554:	4b16      	ldr	r3, [pc, #88]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005556:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005558:	4a17      	ldr	r2, [pc, #92]	; (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800555a:	4013      	ands	r3, r2
 800555c:	0019      	movs	r1, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	69da      	ldr	r2, [r3, #28]
 8005562:	4b13      	ldr	r3, [pc, #76]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005564:	430a      	orrs	r2, r1
 8005566:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2240      	movs	r2, #64	; 0x40
 800556e:	4013      	ands	r3, r2
 8005570:	d009      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005572:	4b0f      	ldr	r3, [pc, #60]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005576:	4a17      	ldr	r2, [pc, #92]	; (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005578:	4013      	ands	r3, r2
 800557a:	0019      	movs	r1, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005580:	4b0b      	ldr	r3, [pc, #44]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005582:	430a      	orrs	r2, r1
 8005584:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2280      	movs	r2, #128	; 0x80
 800558c:	4013      	ands	r3, r2
 800558e:	d009      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005590:	4b07      	ldr	r3, [pc, #28]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005594:	4a10      	ldr	r2, [pc, #64]	; (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005596:	4013      	ands	r3, r2
 8005598:	0019      	movs	r1, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1a      	ldr	r2, [r3, #32]
 800559e:	4b04      	ldr	r3, [pc, #16]	; (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80055a0:	430a      	orrs	r2, r1
 80055a2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	0018      	movs	r0, r3
 80055a8:	46bd      	mov	sp, r7
 80055aa:	b006      	add	sp, #24
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	46c0      	nop			; (mov r8, r8)
 80055b0:	40021000 	.word	0x40021000
 80055b4:	40007000 	.word	0x40007000
 80055b8:	fffcffff 	.word	0xfffcffff
 80055bc:	fff7ffff 	.word	0xfff7ffff
 80055c0:	00001388 	.word	0x00001388
 80055c4:	ffcfffff 	.word	0xffcfffff
 80055c8:	efffffff 	.word	0xefffffff
 80055cc:	fffff3ff 	.word	0xfffff3ff
 80055d0:	ffffcfff 	.word	0xffffcfff
 80055d4:	fbffffff 	.word	0xfbffffff
 80055d8:	fff3ffff 	.word	0xfff3ffff

080055dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d101      	bne.n	80055ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e083      	b.n	80056f6 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d109      	bne.n	800560a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	685a      	ldr	r2, [r3, #4]
 80055fa:	2382      	movs	r3, #130	; 0x82
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	429a      	cmp	r2, r3
 8005600:	d009      	beq.n	8005616 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	61da      	str	r2, [r3, #28]
 8005608:	e005      	b.n	8005616 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2251      	movs	r2, #81	; 0x51
 8005620:	5c9b      	ldrb	r3, [r3, r2]
 8005622:	b2db      	uxtb	r3, r3
 8005624:	2b00      	cmp	r3, #0
 8005626:	d107      	bne.n	8005638 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2250      	movs	r2, #80	; 0x50
 800562c:	2100      	movs	r1, #0
 800562e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	0018      	movs	r0, r3
 8005634:	f7fd ffc0 	bl	80035b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2251      	movs	r2, #81	; 0x51
 800563c:	2102      	movs	r1, #2
 800563e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2140      	movs	r1, #64	; 0x40
 800564c:	438a      	bics	r2, r1
 800564e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	685a      	ldr	r2, [r3, #4]
 8005654:	2382      	movs	r3, #130	; 0x82
 8005656:	005b      	lsls	r3, r3, #1
 8005658:	401a      	ands	r2, r3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6899      	ldr	r1, [r3, #8]
 800565e:	2384      	movs	r3, #132	; 0x84
 8005660:	021b      	lsls	r3, r3, #8
 8005662:	400b      	ands	r3, r1
 8005664:	431a      	orrs	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68d9      	ldr	r1, [r3, #12]
 800566a:	2380      	movs	r3, #128	; 0x80
 800566c:	011b      	lsls	r3, r3, #4
 800566e:	400b      	ands	r3, r1
 8005670:	431a      	orrs	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	2102      	movs	r1, #2
 8005678:	400b      	ands	r3, r1
 800567a:	431a      	orrs	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	695b      	ldr	r3, [r3, #20]
 8005680:	2101      	movs	r1, #1
 8005682:	400b      	ands	r3, r1
 8005684:	431a      	orrs	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6999      	ldr	r1, [r3, #24]
 800568a:	2380      	movs	r3, #128	; 0x80
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	400b      	ands	r3, r1
 8005690:	431a      	orrs	r2, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	2138      	movs	r1, #56	; 0x38
 8005698:	400b      	ands	r3, r1
 800569a:	431a      	orrs	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6a1b      	ldr	r3, [r3, #32]
 80056a0:	2180      	movs	r1, #128	; 0x80
 80056a2:	400b      	ands	r3, r1
 80056a4:	431a      	orrs	r2, r3
 80056a6:	0011      	movs	r1, r2
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056ac:	2380      	movs	r3, #128	; 0x80
 80056ae:	019b      	lsls	r3, r3, #6
 80056b0:	401a      	ands	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	430a      	orrs	r2, r1
 80056b8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	699b      	ldr	r3, [r3, #24]
 80056be:	0c1b      	lsrs	r3, r3, #16
 80056c0:	2204      	movs	r2, #4
 80056c2:	4013      	ands	r3, r2
 80056c4:	0019      	movs	r1, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ca:	2210      	movs	r2, #16
 80056cc:	401a      	ands	r2, r3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	430a      	orrs	r2, r1
 80056d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	69da      	ldr	r2, [r3, #28]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4907      	ldr	r1, [pc, #28]	; (8005700 <HAL_SPI_Init+0x124>)
 80056e2:	400a      	ands	r2, r1
 80056e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2251      	movs	r2, #81	; 0x51
 80056f0:	2101      	movs	r1, #1
 80056f2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	0018      	movs	r0, r3
 80056f8:	46bd      	mov	sp, r7
 80056fa:	b002      	add	sp, #8
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	46c0      	nop			; (mov r8, r8)
 8005700:	fffff7ff 	.word	0xfffff7ff

08005704 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b088      	sub	sp, #32
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	603b      	str	r3, [r7, #0]
 8005710:	1dbb      	adds	r3, r7, #6
 8005712:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005714:	231f      	movs	r3, #31
 8005716:	18fb      	adds	r3, r7, r3
 8005718:	2200      	movs	r2, #0
 800571a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2250      	movs	r2, #80	; 0x50
 8005720:	5c9b      	ldrb	r3, [r3, r2]
 8005722:	2b01      	cmp	r3, #1
 8005724:	d101      	bne.n	800572a <HAL_SPI_Transmit+0x26>
 8005726:	2302      	movs	r3, #2
 8005728:	e13e      	b.n	80059a8 <HAL_SPI_Transmit+0x2a4>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2250      	movs	r2, #80	; 0x50
 800572e:	2101      	movs	r1, #1
 8005730:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005732:	f7fe f933 	bl	800399c <HAL_GetTick>
 8005736:	0003      	movs	r3, r0
 8005738:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800573a:	2316      	movs	r3, #22
 800573c:	18fb      	adds	r3, r7, r3
 800573e:	1dba      	adds	r2, r7, #6
 8005740:	8812      	ldrh	r2, [r2, #0]
 8005742:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2251      	movs	r2, #81	; 0x51
 8005748:	5c9b      	ldrb	r3, [r3, r2]
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b01      	cmp	r3, #1
 800574e:	d004      	beq.n	800575a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005750:	231f      	movs	r3, #31
 8005752:	18fb      	adds	r3, r7, r3
 8005754:	2202      	movs	r2, #2
 8005756:	701a      	strb	r2, [r3, #0]
    goto error;
 8005758:	e11b      	b.n	8005992 <HAL_SPI_Transmit+0x28e>
  }

  if ((pData == NULL) || (Size == 0U))
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d003      	beq.n	8005768 <HAL_SPI_Transmit+0x64>
 8005760:	1dbb      	adds	r3, r7, #6
 8005762:	881b      	ldrh	r3, [r3, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d104      	bne.n	8005772 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8005768:	231f      	movs	r3, #31
 800576a:	18fb      	adds	r3, r7, r3
 800576c:	2201      	movs	r2, #1
 800576e:	701a      	strb	r2, [r3, #0]
    goto error;
 8005770:	e10f      	b.n	8005992 <HAL_SPI_Transmit+0x28e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2251      	movs	r2, #81	; 0x51
 8005776:	2103      	movs	r1, #3
 8005778:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	68ba      	ldr	r2, [r7, #8]
 8005784:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	1dba      	adds	r2, r7, #6
 800578a:	8812      	ldrh	r2, [r2, #0]
 800578c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	1dba      	adds	r2, r7, #6
 8005792:	8812      	ldrh	r2, [r2, #0]
 8005794:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	689a      	ldr	r2, [r3, #8]
 80057b8:	2380      	movs	r3, #128	; 0x80
 80057ba:	021b      	lsls	r3, r3, #8
 80057bc:	429a      	cmp	r2, r3
 80057be:	d110      	bne.n	80057e2 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2140      	movs	r1, #64	; 0x40
 80057cc:	438a      	bics	r2, r1
 80057ce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2180      	movs	r1, #128	; 0x80
 80057dc:	01c9      	lsls	r1, r1, #7
 80057de:	430a      	orrs	r2, r1
 80057e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2240      	movs	r2, #64	; 0x40
 80057ea:	4013      	ands	r3, r2
 80057ec:	2b40      	cmp	r3, #64	; 0x40
 80057ee:	d007      	beq.n	8005800 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2140      	movs	r1, #64	; 0x40
 80057fc:	430a      	orrs	r2, r1
 80057fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	68da      	ldr	r2, [r3, #12]
 8005804:	2380      	movs	r3, #128	; 0x80
 8005806:	011b      	lsls	r3, r3, #4
 8005808:	429a      	cmp	r2, r3
 800580a:	d14e      	bne.n	80058aa <HAL_SPI_Transmit+0x1a6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d004      	beq.n	800581e <HAL_SPI_Transmit+0x11a>
 8005814:	2316      	movs	r3, #22
 8005816:	18fb      	adds	r3, r7, r3
 8005818:	881b      	ldrh	r3, [r3, #0]
 800581a:	2b01      	cmp	r3, #1
 800581c:	d13f      	bne.n	800589e <HAL_SPI_Transmit+0x19a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005822:	881a      	ldrh	r2, [r3, #0]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800582e:	1c9a      	adds	r2, r3, #2
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005838:	b29b      	uxth	r3, r3
 800583a:	3b01      	subs	r3, #1
 800583c:	b29a      	uxth	r2, r3
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005842:	e02c      	b.n	800589e <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	2202      	movs	r2, #2
 800584c:	4013      	ands	r3, r2
 800584e:	2b02      	cmp	r3, #2
 8005850:	d112      	bne.n	8005878 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005856:	881a      	ldrh	r2, [r3, #0]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005862:	1c9a      	adds	r2, r3, #2
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800586c:	b29b      	uxth	r3, r3
 800586e:	3b01      	subs	r3, #1
 8005870:	b29a      	uxth	r2, r3
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	86da      	strh	r2, [r3, #54]	; 0x36
 8005876:	e012      	b.n	800589e <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005878:	f7fe f890 	bl	800399c <HAL_GetTick>
 800587c:	0002      	movs	r2, r0
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	683a      	ldr	r2, [r7, #0]
 8005884:	429a      	cmp	r2, r3
 8005886:	d802      	bhi.n	800588e <HAL_SPI_Transmit+0x18a>
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	3301      	adds	r3, #1
 800588c:	d102      	bne.n	8005894 <HAL_SPI_Transmit+0x190>
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d104      	bne.n	800589e <HAL_SPI_Transmit+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8005894:	231f      	movs	r3, #31
 8005896:	18fb      	adds	r3, r7, r3
 8005898:	2203      	movs	r2, #3
 800589a:	701a      	strb	r2, [r3, #0]
          goto error;
 800589c:	e079      	b.n	8005992 <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d1cd      	bne.n	8005844 <HAL_SPI_Transmit+0x140>
 80058a8:	e04f      	b.n	800594a <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d004      	beq.n	80058bc <HAL_SPI_Transmit+0x1b8>
 80058b2:	2316      	movs	r3, #22
 80058b4:	18fb      	adds	r3, r7, r3
 80058b6:	881b      	ldrh	r3, [r3, #0]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d141      	bne.n	8005940 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	330c      	adds	r3, #12
 80058c6:	7812      	ldrb	r2, [r2, #0]
 80058c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ce:	1c5a      	adds	r2, r3, #1
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058d8:	b29b      	uxth	r3, r3
 80058da:	3b01      	subs	r3, #1
 80058dc:	b29a      	uxth	r2, r3
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80058e2:	e02d      	b.n	8005940 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	2202      	movs	r2, #2
 80058ec:	4013      	ands	r3, r2
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	d113      	bne.n	800591a <HAL_SPI_Transmit+0x216>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	330c      	adds	r3, #12
 80058fc:	7812      	ldrb	r2, [r2, #0]
 80058fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005904:	1c5a      	adds	r2, r3, #1
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800590e:	b29b      	uxth	r3, r3
 8005910:	3b01      	subs	r3, #1
 8005912:	b29a      	uxth	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	86da      	strh	r2, [r3, #54]	; 0x36
 8005918:	e012      	b.n	8005940 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800591a:	f7fe f83f 	bl	800399c <HAL_GetTick>
 800591e:	0002      	movs	r2, r0
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d802      	bhi.n	8005930 <HAL_SPI_Transmit+0x22c>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	3301      	adds	r3, #1
 800592e:	d102      	bne.n	8005936 <HAL_SPI_Transmit+0x232>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d104      	bne.n	8005940 <HAL_SPI_Transmit+0x23c>
        {
          errorcode = HAL_TIMEOUT;
 8005936:	231f      	movs	r3, #31
 8005938:	18fb      	adds	r3, r7, r3
 800593a:	2203      	movs	r2, #3
 800593c:	701a      	strb	r2, [r3, #0]
          goto error;
 800593e:	e028      	b.n	8005992 <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005944:	b29b      	uxth	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1cc      	bne.n	80058e4 <HAL_SPI_Transmit+0x1e0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800594a:	69ba      	ldr	r2, [r7, #24]
 800594c:	6839      	ldr	r1, [r7, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	0018      	movs	r0, r3
 8005952:	f000 fa77 	bl	8005e44 <SPI_EndRxTxTransaction>
 8005956:	1e03      	subs	r3, r0, #0
 8005958:	d002      	beq.n	8005960 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2220      	movs	r2, #32
 800595e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d10a      	bne.n	800597e <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005968:	2300      	movs	r3, #0
 800596a:	613b      	str	r3, [r7, #16]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	613b      	str	r3, [r7, #16]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	613b      	str	r3, [r7, #16]
 800597c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005982:	2b00      	cmp	r3, #0
 8005984:	d004      	beq.n	8005990 <HAL_SPI_Transmit+0x28c>
  {
    errorcode = HAL_ERROR;
 8005986:	231f      	movs	r3, #31
 8005988:	18fb      	adds	r3, r7, r3
 800598a:	2201      	movs	r2, #1
 800598c:	701a      	strb	r2, [r3, #0]
 800598e:	e000      	b.n	8005992 <HAL_SPI_Transmit+0x28e>
  }

error:
 8005990:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2251      	movs	r2, #81	; 0x51
 8005996:	2101      	movs	r1, #1
 8005998:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2250      	movs	r2, #80	; 0x50
 800599e:	2100      	movs	r1, #0
 80059a0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80059a2:	231f      	movs	r3, #31
 80059a4:	18fb      	adds	r3, r7, r3
 80059a6:	781b      	ldrb	r3, [r3, #0]
}
 80059a8:	0018      	movs	r0, r3
 80059aa:	46bd      	mov	sp, r7
 80059ac:	b008      	add	sp, #32
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b08c      	sub	sp, #48	; 0x30
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	60b9      	str	r1, [r7, #8]
 80059ba:	607a      	str	r2, [r7, #4]
 80059bc:	001a      	movs	r2, r3
 80059be:	1cbb      	adds	r3, r7, #2
 80059c0:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80059c2:	2301      	movs	r3, #1
 80059c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80059c6:	232b      	movs	r3, #43	; 0x2b
 80059c8:	18fb      	adds	r3, r7, r3
 80059ca:	2200      	movs	r2, #0
 80059cc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2250      	movs	r2, #80	; 0x50
 80059d2:	5c9b      	ldrb	r3, [r3, r2]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d101      	bne.n	80059dc <HAL_SPI_TransmitReceive+0x2c>
 80059d8:	2302      	movs	r3, #2
 80059da:	e1a0      	b.n	8005d1e <HAL_SPI_TransmitReceive+0x36e>
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2250      	movs	r2, #80	; 0x50
 80059e0:	2101      	movs	r1, #1
 80059e2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059e4:	f7fd ffda 	bl	800399c <HAL_GetTick>
 80059e8:	0003      	movs	r3, r0
 80059ea:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059ec:	2023      	movs	r0, #35	; 0x23
 80059ee:	183b      	adds	r3, r7, r0
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	2151      	movs	r1, #81	; 0x51
 80059f4:	5c52      	ldrb	r2, [r2, r1]
 80059f6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80059fe:	231a      	movs	r3, #26
 8005a00:	18fb      	adds	r3, r7, r3
 8005a02:	1cba      	adds	r2, r7, #2
 8005a04:	8812      	ldrh	r2, [r2, #0]
 8005a06:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a08:	183b      	adds	r3, r7, r0
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d011      	beq.n	8005a34 <HAL_SPI_TransmitReceive+0x84>
 8005a10:	69fa      	ldr	r2, [r7, #28]
 8005a12:	2382      	movs	r3, #130	; 0x82
 8005a14:	005b      	lsls	r3, r3, #1
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d107      	bne.n	8005a2a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d103      	bne.n	8005a2a <HAL_SPI_TransmitReceive+0x7a>
 8005a22:	183b      	adds	r3, r7, r0
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	2b04      	cmp	r3, #4
 8005a28:	d004      	beq.n	8005a34 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8005a2a:	232b      	movs	r3, #43	; 0x2b
 8005a2c:	18fb      	adds	r3, r7, r3
 8005a2e:	2202      	movs	r2, #2
 8005a30:	701a      	strb	r2, [r3, #0]
    goto error;
 8005a32:	e169      	b.n	8005d08 <HAL_SPI_TransmitReceive+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d006      	beq.n	8005a48 <HAL_SPI_TransmitReceive+0x98>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d003      	beq.n	8005a48 <HAL_SPI_TransmitReceive+0x98>
 8005a40:	1cbb      	adds	r3, r7, #2
 8005a42:	881b      	ldrh	r3, [r3, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d104      	bne.n	8005a52 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8005a48:	232b      	movs	r3, #43	; 0x2b
 8005a4a:	18fb      	adds	r3, r7, r3
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	701a      	strb	r2, [r3, #0]
    goto error;
 8005a50:	e15a      	b.n	8005d08 <HAL_SPI_TransmitReceive+0x358>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2251      	movs	r2, #81	; 0x51
 8005a56:	5c9b      	ldrb	r3, [r3, r2]
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	2b04      	cmp	r3, #4
 8005a5c:	d003      	beq.n	8005a66 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2251      	movs	r2, #81	; 0x51
 8005a62:	2105      	movs	r1, #5
 8005a64:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	1cba      	adds	r2, r7, #2
 8005a76:	8812      	ldrh	r2, [r2, #0]
 8005a78:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	1cba      	adds	r2, r7, #2
 8005a7e:	8812      	ldrh	r2, [r2, #0]
 8005a80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	1cba      	adds	r2, r7, #2
 8005a8c:	8812      	ldrh	r2, [r2, #0]
 8005a8e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	1cba      	adds	r2, r7, #2
 8005a94:	8812      	ldrh	r2, [r2, #0]
 8005a96:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2240      	movs	r2, #64	; 0x40
 8005aac:	4013      	ands	r3, r2
 8005aae:	2b40      	cmp	r3, #64	; 0x40
 8005ab0:	d007      	beq.n	8005ac2 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2140      	movs	r1, #64	; 0x40
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	68da      	ldr	r2, [r3, #12]
 8005ac6:	2380      	movs	r3, #128	; 0x80
 8005ac8:	011b      	lsls	r3, r3, #4
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d000      	beq.n	8005ad0 <HAL_SPI_TransmitReceive+0x120>
 8005ace:	e07a      	b.n	8005bc6 <HAL_SPI_TransmitReceive+0x216>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d004      	beq.n	8005ae2 <HAL_SPI_TransmitReceive+0x132>
 8005ad8:	231a      	movs	r3, #26
 8005ada:	18fb      	adds	r3, r7, r3
 8005adc:	881b      	ldrh	r3, [r3, #0]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d166      	bne.n	8005bb0 <HAL_SPI_TransmitReceive+0x200>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae6:	881a      	ldrh	r2, [r3, #0]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af2:	1c9a      	adds	r2, r3, #2
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	3b01      	subs	r3, #1
 8005b00:	b29a      	uxth	r2, r3
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b06:	e053      	b.n	8005bb0 <HAL_SPI_TransmitReceive+0x200>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	2202      	movs	r2, #2
 8005b10:	4013      	ands	r3, r2
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d11b      	bne.n	8005b4e <HAL_SPI_TransmitReceive+0x19e>
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d016      	beq.n	8005b4e <HAL_SPI_TransmitReceive+0x19e>
 8005b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d113      	bne.n	8005b4e <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b2a:	881a      	ldrh	r2, [r3, #0]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b36:	1c9a      	adds	r2, r3, #2
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	3b01      	subs	r3, #1
 8005b44:	b29a      	uxth	r2, r3
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	2201      	movs	r2, #1
 8005b56:	4013      	ands	r3, r2
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d119      	bne.n	8005b90 <HAL_SPI_TransmitReceive+0x1e0>
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d014      	beq.n	8005b90 <HAL_SPI_TransmitReceive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68da      	ldr	r2, [r3, #12]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b70:	b292      	uxth	r2, r2
 8005b72:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b78:	1c9a      	adds	r2, r3, #2
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	3b01      	subs	r3, #1
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b90:	f7fd ff04 	bl	800399c <HAL_GetTick>
 8005b94:	0002      	movs	r2, r0
 8005b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d807      	bhi.n	8005bb0 <HAL_SPI_TransmitReceive+0x200>
 8005ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	d004      	beq.n	8005bb0 <HAL_SPI_TransmitReceive+0x200>
      {
        errorcode = HAL_TIMEOUT;
 8005ba6:	232b      	movs	r3, #43	; 0x2b
 8005ba8:	18fb      	adds	r3, r7, r3
 8005baa:	2203      	movs	r2, #3
 8005bac:	701a      	strb	r2, [r3, #0]
        goto error;
 8005bae:	e0ab      	b.n	8005d08 <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1a6      	bne.n	8005b08 <HAL_SPI_TransmitReceive+0x158>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d1a1      	bne.n	8005b08 <HAL_SPI_TransmitReceive+0x158>
 8005bc4:	e07f      	b.n	8005cc6 <HAL_SPI_TransmitReceive+0x316>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d005      	beq.n	8005bda <HAL_SPI_TransmitReceive+0x22a>
 8005bce:	231a      	movs	r3, #26
 8005bd0:	18fb      	adds	r3, r7, r3
 8005bd2:	881b      	ldrh	r3, [r3, #0]
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d000      	beq.n	8005bda <HAL_SPI_TransmitReceive+0x22a>
 8005bd8:	e06b      	b.n	8005cb2 <HAL_SPI_TransmitReceive+0x302>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	330c      	adds	r3, #12
 8005be4:	7812      	ldrb	r2, [r2, #0]
 8005be6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bec:	1c5a      	adds	r2, r3, #1
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c00:	e057      	b.n	8005cb2 <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	2202      	movs	r2, #2
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	2b02      	cmp	r3, #2
 8005c0e:	d11c      	bne.n	8005c4a <HAL_SPI_TransmitReceive+0x29a>
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d017      	beq.n	8005c4a <HAL_SPI_TransmitReceive+0x29a>
 8005c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d114      	bne.n	8005c4a <HAL_SPI_TransmitReceive+0x29a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	330c      	adds	r3, #12
 8005c2a:	7812      	ldrb	r2, [r2, #0]
 8005c2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c32:	1c5a      	adds	r2, r3, #1
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c46:	2300      	movs	r3, #0
 8005c48:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	2201      	movs	r2, #1
 8005c52:	4013      	ands	r3, r2
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d119      	bne.n	8005c8c <HAL_SPI_TransmitReceive+0x2dc>
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d014      	beq.n	8005c8c <HAL_SPI_TransmitReceive+0x2dc>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c6c:	b2d2      	uxtb	r2, r2
 8005c6e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c74:	1c5a      	adds	r2, r3, #1
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	3b01      	subs	r3, #1
 8005c82:	b29a      	uxth	r2, r3
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c8c:	f7fd fe86 	bl	800399c <HAL_GetTick>
 8005c90:	0002      	movs	r2, r0
 8005c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d802      	bhi.n	8005ca2 <HAL_SPI_TransmitReceive+0x2f2>
 8005c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	d102      	bne.n	8005ca8 <HAL_SPI_TransmitReceive+0x2f8>
 8005ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d104      	bne.n	8005cb2 <HAL_SPI_TransmitReceive+0x302>
      {
        errorcode = HAL_TIMEOUT;
 8005ca8:	232b      	movs	r3, #43	; 0x2b
 8005caa:	18fb      	adds	r3, r7, r3
 8005cac:	2203      	movs	r2, #3
 8005cae:	701a      	strb	r2, [r3, #0]
        goto error;
 8005cb0:	e02a      	b.n	8005d08 <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1a2      	bne.n	8005c02 <HAL_SPI_TransmitReceive+0x252>
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d19d      	bne.n	8005c02 <HAL_SPI_TransmitReceive+0x252>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cc8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	0018      	movs	r0, r3
 8005cce:	f000 f8b9 	bl	8005e44 <SPI_EndRxTxTransaction>
 8005cd2:	1e03      	subs	r3, r0, #0
 8005cd4:	d007      	beq.n	8005ce6 <HAL_SPI_TransmitReceive+0x336>
  {
    errorcode = HAL_ERROR;
 8005cd6:	232b      	movs	r3, #43	; 0x2b
 8005cd8:	18fb      	adds	r3, r7, r3
 8005cda:	2201      	movs	r2, #1
 8005cdc:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2220      	movs	r2, #32
 8005ce2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005ce4:	e010      	b.n	8005d08 <HAL_SPI_TransmitReceive+0x358>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d10b      	bne.n	8005d06 <HAL_SPI_TransmitReceive+0x356>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cee:	2300      	movs	r3, #0
 8005cf0:	617b      	str	r3, [r7, #20]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	617b      	str	r3, [r7, #20]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	617b      	str	r3, [r7, #20]
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	e000      	b.n	8005d08 <HAL_SPI_TransmitReceive+0x358>
  }

error :
 8005d06:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2251      	movs	r2, #81	; 0x51
 8005d0c:	2101      	movs	r1, #1
 8005d0e:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2250      	movs	r2, #80	; 0x50
 8005d14:	2100      	movs	r1, #0
 8005d16:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005d18:	232b      	movs	r3, #43	; 0x2b
 8005d1a:	18fb      	adds	r3, r7, r3
 8005d1c:	781b      	ldrb	r3, [r3, #0]
}
 8005d1e:	0018      	movs	r0, r3
 8005d20:	46bd      	mov	sp, r7
 8005d22:	b00c      	add	sp, #48	; 0x30
 8005d24:	bd80      	pop	{r7, pc}
	...

08005d28 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b088      	sub	sp, #32
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	603b      	str	r3, [r7, #0]
 8005d34:	1dfb      	adds	r3, r7, #7
 8005d36:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d38:	f7fd fe30 	bl	800399c <HAL_GetTick>
 8005d3c:	0002      	movs	r2, r0
 8005d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d40:	1a9b      	subs	r3, r3, r2
 8005d42:	683a      	ldr	r2, [r7, #0]
 8005d44:	18d3      	adds	r3, r2, r3
 8005d46:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d48:	f7fd fe28 	bl	800399c <HAL_GetTick>
 8005d4c:	0003      	movs	r3, r0
 8005d4e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d50:	4b3a      	ldr	r3, [pc, #232]	; (8005e3c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	015b      	lsls	r3, r3, #5
 8005d56:	0d1b      	lsrs	r3, r3, #20
 8005d58:	69fa      	ldr	r2, [r7, #28]
 8005d5a:	4353      	muls	r3, r2
 8005d5c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d5e:	e058      	b.n	8005e12 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	3301      	adds	r3, #1
 8005d64:	d055      	beq.n	8005e12 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d66:	f7fd fe19 	bl	800399c <HAL_GetTick>
 8005d6a:	0002      	movs	r2, r0
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	1ad3      	subs	r3, r2, r3
 8005d70:	69fa      	ldr	r2, [r7, #28]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d902      	bls.n	8005d7c <SPI_WaitFlagStateUntilTimeout+0x54>
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d142      	bne.n	8005e02 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	685a      	ldr	r2, [r3, #4]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	21e0      	movs	r1, #224	; 0xe0
 8005d88:	438a      	bics	r2, r1
 8005d8a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	685a      	ldr	r2, [r3, #4]
 8005d90:	2382      	movs	r3, #130	; 0x82
 8005d92:	005b      	lsls	r3, r3, #1
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d113      	bne.n	8005dc0 <SPI_WaitFlagStateUntilTimeout+0x98>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	689a      	ldr	r2, [r3, #8]
 8005d9c:	2380      	movs	r3, #128	; 0x80
 8005d9e:	021b      	lsls	r3, r3, #8
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d005      	beq.n	8005db0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	689a      	ldr	r2, [r3, #8]
 8005da8:	2380      	movs	r3, #128	; 0x80
 8005daa:	00db      	lsls	r3, r3, #3
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d107      	bne.n	8005dc0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2140      	movs	r1, #64	; 0x40
 8005dbc:	438a      	bics	r2, r1
 8005dbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005dc4:	2380      	movs	r3, #128	; 0x80
 8005dc6:	019b      	lsls	r3, r3, #6
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d110      	bne.n	8005dee <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	491a      	ldr	r1, [pc, #104]	; (8005e40 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005dd8:	400a      	ands	r2, r1
 8005dda:	601a      	str	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2180      	movs	r1, #128	; 0x80
 8005de8:	0189      	lsls	r1, r1, #6
 8005dea:	430a      	orrs	r2, r1
 8005dec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2251      	movs	r2, #81	; 0x51
 8005df2:	2101      	movs	r1, #1
 8005df4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2250      	movs	r2, #80	; 0x50
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e017      	b.n	8005e32 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d101      	bne.n	8005e0c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	68ba      	ldr	r2, [r7, #8]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	425a      	negs	r2, r3
 8005e22:	4153      	adcs	r3, r2
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	001a      	movs	r2, r3
 8005e28:	1dfb      	adds	r3, r7, #7
 8005e2a:	781b      	ldrb	r3, [r3, #0]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d197      	bne.n	8005d60 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	0018      	movs	r0, r3
 8005e34:	46bd      	mov	sp, r7
 8005e36:	b008      	add	sp, #32
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	46c0      	nop			; (mov r8, r8)
 8005e3c:	20000000 	.word	0x20000000
 8005e40:	ffffdfff 	.word	0xffffdfff

08005e44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b088      	sub	sp, #32
 8005e48:	af02      	add	r7, sp, #8
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e50:	4b1d      	ldr	r3, [pc, #116]	; (8005ec8 <SPI_EndRxTxTransaction+0x84>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	491d      	ldr	r1, [pc, #116]	; (8005ecc <SPI_EndRxTxTransaction+0x88>)
 8005e56:	0018      	movs	r0, r3
 8005e58:	f7fa f972 	bl	8000140 <__udivsi3>
 8005e5c:	0003      	movs	r3, r0
 8005e5e:	001a      	movs	r2, r3
 8005e60:	0013      	movs	r3, r2
 8005e62:	015b      	lsls	r3, r3, #5
 8005e64:	1a9b      	subs	r3, r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	189b      	adds	r3, r3, r2
 8005e6a:	00db      	lsls	r3, r3, #3
 8005e6c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	685a      	ldr	r2, [r3, #4]
 8005e72:	2382      	movs	r3, #130	; 0x82
 8005e74:	005b      	lsls	r3, r3, #1
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d112      	bne.n	8005ea0 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	68f8      	ldr	r0, [r7, #12]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	9300      	str	r3, [sp, #0]
 8005e82:	0013      	movs	r3, r2
 8005e84:	2200      	movs	r2, #0
 8005e86:	2180      	movs	r1, #128	; 0x80
 8005e88:	f7ff ff4e 	bl	8005d28 <SPI_WaitFlagStateUntilTimeout>
 8005e8c:	1e03      	subs	r3, r0, #0
 8005e8e:	d016      	beq.n	8005ebe <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e94:	2220      	movs	r2, #32
 8005e96:	431a      	orrs	r2, r3
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e00f      	b.n	8005ec0 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d00a      	beq.n	8005ebc <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	2280      	movs	r2, #128	; 0x80
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	2b80      	cmp	r3, #128	; 0x80
 8005eb8:	d0f2      	beq.n	8005ea0 <SPI_EndRxTxTransaction+0x5c>
 8005eba:	e000      	b.n	8005ebe <SPI_EndRxTxTransaction+0x7a>
        break;
 8005ebc:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	0018      	movs	r0, r3
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	b006      	add	sp, #24
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	20000000 	.word	0x20000000
 8005ecc:	016e3600 	.word	0x016e3600

08005ed0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e044      	b.n	8005f6c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d107      	bne.n	8005efa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2274      	movs	r2, #116	; 0x74
 8005eee:	2100      	movs	r1, #0
 8005ef0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	0018      	movs	r0, r3
 8005ef6:	f7fd fba3 	bl	8003640 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2224      	movs	r2, #36	; 0x24
 8005efe:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2101      	movs	r1, #1
 8005f0c:	438a      	bics	r2, r1
 8005f0e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	0018      	movs	r0, r3
 8005f14:	f000 f8d8 	bl	80060c8 <UART_SetConfig>
 8005f18:	0003      	movs	r3, r0
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d101      	bne.n	8005f22 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e024      	b.n	8005f6c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d003      	beq.n	8005f32 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	0018      	movs	r0, r3
 8005f2e:	f000 fb6b 	bl	8006608 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	490d      	ldr	r1, [pc, #52]	; (8005f74 <HAL_UART_Init+0xa4>)
 8005f3e:	400a      	ands	r2, r1
 8005f40:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	689a      	ldr	r2, [r3, #8]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	212a      	movs	r1, #42	; 0x2a
 8005f4e:	438a      	bics	r2, r1
 8005f50:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2101      	movs	r1, #1
 8005f5e:	430a      	orrs	r2, r1
 8005f60:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	0018      	movs	r0, r3
 8005f66:	f000 fc03 	bl	8006770 <UART_CheckIdleState>
 8005f6a:	0003      	movs	r3, r0
}
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	b002      	add	sp, #8
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	ffffb7ff 	.word	0xffffb7ff

08005f78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b08a      	sub	sp, #40	; 0x28
 8005f7c:	af02      	add	r7, sp, #8
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	603b      	str	r3, [r7, #0]
 8005f84:	1dbb      	adds	r3, r7, #6
 8005f86:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f8c:	2b20      	cmp	r3, #32
 8005f8e:	d000      	beq.n	8005f92 <HAL_UART_Transmit+0x1a>
 8005f90:	e095      	b.n	80060be <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d003      	beq.n	8005fa0 <HAL_UART_Transmit+0x28>
 8005f98:	1dbb      	adds	r3, r7, #6
 8005f9a:	881b      	ldrh	r3, [r3, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d101      	bne.n	8005fa4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e08d      	b.n	80060c0 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	689a      	ldr	r2, [r3, #8]
 8005fa8:	2380      	movs	r3, #128	; 0x80
 8005faa:	015b      	lsls	r3, r3, #5
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d109      	bne.n	8005fc4 <HAL_UART_Transmit+0x4c>
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d105      	bne.n	8005fc4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	d001      	beq.n	8005fc4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e07d      	b.n	80060c0 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2274      	movs	r2, #116	; 0x74
 8005fc8:	5c9b      	ldrb	r3, [r3, r2]
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d101      	bne.n	8005fd2 <HAL_UART_Transmit+0x5a>
 8005fce:	2302      	movs	r3, #2
 8005fd0:	e076      	b.n	80060c0 <HAL_UART_Transmit+0x148>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2274      	movs	r2, #116	; 0x74
 8005fd6:	2101      	movs	r1, #1
 8005fd8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2280      	movs	r2, #128	; 0x80
 8005fde:	2100      	movs	r1, #0
 8005fe0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2221      	movs	r2, #33	; 0x21
 8005fe6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fe8:	f7fd fcd8 	bl	800399c <HAL_GetTick>
 8005fec:	0003      	movs	r3, r0
 8005fee:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	1dba      	adds	r2, r7, #6
 8005ff4:	2150      	movs	r1, #80	; 0x50
 8005ff6:	8812      	ldrh	r2, [r2, #0]
 8005ff8:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	1dba      	adds	r2, r7, #6
 8005ffe:	2152      	movs	r1, #82	; 0x52
 8006000:	8812      	ldrh	r2, [r2, #0]
 8006002:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	689a      	ldr	r2, [r3, #8]
 8006008:	2380      	movs	r3, #128	; 0x80
 800600a:	015b      	lsls	r3, r3, #5
 800600c:	429a      	cmp	r2, r3
 800600e:	d108      	bne.n	8006022 <HAL_UART_Transmit+0xaa>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d104      	bne.n	8006022 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8006018:	2300      	movs	r3, #0
 800601a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	61bb      	str	r3, [r7, #24]
 8006020:	e003      	b.n	800602a <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006026:	2300      	movs	r3, #0
 8006028:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2274      	movs	r2, #116	; 0x74
 800602e:	2100      	movs	r1, #0
 8006030:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8006032:	e02c      	b.n	800608e <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	68f8      	ldr	r0, [r7, #12]
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	9300      	str	r3, [sp, #0]
 800603c:	0013      	movs	r3, r2
 800603e:	2200      	movs	r2, #0
 8006040:	2180      	movs	r1, #128	; 0x80
 8006042:	f000 fbdd 	bl	8006800 <UART_WaitOnFlagUntilTimeout>
 8006046:	1e03      	subs	r3, r0, #0
 8006048:	d001      	beq.n	800604e <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e038      	b.n	80060c0 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d10b      	bne.n	800606c <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	881b      	ldrh	r3, [r3, #0]
 8006058:	001a      	movs	r2, r3
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	05d2      	lsls	r2, r2, #23
 8006060:	0dd2      	lsrs	r2, r2, #23
 8006062:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	3302      	adds	r3, #2
 8006068:	61bb      	str	r3, [r7, #24]
 800606a:	e007      	b.n	800607c <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	781a      	ldrb	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	3301      	adds	r3, #1
 800607a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2252      	movs	r2, #82	; 0x52
 8006080:	5a9b      	ldrh	r3, [r3, r2]
 8006082:	b29b      	uxth	r3, r3
 8006084:	3b01      	subs	r3, #1
 8006086:	b299      	uxth	r1, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2252      	movs	r2, #82	; 0x52
 800608c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2252      	movs	r2, #82	; 0x52
 8006092:	5a9b      	ldrh	r3, [r3, r2]
 8006094:	b29b      	uxth	r3, r3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1cc      	bne.n	8006034 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	68f8      	ldr	r0, [r7, #12]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	9300      	str	r3, [sp, #0]
 80060a2:	0013      	movs	r3, r2
 80060a4:	2200      	movs	r2, #0
 80060a6:	2140      	movs	r1, #64	; 0x40
 80060a8:	f000 fbaa 	bl	8006800 <UART_WaitOnFlagUntilTimeout>
 80060ac:	1e03      	subs	r3, r0, #0
 80060ae:	d001      	beq.n	80060b4 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80060b0:	2303      	movs	r3, #3
 80060b2:	e005      	b.n	80060c0 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2220      	movs	r2, #32
 80060b8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	e000      	b.n	80060c0 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80060be:	2302      	movs	r3, #2
  }
}
 80060c0:	0018      	movs	r0, r3
 80060c2:	46bd      	mov	sp, r7
 80060c4:	b008      	add	sp, #32
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060c8:	b5b0      	push	{r4, r5, r7, lr}
 80060ca:	b08e      	sub	sp, #56	; 0x38
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060d0:	231a      	movs	r3, #26
 80060d2:	2218      	movs	r2, #24
 80060d4:	189b      	adds	r3, r3, r2
 80060d6:	19db      	adds	r3, r3, r7
 80060d8:	2200      	movs	r2, #0
 80060da:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	689a      	ldr	r2, [r3, #8]
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	431a      	orrs	r2, r3
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	695b      	ldr	r3, [r3, #20]
 80060ea:	431a      	orrs	r2, r3
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	69db      	ldr	r3, [r3, #28]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4ac3      	ldr	r2, [pc, #780]	; (8006408 <UART_SetConfig+0x340>)
 80060fc:	4013      	ands	r3, r2
 80060fe:	0019      	movs	r1, r3
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006106:	430a      	orrs	r2, r1
 8006108:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	4abe      	ldr	r2, [pc, #760]	; (800640c <UART_SetConfig+0x344>)
 8006112:	4013      	ands	r3, r2
 8006114:	0019      	movs	r1, r3
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	68da      	ldr	r2, [r3, #12]
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	430a      	orrs	r2, r1
 8006120:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4ab8      	ldr	r2, [pc, #736]	; (8006410 <UART_SetConfig+0x348>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d004      	beq.n	800613c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006138:	4313      	orrs	r3, r2
 800613a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	4ab4      	ldr	r2, [pc, #720]	; (8006414 <UART_SetConfig+0x34c>)
 8006144:	4013      	ands	r3, r2
 8006146:	0019      	movs	r1, r3
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800614e:	430a      	orrs	r2, r1
 8006150:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4ab0      	ldr	r2, [pc, #704]	; (8006418 <UART_SetConfig+0x350>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d131      	bne.n	80061c0 <UART_SetConfig+0xf8>
 800615c:	4baf      	ldr	r3, [pc, #700]	; (800641c <UART_SetConfig+0x354>)
 800615e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006160:	2203      	movs	r2, #3
 8006162:	4013      	ands	r3, r2
 8006164:	2b03      	cmp	r3, #3
 8006166:	d01d      	beq.n	80061a4 <UART_SetConfig+0xdc>
 8006168:	d823      	bhi.n	80061b2 <UART_SetConfig+0xea>
 800616a:	2b02      	cmp	r3, #2
 800616c:	d00c      	beq.n	8006188 <UART_SetConfig+0xc0>
 800616e:	d820      	bhi.n	80061b2 <UART_SetConfig+0xea>
 8006170:	2b00      	cmp	r3, #0
 8006172:	d002      	beq.n	800617a <UART_SetConfig+0xb2>
 8006174:	2b01      	cmp	r3, #1
 8006176:	d00e      	beq.n	8006196 <UART_SetConfig+0xce>
 8006178:	e01b      	b.n	80061b2 <UART_SetConfig+0xea>
 800617a:	231b      	movs	r3, #27
 800617c:	2218      	movs	r2, #24
 800617e:	189b      	adds	r3, r3, r2
 8006180:	19db      	adds	r3, r3, r7
 8006182:	2201      	movs	r2, #1
 8006184:	701a      	strb	r2, [r3, #0]
 8006186:	e0b4      	b.n	80062f2 <UART_SetConfig+0x22a>
 8006188:	231b      	movs	r3, #27
 800618a:	2218      	movs	r2, #24
 800618c:	189b      	adds	r3, r3, r2
 800618e:	19db      	adds	r3, r3, r7
 8006190:	2202      	movs	r2, #2
 8006192:	701a      	strb	r2, [r3, #0]
 8006194:	e0ad      	b.n	80062f2 <UART_SetConfig+0x22a>
 8006196:	231b      	movs	r3, #27
 8006198:	2218      	movs	r2, #24
 800619a:	189b      	adds	r3, r3, r2
 800619c:	19db      	adds	r3, r3, r7
 800619e:	2204      	movs	r2, #4
 80061a0:	701a      	strb	r2, [r3, #0]
 80061a2:	e0a6      	b.n	80062f2 <UART_SetConfig+0x22a>
 80061a4:	231b      	movs	r3, #27
 80061a6:	2218      	movs	r2, #24
 80061a8:	189b      	adds	r3, r3, r2
 80061aa:	19db      	adds	r3, r3, r7
 80061ac:	2208      	movs	r2, #8
 80061ae:	701a      	strb	r2, [r3, #0]
 80061b0:	e09f      	b.n	80062f2 <UART_SetConfig+0x22a>
 80061b2:	231b      	movs	r3, #27
 80061b4:	2218      	movs	r2, #24
 80061b6:	189b      	adds	r3, r3, r2
 80061b8:	19db      	adds	r3, r3, r7
 80061ba:	2210      	movs	r2, #16
 80061bc:	701a      	strb	r2, [r3, #0]
 80061be:	e098      	b.n	80062f2 <UART_SetConfig+0x22a>
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a96      	ldr	r2, [pc, #600]	; (8006420 <UART_SetConfig+0x358>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d131      	bne.n	800622e <UART_SetConfig+0x166>
 80061ca:	4b94      	ldr	r3, [pc, #592]	; (800641c <UART_SetConfig+0x354>)
 80061cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061ce:	220c      	movs	r2, #12
 80061d0:	4013      	ands	r3, r2
 80061d2:	2b0c      	cmp	r3, #12
 80061d4:	d01d      	beq.n	8006212 <UART_SetConfig+0x14a>
 80061d6:	d823      	bhi.n	8006220 <UART_SetConfig+0x158>
 80061d8:	2b08      	cmp	r3, #8
 80061da:	d00c      	beq.n	80061f6 <UART_SetConfig+0x12e>
 80061dc:	d820      	bhi.n	8006220 <UART_SetConfig+0x158>
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d002      	beq.n	80061e8 <UART_SetConfig+0x120>
 80061e2:	2b04      	cmp	r3, #4
 80061e4:	d00e      	beq.n	8006204 <UART_SetConfig+0x13c>
 80061e6:	e01b      	b.n	8006220 <UART_SetConfig+0x158>
 80061e8:	231b      	movs	r3, #27
 80061ea:	2218      	movs	r2, #24
 80061ec:	189b      	adds	r3, r3, r2
 80061ee:	19db      	adds	r3, r3, r7
 80061f0:	2200      	movs	r2, #0
 80061f2:	701a      	strb	r2, [r3, #0]
 80061f4:	e07d      	b.n	80062f2 <UART_SetConfig+0x22a>
 80061f6:	231b      	movs	r3, #27
 80061f8:	2218      	movs	r2, #24
 80061fa:	189b      	adds	r3, r3, r2
 80061fc:	19db      	adds	r3, r3, r7
 80061fe:	2202      	movs	r2, #2
 8006200:	701a      	strb	r2, [r3, #0]
 8006202:	e076      	b.n	80062f2 <UART_SetConfig+0x22a>
 8006204:	231b      	movs	r3, #27
 8006206:	2218      	movs	r2, #24
 8006208:	189b      	adds	r3, r3, r2
 800620a:	19db      	adds	r3, r3, r7
 800620c:	2204      	movs	r2, #4
 800620e:	701a      	strb	r2, [r3, #0]
 8006210:	e06f      	b.n	80062f2 <UART_SetConfig+0x22a>
 8006212:	231b      	movs	r3, #27
 8006214:	2218      	movs	r2, #24
 8006216:	189b      	adds	r3, r3, r2
 8006218:	19db      	adds	r3, r3, r7
 800621a:	2208      	movs	r2, #8
 800621c:	701a      	strb	r2, [r3, #0]
 800621e:	e068      	b.n	80062f2 <UART_SetConfig+0x22a>
 8006220:	231b      	movs	r3, #27
 8006222:	2218      	movs	r2, #24
 8006224:	189b      	adds	r3, r3, r2
 8006226:	19db      	adds	r3, r3, r7
 8006228:	2210      	movs	r2, #16
 800622a:	701a      	strb	r2, [r3, #0]
 800622c:	e061      	b.n	80062f2 <UART_SetConfig+0x22a>
 800622e:	69fb      	ldr	r3, [r7, #28]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a7c      	ldr	r2, [pc, #496]	; (8006424 <UART_SetConfig+0x35c>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d106      	bne.n	8006246 <UART_SetConfig+0x17e>
 8006238:	231b      	movs	r3, #27
 800623a:	2218      	movs	r2, #24
 800623c:	189b      	adds	r3, r3, r2
 800623e:	19db      	adds	r3, r3, r7
 8006240:	2200      	movs	r2, #0
 8006242:	701a      	strb	r2, [r3, #0]
 8006244:	e055      	b.n	80062f2 <UART_SetConfig+0x22a>
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a77      	ldr	r2, [pc, #476]	; (8006428 <UART_SetConfig+0x360>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d106      	bne.n	800625e <UART_SetConfig+0x196>
 8006250:	231b      	movs	r3, #27
 8006252:	2218      	movs	r2, #24
 8006254:	189b      	adds	r3, r3, r2
 8006256:	19db      	adds	r3, r3, r7
 8006258:	2200      	movs	r2, #0
 800625a:	701a      	strb	r2, [r3, #0]
 800625c:	e049      	b.n	80062f2 <UART_SetConfig+0x22a>
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a6b      	ldr	r2, [pc, #428]	; (8006410 <UART_SetConfig+0x348>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d13e      	bne.n	80062e6 <UART_SetConfig+0x21e>
 8006268:	4b6c      	ldr	r3, [pc, #432]	; (800641c <UART_SetConfig+0x354>)
 800626a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800626c:	23c0      	movs	r3, #192	; 0xc0
 800626e:	011b      	lsls	r3, r3, #4
 8006270:	4013      	ands	r3, r2
 8006272:	22c0      	movs	r2, #192	; 0xc0
 8006274:	0112      	lsls	r2, r2, #4
 8006276:	4293      	cmp	r3, r2
 8006278:	d027      	beq.n	80062ca <UART_SetConfig+0x202>
 800627a:	22c0      	movs	r2, #192	; 0xc0
 800627c:	0112      	lsls	r2, r2, #4
 800627e:	4293      	cmp	r3, r2
 8006280:	d82a      	bhi.n	80062d8 <UART_SetConfig+0x210>
 8006282:	2280      	movs	r2, #128	; 0x80
 8006284:	0112      	lsls	r2, r2, #4
 8006286:	4293      	cmp	r3, r2
 8006288:	d011      	beq.n	80062ae <UART_SetConfig+0x1e6>
 800628a:	2280      	movs	r2, #128	; 0x80
 800628c:	0112      	lsls	r2, r2, #4
 800628e:	4293      	cmp	r3, r2
 8006290:	d822      	bhi.n	80062d8 <UART_SetConfig+0x210>
 8006292:	2b00      	cmp	r3, #0
 8006294:	d004      	beq.n	80062a0 <UART_SetConfig+0x1d8>
 8006296:	2280      	movs	r2, #128	; 0x80
 8006298:	00d2      	lsls	r2, r2, #3
 800629a:	4293      	cmp	r3, r2
 800629c:	d00e      	beq.n	80062bc <UART_SetConfig+0x1f4>
 800629e:	e01b      	b.n	80062d8 <UART_SetConfig+0x210>
 80062a0:	231b      	movs	r3, #27
 80062a2:	2218      	movs	r2, #24
 80062a4:	189b      	adds	r3, r3, r2
 80062a6:	19db      	adds	r3, r3, r7
 80062a8:	2200      	movs	r2, #0
 80062aa:	701a      	strb	r2, [r3, #0]
 80062ac:	e021      	b.n	80062f2 <UART_SetConfig+0x22a>
 80062ae:	231b      	movs	r3, #27
 80062b0:	2218      	movs	r2, #24
 80062b2:	189b      	adds	r3, r3, r2
 80062b4:	19db      	adds	r3, r3, r7
 80062b6:	2202      	movs	r2, #2
 80062b8:	701a      	strb	r2, [r3, #0]
 80062ba:	e01a      	b.n	80062f2 <UART_SetConfig+0x22a>
 80062bc:	231b      	movs	r3, #27
 80062be:	2218      	movs	r2, #24
 80062c0:	189b      	adds	r3, r3, r2
 80062c2:	19db      	adds	r3, r3, r7
 80062c4:	2204      	movs	r2, #4
 80062c6:	701a      	strb	r2, [r3, #0]
 80062c8:	e013      	b.n	80062f2 <UART_SetConfig+0x22a>
 80062ca:	231b      	movs	r3, #27
 80062cc:	2218      	movs	r2, #24
 80062ce:	189b      	adds	r3, r3, r2
 80062d0:	19db      	adds	r3, r3, r7
 80062d2:	2208      	movs	r2, #8
 80062d4:	701a      	strb	r2, [r3, #0]
 80062d6:	e00c      	b.n	80062f2 <UART_SetConfig+0x22a>
 80062d8:	231b      	movs	r3, #27
 80062da:	2218      	movs	r2, #24
 80062dc:	189b      	adds	r3, r3, r2
 80062de:	19db      	adds	r3, r3, r7
 80062e0:	2210      	movs	r2, #16
 80062e2:	701a      	strb	r2, [r3, #0]
 80062e4:	e005      	b.n	80062f2 <UART_SetConfig+0x22a>
 80062e6:	231b      	movs	r3, #27
 80062e8:	2218      	movs	r2, #24
 80062ea:	189b      	adds	r3, r3, r2
 80062ec:	19db      	adds	r3, r3, r7
 80062ee:	2210      	movs	r2, #16
 80062f0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a46      	ldr	r2, [pc, #280]	; (8006410 <UART_SetConfig+0x348>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d000      	beq.n	80062fe <UART_SetConfig+0x236>
 80062fc:	e09a      	b.n	8006434 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062fe:	231b      	movs	r3, #27
 8006300:	2218      	movs	r2, #24
 8006302:	189b      	adds	r3, r3, r2
 8006304:	19db      	adds	r3, r3, r7
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	2b08      	cmp	r3, #8
 800630a:	d01d      	beq.n	8006348 <UART_SetConfig+0x280>
 800630c:	dc20      	bgt.n	8006350 <UART_SetConfig+0x288>
 800630e:	2b04      	cmp	r3, #4
 8006310:	d015      	beq.n	800633e <UART_SetConfig+0x276>
 8006312:	dc1d      	bgt.n	8006350 <UART_SetConfig+0x288>
 8006314:	2b00      	cmp	r3, #0
 8006316:	d002      	beq.n	800631e <UART_SetConfig+0x256>
 8006318:	2b02      	cmp	r3, #2
 800631a:	d005      	beq.n	8006328 <UART_SetConfig+0x260>
 800631c:	e018      	b.n	8006350 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800631e:	f7fe ffbd 	bl	800529c <HAL_RCC_GetPCLK1Freq>
 8006322:	0003      	movs	r3, r0
 8006324:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006326:	e01c      	b.n	8006362 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006328:	4b3c      	ldr	r3, [pc, #240]	; (800641c <UART_SetConfig+0x354>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2210      	movs	r2, #16
 800632e:	4013      	ands	r3, r2
 8006330:	d002      	beq.n	8006338 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006332:	4b3e      	ldr	r3, [pc, #248]	; (800642c <UART_SetConfig+0x364>)
 8006334:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006336:	e014      	b.n	8006362 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006338:	4b3d      	ldr	r3, [pc, #244]	; (8006430 <UART_SetConfig+0x368>)
 800633a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800633c:	e011      	b.n	8006362 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800633e:	f7fe fefd 	bl	800513c <HAL_RCC_GetSysClockFreq>
 8006342:	0003      	movs	r3, r0
 8006344:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006346:	e00c      	b.n	8006362 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006348:	2380      	movs	r3, #128	; 0x80
 800634a:	021b      	lsls	r3, r3, #8
 800634c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800634e:	e008      	b.n	8006362 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8006350:	2300      	movs	r3, #0
 8006352:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006354:	231a      	movs	r3, #26
 8006356:	2218      	movs	r2, #24
 8006358:	189b      	adds	r3, r3, r2
 800635a:	19db      	adds	r3, r3, r7
 800635c:	2201      	movs	r2, #1
 800635e:	701a      	strb	r2, [r3, #0]
        break;
 8006360:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006364:	2b00      	cmp	r3, #0
 8006366:	d100      	bne.n	800636a <UART_SetConfig+0x2a2>
 8006368:	e134      	b.n	80065d4 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	685a      	ldr	r2, [r3, #4]
 800636e:	0013      	movs	r3, r2
 8006370:	005b      	lsls	r3, r3, #1
 8006372:	189b      	adds	r3, r3, r2
 8006374:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006376:	429a      	cmp	r2, r3
 8006378:	d305      	bcc.n	8006386 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800637a:	69fb      	ldr	r3, [r7, #28]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006380:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006382:	429a      	cmp	r2, r3
 8006384:	d906      	bls.n	8006394 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006386:	231a      	movs	r3, #26
 8006388:	2218      	movs	r2, #24
 800638a:	189b      	adds	r3, r3, r2
 800638c:	19db      	adds	r3, r3, r7
 800638e:	2201      	movs	r2, #1
 8006390:	701a      	strb	r2, [r3, #0]
 8006392:	e11f      	b.n	80065d4 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006396:	613b      	str	r3, [r7, #16]
 8006398:	2300      	movs	r3, #0
 800639a:	617b      	str	r3, [r7, #20]
 800639c:	6939      	ldr	r1, [r7, #16]
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	000b      	movs	r3, r1
 80063a2:	0e1b      	lsrs	r3, r3, #24
 80063a4:	0010      	movs	r0, r2
 80063a6:	0205      	lsls	r5, r0, #8
 80063a8:	431d      	orrs	r5, r3
 80063aa:	000b      	movs	r3, r1
 80063ac:	021c      	lsls	r4, r3, #8
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	085b      	lsrs	r3, r3, #1
 80063b4:	60bb      	str	r3, [r7, #8]
 80063b6:	2300      	movs	r3, #0
 80063b8:	60fb      	str	r3, [r7, #12]
 80063ba:	68b8      	ldr	r0, [r7, #8]
 80063bc:	68f9      	ldr	r1, [r7, #12]
 80063be:	1900      	adds	r0, r0, r4
 80063c0:	4169      	adcs	r1, r5
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	603b      	str	r3, [r7, #0]
 80063c8:	2300      	movs	r3, #0
 80063ca:	607b      	str	r3, [r7, #4]
 80063cc:	683a      	ldr	r2, [r7, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f7fa f86a 	bl	80004a8 <__aeabi_uldivmod>
 80063d4:	0002      	movs	r2, r0
 80063d6:	000b      	movs	r3, r1
 80063d8:	0013      	movs	r3, r2
 80063da:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063de:	23c0      	movs	r3, #192	; 0xc0
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d309      	bcc.n	80063fa <UART_SetConfig+0x332>
 80063e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063e8:	2380      	movs	r3, #128	; 0x80
 80063ea:	035b      	lsls	r3, r3, #13
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d204      	bcs.n	80063fa <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063f6:	60da      	str	r2, [r3, #12]
 80063f8:	e0ec      	b.n	80065d4 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 80063fa:	231a      	movs	r3, #26
 80063fc:	2218      	movs	r2, #24
 80063fe:	189b      	adds	r3, r3, r2
 8006400:	19db      	adds	r3, r3, r7
 8006402:	2201      	movs	r2, #1
 8006404:	701a      	strb	r2, [r3, #0]
 8006406:	e0e5      	b.n	80065d4 <UART_SetConfig+0x50c>
 8006408:	efff69f3 	.word	0xefff69f3
 800640c:	ffffcfff 	.word	0xffffcfff
 8006410:	40004800 	.word	0x40004800
 8006414:	fffff4ff 	.word	0xfffff4ff
 8006418:	40013800 	.word	0x40013800
 800641c:	40021000 	.word	0x40021000
 8006420:	40004400 	.word	0x40004400
 8006424:	40004c00 	.word	0x40004c00
 8006428:	40005000 	.word	0x40005000
 800642c:	003d0900 	.word	0x003d0900
 8006430:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	69da      	ldr	r2, [r3, #28]
 8006438:	2380      	movs	r3, #128	; 0x80
 800643a:	021b      	lsls	r3, r3, #8
 800643c:	429a      	cmp	r2, r3
 800643e:	d000      	beq.n	8006442 <UART_SetConfig+0x37a>
 8006440:	e071      	b.n	8006526 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8006442:	231b      	movs	r3, #27
 8006444:	2218      	movs	r2, #24
 8006446:	189b      	adds	r3, r3, r2
 8006448:	19db      	adds	r3, r3, r7
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	2b08      	cmp	r3, #8
 800644e:	d822      	bhi.n	8006496 <UART_SetConfig+0x3ce>
 8006450:	009a      	lsls	r2, r3, #2
 8006452:	4b68      	ldr	r3, [pc, #416]	; (80065f4 <UART_SetConfig+0x52c>)
 8006454:	18d3      	adds	r3, r2, r3
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800645a:	f7fe ff1f 	bl	800529c <HAL_RCC_GetPCLK1Freq>
 800645e:	0003      	movs	r3, r0
 8006460:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006462:	e021      	b.n	80064a8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006464:	f7fe ff30 	bl	80052c8 <HAL_RCC_GetPCLK2Freq>
 8006468:	0003      	movs	r3, r0
 800646a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800646c:	e01c      	b.n	80064a8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800646e:	4b62      	ldr	r3, [pc, #392]	; (80065f8 <UART_SetConfig+0x530>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2210      	movs	r2, #16
 8006474:	4013      	ands	r3, r2
 8006476:	d002      	beq.n	800647e <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006478:	4b60      	ldr	r3, [pc, #384]	; (80065fc <UART_SetConfig+0x534>)
 800647a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800647c:	e014      	b.n	80064a8 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800647e:	4b60      	ldr	r3, [pc, #384]	; (8006600 <UART_SetConfig+0x538>)
 8006480:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006482:	e011      	b.n	80064a8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006484:	f7fe fe5a 	bl	800513c <HAL_RCC_GetSysClockFreq>
 8006488:	0003      	movs	r3, r0
 800648a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800648c:	e00c      	b.n	80064a8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800648e:	2380      	movs	r3, #128	; 0x80
 8006490:	021b      	lsls	r3, r3, #8
 8006492:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006494:	e008      	b.n	80064a8 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006496:	2300      	movs	r3, #0
 8006498:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800649a:	231a      	movs	r3, #26
 800649c:	2218      	movs	r2, #24
 800649e:	189b      	adds	r3, r3, r2
 80064a0:	19db      	adds	r3, r3, r7
 80064a2:	2201      	movs	r2, #1
 80064a4:	701a      	strb	r2, [r3, #0]
        break;
 80064a6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80064a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d100      	bne.n	80064b0 <UART_SetConfig+0x3e8>
 80064ae:	e091      	b.n	80065d4 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b2:	005a      	lsls	r2, r3, #1
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	085b      	lsrs	r3, r3, #1
 80064ba:	18d2      	adds	r2, r2, r3
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	0019      	movs	r1, r3
 80064c2:	0010      	movs	r0, r2
 80064c4:	f7f9 fe3c 	bl	8000140 <__udivsi3>
 80064c8:	0003      	movs	r3, r0
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d0:	2b0f      	cmp	r3, #15
 80064d2:	d921      	bls.n	8006518 <UART_SetConfig+0x450>
 80064d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064d6:	2380      	movs	r3, #128	; 0x80
 80064d8:	025b      	lsls	r3, r3, #9
 80064da:	429a      	cmp	r2, r3
 80064dc:	d21c      	bcs.n	8006518 <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e0:	b29a      	uxth	r2, r3
 80064e2:	200e      	movs	r0, #14
 80064e4:	2418      	movs	r4, #24
 80064e6:	1903      	adds	r3, r0, r4
 80064e8:	19db      	adds	r3, r3, r7
 80064ea:	210f      	movs	r1, #15
 80064ec:	438a      	bics	r2, r1
 80064ee:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f2:	085b      	lsrs	r3, r3, #1
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	2207      	movs	r2, #7
 80064f8:	4013      	ands	r3, r2
 80064fa:	b299      	uxth	r1, r3
 80064fc:	1903      	adds	r3, r0, r4
 80064fe:	19db      	adds	r3, r3, r7
 8006500:	1902      	adds	r2, r0, r4
 8006502:	19d2      	adds	r2, r2, r7
 8006504:	8812      	ldrh	r2, [r2, #0]
 8006506:	430a      	orrs	r2, r1
 8006508:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	1902      	adds	r2, r0, r4
 8006510:	19d2      	adds	r2, r2, r7
 8006512:	8812      	ldrh	r2, [r2, #0]
 8006514:	60da      	str	r2, [r3, #12]
 8006516:	e05d      	b.n	80065d4 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8006518:	231a      	movs	r3, #26
 800651a:	2218      	movs	r2, #24
 800651c:	189b      	adds	r3, r3, r2
 800651e:	19db      	adds	r3, r3, r7
 8006520:	2201      	movs	r2, #1
 8006522:	701a      	strb	r2, [r3, #0]
 8006524:	e056      	b.n	80065d4 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006526:	231b      	movs	r3, #27
 8006528:	2218      	movs	r2, #24
 800652a:	189b      	adds	r3, r3, r2
 800652c:	19db      	adds	r3, r3, r7
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	2b08      	cmp	r3, #8
 8006532:	d822      	bhi.n	800657a <UART_SetConfig+0x4b2>
 8006534:	009a      	lsls	r2, r3, #2
 8006536:	4b33      	ldr	r3, [pc, #204]	; (8006604 <UART_SetConfig+0x53c>)
 8006538:	18d3      	adds	r3, r2, r3
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800653e:	f7fe fead 	bl	800529c <HAL_RCC_GetPCLK1Freq>
 8006542:	0003      	movs	r3, r0
 8006544:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006546:	e021      	b.n	800658c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006548:	f7fe febe 	bl	80052c8 <HAL_RCC_GetPCLK2Freq>
 800654c:	0003      	movs	r3, r0
 800654e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006550:	e01c      	b.n	800658c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006552:	4b29      	ldr	r3, [pc, #164]	; (80065f8 <UART_SetConfig+0x530>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2210      	movs	r2, #16
 8006558:	4013      	ands	r3, r2
 800655a:	d002      	beq.n	8006562 <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800655c:	4b27      	ldr	r3, [pc, #156]	; (80065fc <UART_SetConfig+0x534>)
 800655e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006560:	e014      	b.n	800658c <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 8006562:	4b27      	ldr	r3, [pc, #156]	; (8006600 <UART_SetConfig+0x538>)
 8006564:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006566:	e011      	b.n	800658c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006568:	f7fe fde8 	bl	800513c <HAL_RCC_GetSysClockFreq>
 800656c:	0003      	movs	r3, r0
 800656e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006570:	e00c      	b.n	800658c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006572:	2380      	movs	r3, #128	; 0x80
 8006574:	021b      	lsls	r3, r3, #8
 8006576:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006578:	e008      	b.n	800658c <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 800657a:	2300      	movs	r3, #0
 800657c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800657e:	231a      	movs	r3, #26
 8006580:	2218      	movs	r2, #24
 8006582:	189b      	adds	r3, r3, r2
 8006584:	19db      	adds	r3, r3, r7
 8006586:	2201      	movs	r2, #1
 8006588:	701a      	strb	r2, [r3, #0]
        break;
 800658a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800658c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658e:	2b00      	cmp	r3, #0
 8006590:	d020      	beq.n	80065d4 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	085a      	lsrs	r2, r3, #1
 8006598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800659a:	18d2      	adds	r2, r2, r3
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	0019      	movs	r1, r3
 80065a2:	0010      	movs	r0, r2
 80065a4:	f7f9 fdcc 	bl	8000140 <__udivsi3>
 80065a8:	0003      	movs	r3, r0
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b0:	2b0f      	cmp	r3, #15
 80065b2:	d909      	bls.n	80065c8 <UART_SetConfig+0x500>
 80065b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065b6:	2380      	movs	r3, #128	; 0x80
 80065b8:	025b      	lsls	r3, r3, #9
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d204      	bcs.n	80065c8 <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065c4:	60da      	str	r2, [r3, #12]
 80065c6:	e005      	b.n	80065d4 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80065c8:	231a      	movs	r3, #26
 80065ca:	2218      	movs	r2, #24
 80065cc:	189b      	adds	r3, r3, r2
 80065ce:	19db      	adds	r3, r3, r7
 80065d0:	2201      	movs	r2, #1
 80065d2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	2200      	movs	r2, #0
 80065d8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	2200      	movs	r2, #0
 80065de:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80065e0:	231a      	movs	r3, #26
 80065e2:	2218      	movs	r2, #24
 80065e4:	189b      	adds	r3, r3, r2
 80065e6:	19db      	adds	r3, r3, r7
 80065e8:	781b      	ldrb	r3, [r3, #0]
}
 80065ea:	0018      	movs	r0, r3
 80065ec:	46bd      	mov	sp, r7
 80065ee:	b00e      	add	sp, #56	; 0x38
 80065f0:	bdb0      	pop	{r4, r5, r7, pc}
 80065f2:	46c0      	nop			; (mov r8, r8)
 80065f4:	08009ba0 	.word	0x08009ba0
 80065f8:	40021000 	.word	0x40021000
 80065fc:	003d0900 	.word	0x003d0900
 8006600:	00f42400 	.word	0x00f42400
 8006604:	08009bc4 	.word	0x08009bc4

08006608 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006614:	2201      	movs	r2, #1
 8006616:	4013      	ands	r3, r2
 8006618:	d00b      	beq.n	8006632 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	4a4a      	ldr	r2, [pc, #296]	; (800674c <UART_AdvFeatureConfig+0x144>)
 8006622:	4013      	ands	r3, r2
 8006624:	0019      	movs	r1, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	430a      	orrs	r2, r1
 8006630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006636:	2202      	movs	r2, #2
 8006638:	4013      	ands	r3, r2
 800663a:	d00b      	beq.n	8006654 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	4a43      	ldr	r2, [pc, #268]	; (8006750 <UART_AdvFeatureConfig+0x148>)
 8006644:	4013      	ands	r3, r2
 8006646:	0019      	movs	r1, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	430a      	orrs	r2, r1
 8006652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006658:	2204      	movs	r2, #4
 800665a:	4013      	ands	r3, r2
 800665c:	d00b      	beq.n	8006676 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	4a3b      	ldr	r2, [pc, #236]	; (8006754 <UART_AdvFeatureConfig+0x14c>)
 8006666:	4013      	ands	r3, r2
 8006668:	0019      	movs	r1, r3
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	430a      	orrs	r2, r1
 8006674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667a:	2208      	movs	r2, #8
 800667c:	4013      	ands	r3, r2
 800667e:	d00b      	beq.n	8006698 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	4a34      	ldr	r2, [pc, #208]	; (8006758 <UART_AdvFeatureConfig+0x150>)
 8006688:	4013      	ands	r3, r2
 800668a:	0019      	movs	r1, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	430a      	orrs	r2, r1
 8006696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669c:	2210      	movs	r2, #16
 800669e:	4013      	ands	r3, r2
 80066a0:	d00b      	beq.n	80066ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	4a2c      	ldr	r2, [pc, #176]	; (800675c <UART_AdvFeatureConfig+0x154>)
 80066aa:	4013      	ands	r3, r2
 80066ac:	0019      	movs	r1, r3
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	430a      	orrs	r2, r1
 80066b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066be:	2220      	movs	r2, #32
 80066c0:	4013      	ands	r3, r2
 80066c2:	d00b      	beq.n	80066dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	4a25      	ldr	r2, [pc, #148]	; (8006760 <UART_AdvFeatureConfig+0x158>)
 80066cc:	4013      	ands	r3, r2
 80066ce:	0019      	movs	r1, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	430a      	orrs	r2, r1
 80066da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e0:	2240      	movs	r2, #64	; 0x40
 80066e2:	4013      	ands	r3, r2
 80066e4:	d01d      	beq.n	8006722 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	4a1d      	ldr	r2, [pc, #116]	; (8006764 <UART_AdvFeatureConfig+0x15c>)
 80066ee:	4013      	ands	r3, r2
 80066f0:	0019      	movs	r1, r3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	430a      	orrs	r2, r1
 80066fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006702:	2380      	movs	r3, #128	; 0x80
 8006704:	035b      	lsls	r3, r3, #13
 8006706:	429a      	cmp	r2, r3
 8006708:	d10b      	bne.n	8006722 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	4a15      	ldr	r2, [pc, #84]	; (8006768 <UART_AdvFeatureConfig+0x160>)
 8006712:	4013      	ands	r3, r2
 8006714:	0019      	movs	r1, r3
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	430a      	orrs	r2, r1
 8006720:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006726:	2280      	movs	r2, #128	; 0x80
 8006728:	4013      	ands	r3, r2
 800672a:	d00b      	beq.n	8006744 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	4a0e      	ldr	r2, [pc, #56]	; (800676c <UART_AdvFeatureConfig+0x164>)
 8006734:	4013      	ands	r3, r2
 8006736:	0019      	movs	r1, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	430a      	orrs	r2, r1
 8006742:	605a      	str	r2, [r3, #4]
  }
}
 8006744:	46c0      	nop			; (mov r8, r8)
 8006746:	46bd      	mov	sp, r7
 8006748:	b002      	add	sp, #8
 800674a:	bd80      	pop	{r7, pc}
 800674c:	fffdffff 	.word	0xfffdffff
 8006750:	fffeffff 	.word	0xfffeffff
 8006754:	fffbffff 	.word	0xfffbffff
 8006758:	ffff7fff 	.word	0xffff7fff
 800675c:	ffffefff 	.word	0xffffefff
 8006760:	ffffdfff 	.word	0xffffdfff
 8006764:	ffefffff 	.word	0xffefffff
 8006768:	ff9fffff 	.word	0xff9fffff
 800676c:	fff7ffff 	.word	0xfff7ffff

08006770 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af02      	add	r7, sp, #8
 8006776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2280      	movs	r2, #128	; 0x80
 800677c:	2100      	movs	r1, #0
 800677e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006780:	f7fd f90c 	bl	800399c <HAL_GetTick>
 8006784:	0003      	movs	r3, r0
 8006786:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2208      	movs	r2, #8
 8006790:	4013      	ands	r3, r2
 8006792:	2b08      	cmp	r3, #8
 8006794:	d10c      	bne.n	80067b0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2280      	movs	r2, #128	; 0x80
 800679a:	0391      	lsls	r1, r2, #14
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	4a17      	ldr	r2, [pc, #92]	; (80067fc <UART_CheckIdleState+0x8c>)
 80067a0:	9200      	str	r2, [sp, #0]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f000 f82c 	bl	8006800 <UART_WaitOnFlagUntilTimeout>
 80067a8:	1e03      	subs	r3, r0, #0
 80067aa:	d001      	beq.n	80067b0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e021      	b.n	80067f4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2204      	movs	r2, #4
 80067b8:	4013      	ands	r3, r2
 80067ba:	2b04      	cmp	r3, #4
 80067bc:	d10c      	bne.n	80067d8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2280      	movs	r2, #128	; 0x80
 80067c2:	03d1      	lsls	r1, r2, #15
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	4a0d      	ldr	r2, [pc, #52]	; (80067fc <UART_CheckIdleState+0x8c>)
 80067c8:	9200      	str	r2, [sp, #0]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f000 f818 	bl	8006800 <UART_WaitOnFlagUntilTimeout>
 80067d0:	1e03      	subs	r3, r0, #0
 80067d2:	d001      	beq.n	80067d8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067d4:	2303      	movs	r3, #3
 80067d6:	e00d      	b.n	80067f4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2220      	movs	r2, #32
 80067dc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2220      	movs	r2, #32
 80067e2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2274      	movs	r2, #116	; 0x74
 80067ee:	2100      	movs	r1, #0
 80067f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067f2:	2300      	movs	r3, #0
}
 80067f4:	0018      	movs	r0, r3
 80067f6:	46bd      	mov	sp, r7
 80067f8:	b004      	add	sp, #16
 80067fa:	bd80      	pop	{r7, pc}
 80067fc:	01ffffff 	.word	0x01ffffff

08006800 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b094      	sub	sp, #80	; 0x50
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	603b      	str	r3, [r7, #0]
 800680c:	1dfb      	adds	r3, r7, #7
 800680e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006810:	e0a3      	b.n	800695a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006812:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006814:	3301      	adds	r3, #1
 8006816:	d100      	bne.n	800681a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006818:	e09f      	b.n	800695a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800681a:	f7fd f8bf 	bl	800399c <HAL_GetTick>
 800681e:	0002      	movs	r2, r0
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006826:	429a      	cmp	r2, r3
 8006828:	d302      	bcc.n	8006830 <UART_WaitOnFlagUntilTimeout+0x30>
 800682a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800682c:	2b00      	cmp	r3, #0
 800682e:	d13d      	bne.n	80068ac <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006830:	f3ef 8310 	mrs	r3, PRIMASK
 8006834:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006836:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006838:	647b      	str	r3, [r7, #68]	; 0x44
 800683a:	2301      	movs	r3, #1
 800683c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800683e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006840:	f383 8810 	msr	PRIMASK, r3
}
 8006844:	46c0      	nop			; (mov r8, r8)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	494c      	ldr	r1, [pc, #304]	; (8006984 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006852:	400a      	ands	r2, r1
 8006854:	601a      	str	r2, [r3, #0]
 8006856:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006858:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800685a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800685c:	f383 8810 	msr	PRIMASK, r3
}
 8006860:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006862:	f3ef 8310 	mrs	r3, PRIMASK
 8006866:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800686a:	643b      	str	r3, [r7, #64]	; 0x40
 800686c:	2301      	movs	r3, #1
 800686e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006872:	f383 8810 	msr	PRIMASK, r3
}
 8006876:	46c0      	nop			; (mov r8, r8)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689a      	ldr	r2, [r3, #8]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2101      	movs	r1, #1
 8006884:	438a      	bics	r2, r1
 8006886:	609a      	str	r2, [r3, #8]
 8006888:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800688a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800688c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800688e:	f383 8810 	msr	PRIMASK, r3
}
 8006892:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2220      	movs	r2, #32
 8006898:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2220      	movs	r2, #32
 800689e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2274      	movs	r2, #116	; 0x74
 80068a4:	2100      	movs	r1, #0
 80068a6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e067      	b.n	800697c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2204      	movs	r2, #4
 80068b4:	4013      	ands	r3, r2
 80068b6:	d050      	beq.n	800695a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	69da      	ldr	r2, [r3, #28]
 80068be:	2380      	movs	r3, #128	; 0x80
 80068c0:	011b      	lsls	r3, r3, #4
 80068c2:	401a      	ands	r2, r3
 80068c4:	2380      	movs	r3, #128	; 0x80
 80068c6:	011b      	lsls	r3, r3, #4
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d146      	bne.n	800695a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2280      	movs	r2, #128	; 0x80
 80068d2:	0112      	lsls	r2, r2, #4
 80068d4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d6:	f3ef 8310 	mrs	r3, PRIMASK
 80068da:	613b      	str	r3, [r7, #16]
  return(result);
 80068dc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068e0:	2301      	movs	r3, #1
 80068e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	f383 8810 	msr	PRIMASK, r3
}
 80068ea:	46c0      	nop			; (mov r8, r8)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4923      	ldr	r1, [pc, #140]	; (8006984 <UART_WaitOnFlagUntilTimeout+0x184>)
 80068f8:	400a      	ands	r2, r1
 80068fa:	601a      	str	r2, [r3, #0]
 80068fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006900:	69bb      	ldr	r3, [r7, #24]
 8006902:	f383 8810 	msr	PRIMASK, r3
}
 8006906:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006908:	f3ef 8310 	mrs	r3, PRIMASK
 800690c:	61fb      	str	r3, [r7, #28]
  return(result);
 800690e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006910:	64bb      	str	r3, [r7, #72]	; 0x48
 8006912:	2301      	movs	r3, #1
 8006914:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006916:	6a3b      	ldr	r3, [r7, #32]
 8006918:	f383 8810 	msr	PRIMASK, r3
}
 800691c:	46c0      	nop			; (mov r8, r8)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	689a      	ldr	r2, [r3, #8]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2101      	movs	r1, #1
 800692a:	438a      	bics	r2, r1
 800692c:	609a      	str	r2, [r3, #8]
 800692e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006930:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006934:	f383 8810 	msr	PRIMASK, r3
}
 8006938:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2220      	movs	r2, #32
 800693e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2220      	movs	r2, #32
 8006944:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2280      	movs	r2, #128	; 0x80
 800694a:	2120      	movs	r1, #32
 800694c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2274      	movs	r2, #116	; 0x74
 8006952:	2100      	movs	r1, #0
 8006954:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e010      	b.n	800697c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	69db      	ldr	r3, [r3, #28]
 8006960:	68ba      	ldr	r2, [r7, #8]
 8006962:	4013      	ands	r3, r2
 8006964:	68ba      	ldr	r2, [r7, #8]
 8006966:	1ad3      	subs	r3, r2, r3
 8006968:	425a      	negs	r2, r3
 800696a:	4153      	adcs	r3, r2
 800696c:	b2db      	uxtb	r3, r3
 800696e:	001a      	movs	r2, r3
 8006970:	1dfb      	adds	r3, r7, #7
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	429a      	cmp	r2, r3
 8006976:	d100      	bne.n	800697a <UART_WaitOnFlagUntilTimeout+0x17a>
 8006978:	e74b      	b.n	8006812 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800697a:	2300      	movs	r3, #0
}
 800697c:	0018      	movs	r0, r3
 800697e:	46bd      	mov	sp, r7
 8006980:	b014      	add	sp, #80	; 0x50
 8006982:	bd80      	pop	{r7, pc}
 8006984:	fffffe5f 	.word	0xfffffe5f

08006988 <__errno>:
 8006988:	4b01      	ldr	r3, [pc, #4]	; (8006990 <__errno+0x8>)
 800698a:	6818      	ldr	r0, [r3, #0]
 800698c:	4770      	bx	lr
 800698e:	46c0      	nop			; (mov r8, r8)
 8006990:	2000000c 	.word	0x2000000c

08006994 <__libc_init_array>:
 8006994:	b570      	push	{r4, r5, r6, lr}
 8006996:	2600      	movs	r6, #0
 8006998:	4d0c      	ldr	r5, [pc, #48]	; (80069cc <__libc_init_array+0x38>)
 800699a:	4c0d      	ldr	r4, [pc, #52]	; (80069d0 <__libc_init_array+0x3c>)
 800699c:	1b64      	subs	r4, r4, r5
 800699e:	10a4      	asrs	r4, r4, #2
 80069a0:	42a6      	cmp	r6, r4
 80069a2:	d109      	bne.n	80069b8 <__libc_init_array+0x24>
 80069a4:	2600      	movs	r6, #0
 80069a6:	f002 ffbb 	bl	8009920 <_init>
 80069aa:	4d0a      	ldr	r5, [pc, #40]	; (80069d4 <__libc_init_array+0x40>)
 80069ac:	4c0a      	ldr	r4, [pc, #40]	; (80069d8 <__libc_init_array+0x44>)
 80069ae:	1b64      	subs	r4, r4, r5
 80069b0:	10a4      	asrs	r4, r4, #2
 80069b2:	42a6      	cmp	r6, r4
 80069b4:	d105      	bne.n	80069c2 <__libc_init_array+0x2e>
 80069b6:	bd70      	pop	{r4, r5, r6, pc}
 80069b8:	00b3      	lsls	r3, r6, #2
 80069ba:	58eb      	ldr	r3, [r5, r3]
 80069bc:	4798      	blx	r3
 80069be:	3601      	adds	r6, #1
 80069c0:	e7ee      	b.n	80069a0 <__libc_init_array+0xc>
 80069c2:	00b3      	lsls	r3, r6, #2
 80069c4:	58eb      	ldr	r3, [r5, r3]
 80069c6:	4798      	blx	r3
 80069c8:	3601      	adds	r6, #1
 80069ca:	e7f2      	b.n	80069b2 <__libc_init_array+0x1e>
 80069cc:	08009fcc 	.word	0x08009fcc
 80069d0:	08009fcc 	.word	0x08009fcc
 80069d4:	08009fcc 	.word	0x08009fcc
 80069d8:	08009fd0 	.word	0x08009fd0

080069dc <memset>:
 80069dc:	0003      	movs	r3, r0
 80069de:	1882      	adds	r2, r0, r2
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d100      	bne.n	80069e6 <memset+0xa>
 80069e4:	4770      	bx	lr
 80069e6:	7019      	strb	r1, [r3, #0]
 80069e8:	3301      	adds	r3, #1
 80069ea:	e7f9      	b.n	80069e0 <memset+0x4>

080069ec <__cvt>:
 80069ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069ee:	001e      	movs	r6, r3
 80069f0:	2300      	movs	r3, #0
 80069f2:	0014      	movs	r4, r2
 80069f4:	b08b      	sub	sp, #44	; 0x2c
 80069f6:	429e      	cmp	r6, r3
 80069f8:	da04      	bge.n	8006a04 <__cvt+0x18>
 80069fa:	2180      	movs	r1, #128	; 0x80
 80069fc:	0609      	lsls	r1, r1, #24
 80069fe:	1873      	adds	r3, r6, r1
 8006a00:	001e      	movs	r6, r3
 8006a02:	232d      	movs	r3, #45	; 0x2d
 8006a04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a06:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006a08:	7013      	strb	r3, [r2, #0]
 8006a0a:	2320      	movs	r3, #32
 8006a0c:	2203      	movs	r2, #3
 8006a0e:	439f      	bics	r7, r3
 8006a10:	2f46      	cmp	r7, #70	; 0x46
 8006a12:	d007      	beq.n	8006a24 <__cvt+0x38>
 8006a14:	003b      	movs	r3, r7
 8006a16:	3b45      	subs	r3, #69	; 0x45
 8006a18:	4259      	negs	r1, r3
 8006a1a:	414b      	adcs	r3, r1
 8006a1c:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006a1e:	3a01      	subs	r2, #1
 8006a20:	18cb      	adds	r3, r1, r3
 8006a22:	9310      	str	r3, [sp, #64]	; 0x40
 8006a24:	ab09      	add	r3, sp, #36	; 0x24
 8006a26:	9304      	str	r3, [sp, #16]
 8006a28:	ab08      	add	r3, sp, #32
 8006a2a:	9303      	str	r3, [sp, #12]
 8006a2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a2e:	9200      	str	r2, [sp, #0]
 8006a30:	9302      	str	r3, [sp, #8]
 8006a32:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a34:	0022      	movs	r2, r4
 8006a36:	9301      	str	r3, [sp, #4]
 8006a38:	0033      	movs	r3, r6
 8006a3a:	f000 fcf1 	bl	8007420 <_dtoa_r>
 8006a3e:	0005      	movs	r5, r0
 8006a40:	2f47      	cmp	r7, #71	; 0x47
 8006a42:	d102      	bne.n	8006a4a <__cvt+0x5e>
 8006a44:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a46:	07db      	lsls	r3, r3, #31
 8006a48:	d528      	bpl.n	8006a9c <__cvt+0xb0>
 8006a4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a4c:	18eb      	adds	r3, r5, r3
 8006a4e:	9307      	str	r3, [sp, #28]
 8006a50:	2f46      	cmp	r7, #70	; 0x46
 8006a52:	d114      	bne.n	8006a7e <__cvt+0x92>
 8006a54:	782b      	ldrb	r3, [r5, #0]
 8006a56:	2b30      	cmp	r3, #48	; 0x30
 8006a58:	d10c      	bne.n	8006a74 <__cvt+0x88>
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	0020      	movs	r0, r4
 8006a60:	0031      	movs	r1, r6
 8006a62:	f7f9 fcf3 	bl	800044c <__aeabi_dcmpeq>
 8006a66:	2800      	cmp	r0, #0
 8006a68:	d104      	bne.n	8006a74 <__cvt+0x88>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a6e:	1a9b      	subs	r3, r3, r2
 8006a70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a72:	6013      	str	r3, [r2, #0]
 8006a74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a76:	9a07      	ldr	r2, [sp, #28]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	18d3      	adds	r3, r2, r3
 8006a7c:	9307      	str	r3, [sp, #28]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	2300      	movs	r3, #0
 8006a82:	0020      	movs	r0, r4
 8006a84:	0031      	movs	r1, r6
 8006a86:	f7f9 fce1 	bl	800044c <__aeabi_dcmpeq>
 8006a8a:	2800      	cmp	r0, #0
 8006a8c:	d001      	beq.n	8006a92 <__cvt+0xa6>
 8006a8e:	9b07      	ldr	r3, [sp, #28]
 8006a90:	9309      	str	r3, [sp, #36]	; 0x24
 8006a92:	2230      	movs	r2, #48	; 0x30
 8006a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a96:	9907      	ldr	r1, [sp, #28]
 8006a98:	428b      	cmp	r3, r1
 8006a9a:	d306      	bcc.n	8006aaa <__cvt+0xbe>
 8006a9c:	0028      	movs	r0, r5
 8006a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aa0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006aa2:	1b5b      	subs	r3, r3, r5
 8006aa4:	6013      	str	r3, [r2, #0]
 8006aa6:	b00b      	add	sp, #44	; 0x2c
 8006aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006aaa:	1c59      	adds	r1, r3, #1
 8006aac:	9109      	str	r1, [sp, #36]	; 0x24
 8006aae:	701a      	strb	r2, [r3, #0]
 8006ab0:	e7f0      	b.n	8006a94 <__cvt+0xa8>

08006ab2 <__exponent>:
 8006ab2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ab4:	1c83      	adds	r3, r0, #2
 8006ab6:	b087      	sub	sp, #28
 8006ab8:	9303      	str	r3, [sp, #12]
 8006aba:	0005      	movs	r5, r0
 8006abc:	000c      	movs	r4, r1
 8006abe:	232b      	movs	r3, #43	; 0x2b
 8006ac0:	7002      	strb	r2, [r0, #0]
 8006ac2:	2900      	cmp	r1, #0
 8006ac4:	da01      	bge.n	8006aca <__exponent+0x18>
 8006ac6:	424c      	negs	r4, r1
 8006ac8:	3302      	adds	r3, #2
 8006aca:	706b      	strb	r3, [r5, #1]
 8006acc:	2c09      	cmp	r4, #9
 8006ace:	dd31      	ble.n	8006b34 <__exponent+0x82>
 8006ad0:	270a      	movs	r7, #10
 8006ad2:	ab04      	add	r3, sp, #16
 8006ad4:	1dde      	adds	r6, r3, #7
 8006ad6:	0020      	movs	r0, r4
 8006ad8:	0039      	movs	r1, r7
 8006ada:	9601      	str	r6, [sp, #4]
 8006adc:	f7f9 fca0 	bl	8000420 <__aeabi_idivmod>
 8006ae0:	3e01      	subs	r6, #1
 8006ae2:	3130      	adds	r1, #48	; 0x30
 8006ae4:	0020      	movs	r0, r4
 8006ae6:	7031      	strb	r1, [r6, #0]
 8006ae8:	0039      	movs	r1, r7
 8006aea:	9402      	str	r4, [sp, #8]
 8006aec:	f7f9 fbb2 	bl	8000254 <__divsi3>
 8006af0:	9b02      	ldr	r3, [sp, #8]
 8006af2:	0004      	movs	r4, r0
 8006af4:	2b63      	cmp	r3, #99	; 0x63
 8006af6:	dcee      	bgt.n	8006ad6 <__exponent+0x24>
 8006af8:	9b01      	ldr	r3, [sp, #4]
 8006afa:	3430      	adds	r4, #48	; 0x30
 8006afc:	1e9a      	subs	r2, r3, #2
 8006afe:	0013      	movs	r3, r2
 8006b00:	9903      	ldr	r1, [sp, #12]
 8006b02:	7014      	strb	r4, [r2, #0]
 8006b04:	a804      	add	r0, sp, #16
 8006b06:	3007      	adds	r0, #7
 8006b08:	4298      	cmp	r0, r3
 8006b0a:	d80e      	bhi.n	8006b2a <__exponent+0x78>
 8006b0c:	ab04      	add	r3, sp, #16
 8006b0e:	3307      	adds	r3, #7
 8006b10:	2000      	movs	r0, #0
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d804      	bhi.n	8006b20 <__exponent+0x6e>
 8006b16:	ab04      	add	r3, sp, #16
 8006b18:	3009      	adds	r0, #9
 8006b1a:	18c0      	adds	r0, r0, r3
 8006b1c:	9b01      	ldr	r3, [sp, #4]
 8006b1e:	1ac0      	subs	r0, r0, r3
 8006b20:	9b03      	ldr	r3, [sp, #12]
 8006b22:	1818      	adds	r0, r3, r0
 8006b24:	1b40      	subs	r0, r0, r5
 8006b26:	b007      	add	sp, #28
 8006b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b2a:	7818      	ldrb	r0, [r3, #0]
 8006b2c:	3301      	adds	r3, #1
 8006b2e:	7008      	strb	r0, [r1, #0]
 8006b30:	3101      	adds	r1, #1
 8006b32:	e7e7      	b.n	8006b04 <__exponent+0x52>
 8006b34:	2330      	movs	r3, #48	; 0x30
 8006b36:	18e4      	adds	r4, r4, r3
 8006b38:	70ab      	strb	r3, [r5, #2]
 8006b3a:	1d28      	adds	r0, r5, #4
 8006b3c:	70ec      	strb	r4, [r5, #3]
 8006b3e:	e7f1      	b.n	8006b24 <__exponent+0x72>

08006b40 <_printf_float>:
 8006b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b42:	b095      	sub	sp, #84	; 0x54
 8006b44:	000c      	movs	r4, r1
 8006b46:	9209      	str	r2, [sp, #36]	; 0x24
 8006b48:	001e      	movs	r6, r3
 8006b4a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006b4c:	0007      	movs	r7, r0
 8006b4e:	f001 fa81 	bl	8008054 <_localeconv_r>
 8006b52:	6803      	ldr	r3, [r0, #0]
 8006b54:	0018      	movs	r0, r3
 8006b56:	930c      	str	r3, [sp, #48]	; 0x30
 8006b58:	f7f9 fad6 	bl	8000108 <strlen>
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	9312      	str	r3, [sp, #72]	; 0x48
 8006b60:	7e23      	ldrb	r3, [r4, #24]
 8006b62:	2207      	movs	r2, #7
 8006b64:	930a      	str	r3, [sp, #40]	; 0x28
 8006b66:	6823      	ldr	r3, [r4, #0]
 8006b68:	900e      	str	r0, [sp, #56]	; 0x38
 8006b6a:	930d      	str	r3, [sp, #52]	; 0x34
 8006b6c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006b6e:	682b      	ldr	r3, [r5, #0]
 8006b70:	05c9      	lsls	r1, r1, #23
 8006b72:	d547      	bpl.n	8006c04 <_printf_float+0xc4>
 8006b74:	189b      	adds	r3, r3, r2
 8006b76:	4393      	bics	r3, r2
 8006b78:	001a      	movs	r2, r3
 8006b7a:	3208      	adds	r2, #8
 8006b7c:	602a      	str	r2, [r5, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	64a2      	str	r2, [r4, #72]	; 0x48
 8006b84:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006b86:	2201      	movs	r2, #1
 8006b88:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006b8a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006b8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b8e:	006b      	lsls	r3, r5, #1
 8006b90:	085b      	lsrs	r3, r3, #1
 8006b92:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b94:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006b96:	4ba7      	ldr	r3, [pc, #668]	; (8006e34 <_printf_float+0x2f4>)
 8006b98:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b9a:	4252      	negs	r2, r2
 8006b9c:	f7fb fdde 	bl	800275c <__aeabi_dcmpun>
 8006ba0:	2800      	cmp	r0, #0
 8006ba2:	d131      	bne.n	8006c08 <_printf_float+0xc8>
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	4ba3      	ldr	r3, [pc, #652]	; (8006e34 <_printf_float+0x2f4>)
 8006ba8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006baa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006bac:	4252      	negs	r2, r2
 8006bae:	f7f9 fc5d 	bl	800046c <__aeabi_dcmple>
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	d128      	bne.n	8006c08 <_printf_float+0xc8>
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	2300      	movs	r3, #0
 8006bba:	0029      	movs	r1, r5
 8006bbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006bbe:	f7f9 fc4b 	bl	8000458 <__aeabi_dcmplt>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d003      	beq.n	8006bce <_printf_float+0x8e>
 8006bc6:	0023      	movs	r3, r4
 8006bc8:	222d      	movs	r2, #45	; 0x2d
 8006bca:	3343      	adds	r3, #67	; 0x43
 8006bcc:	701a      	strb	r2, [r3, #0]
 8006bce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bd0:	4d99      	ldr	r5, [pc, #612]	; (8006e38 <_printf_float+0x2f8>)
 8006bd2:	2b47      	cmp	r3, #71	; 0x47
 8006bd4:	d900      	bls.n	8006bd8 <_printf_float+0x98>
 8006bd6:	4d99      	ldr	r5, [pc, #612]	; (8006e3c <_printf_float+0x2fc>)
 8006bd8:	2303      	movs	r3, #3
 8006bda:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006bdc:	6123      	str	r3, [r4, #16]
 8006bde:	3301      	adds	r3, #1
 8006be0:	439a      	bics	r2, r3
 8006be2:	2300      	movs	r3, #0
 8006be4:	6022      	str	r2, [r4, #0]
 8006be6:	930b      	str	r3, [sp, #44]	; 0x2c
 8006be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bea:	0021      	movs	r1, r4
 8006bec:	0038      	movs	r0, r7
 8006bee:	9600      	str	r6, [sp, #0]
 8006bf0:	aa13      	add	r2, sp, #76	; 0x4c
 8006bf2:	f000 f9e7 	bl	8006fc4 <_printf_common>
 8006bf6:	1c43      	adds	r3, r0, #1
 8006bf8:	d000      	beq.n	8006bfc <_printf_float+0xbc>
 8006bfa:	e0a2      	b.n	8006d42 <_printf_float+0x202>
 8006bfc:	2001      	movs	r0, #1
 8006bfe:	4240      	negs	r0, r0
 8006c00:	b015      	add	sp, #84	; 0x54
 8006c02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c04:	3307      	adds	r3, #7
 8006c06:	e7b6      	b.n	8006b76 <_printf_float+0x36>
 8006c08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c0a:	002b      	movs	r3, r5
 8006c0c:	0010      	movs	r0, r2
 8006c0e:	0029      	movs	r1, r5
 8006c10:	f7fb fda4 	bl	800275c <__aeabi_dcmpun>
 8006c14:	2800      	cmp	r0, #0
 8006c16:	d00b      	beq.n	8006c30 <_printf_float+0xf0>
 8006c18:	2d00      	cmp	r5, #0
 8006c1a:	da03      	bge.n	8006c24 <_printf_float+0xe4>
 8006c1c:	0023      	movs	r3, r4
 8006c1e:	222d      	movs	r2, #45	; 0x2d
 8006c20:	3343      	adds	r3, #67	; 0x43
 8006c22:	701a      	strb	r2, [r3, #0]
 8006c24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c26:	4d86      	ldr	r5, [pc, #536]	; (8006e40 <_printf_float+0x300>)
 8006c28:	2b47      	cmp	r3, #71	; 0x47
 8006c2a:	d9d5      	bls.n	8006bd8 <_printf_float+0x98>
 8006c2c:	4d85      	ldr	r5, [pc, #532]	; (8006e44 <_printf_float+0x304>)
 8006c2e:	e7d3      	b.n	8006bd8 <_printf_float+0x98>
 8006c30:	2220      	movs	r2, #32
 8006c32:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c34:	6863      	ldr	r3, [r4, #4]
 8006c36:	4391      	bics	r1, r2
 8006c38:	910f      	str	r1, [sp, #60]	; 0x3c
 8006c3a:	1c5a      	adds	r2, r3, #1
 8006c3c:	d149      	bne.n	8006cd2 <_printf_float+0x192>
 8006c3e:	3307      	adds	r3, #7
 8006c40:	6063      	str	r3, [r4, #4]
 8006c42:	2380      	movs	r3, #128	; 0x80
 8006c44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c46:	00db      	lsls	r3, r3, #3
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	9206      	str	r2, [sp, #24]
 8006c4e:	aa12      	add	r2, sp, #72	; 0x48
 8006c50:	9205      	str	r2, [sp, #20]
 8006c52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c54:	a908      	add	r1, sp, #32
 8006c56:	9204      	str	r2, [sp, #16]
 8006c58:	aa11      	add	r2, sp, #68	; 0x44
 8006c5a:	9203      	str	r2, [sp, #12]
 8006c5c:	2223      	movs	r2, #35	; 0x23
 8006c5e:	6023      	str	r3, [r4, #0]
 8006c60:	9301      	str	r3, [sp, #4]
 8006c62:	6863      	ldr	r3, [r4, #4]
 8006c64:	1852      	adds	r2, r2, r1
 8006c66:	9202      	str	r2, [sp, #8]
 8006c68:	9300      	str	r3, [sp, #0]
 8006c6a:	0038      	movs	r0, r7
 8006c6c:	002b      	movs	r3, r5
 8006c6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c70:	f7ff febc 	bl	80069ec <__cvt>
 8006c74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c76:	0005      	movs	r5, r0
 8006c78:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006c7a:	2b47      	cmp	r3, #71	; 0x47
 8006c7c:	d108      	bne.n	8006c90 <_printf_float+0x150>
 8006c7e:	1ccb      	adds	r3, r1, #3
 8006c80:	db02      	blt.n	8006c88 <_printf_float+0x148>
 8006c82:	6863      	ldr	r3, [r4, #4]
 8006c84:	4299      	cmp	r1, r3
 8006c86:	dd48      	ble.n	8006d1a <_printf_float+0x1da>
 8006c88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c8a:	3b02      	subs	r3, #2
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	930a      	str	r3, [sp, #40]	; 0x28
 8006c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c92:	2b65      	cmp	r3, #101	; 0x65
 8006c94:	d824      	bhi.n	8006ce0 <_printf_float+0x1a0>
 8006c96:	0020      	movs	r0, r4
 8006c98:	001a      	movs	r2, r3
 8006c9a:	3901      	subs	r1, #1
 8006c9c:	3050      	adds	r0, #80	; 0x50
 8006c9e:	9111      	str	r1, [sp, #68]	; 0x44
 8006ca0:	f7ff ff07 	bl	8006ab2 <__exponent>
 8006ca4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006ca6:	900b      	str	r0, [sp, #44]	; 0x2c
 8006ca8:	1813      	adds	r3, r2, r0
 8006caa:	6123      	str	r3, [r4, #16]
 8006cac:	2a01      	cmp	r2, #1
 8006cae:	dc02      	bgt.n	8006cb6 <_printf_float+0x176>
 8006cb0:	6822      	ldr	r2, [r4, #0]
 8006cb2:	07d2      	lsls	r2, r2, #31
 8006cb4:	d501      	bpl.n	8006cba <_printf_float+0x17a>
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	6123      	str	r3, [r4, #16]
 8006cba:	2323      	movs	r3, #35	; 0x23
 8006cbc:	aa08      	add	r2, sp, #32
 8006cbe:	189b      	adds	r3, r3, r2
 8006cc0:	781b      	ldrb	r3, [r3, #0]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d100      	bne.n	8006cc8 <_printf_float+0x188>
 8006cc6:	e78f      	b.n	8006be8 <_printf_float+0xa8>
 8006cc8:	0023      	movs	r3, r4
 8006cca:	222d      	movs	r2, #45	; 0x2d
 8006ccc:	3343      	adds	r3, #67	; 0x43
 8006cce:	701a      	strb	r2, [r3, #0]
 8006cd0:	e78a      	b.n	8006be8 <_printf_float+0xa8>
 8006cd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006cd4:	2a47      	cmp	r2, #71	; 0x47
 8006cd6:	d1b4      	bne.n	8006c42 <_printf_float+0x102>
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d1b2      	bne.n	8006c42 <_printf_float+0x102>
 8006cdc:	3301      	adds	r3, #1
 8006cde:	e7af      	b.n	8006c40 <_printf_float+0x100>
 8006ce0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ce2:	2b66      	cmp	r3, #102	; 0x66
 8006ce4:	d11b      	bne.n	8006d1e <_printf_float+0x1de>
 8006ce6:	6863      	ldr	r3, [r4, #4]
 8006ce8:	2900      	cmp	r1, #0
 8006cea:	dd0d      	ble.n	8006d08 <_printf_float+0x1c8>
 8006cec:	6121      	str	r1, [r4, #16]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d102      	bne.n	8006cf8 <_printf_float+0x1b8>
 8006cf2:	6822      	ldr	r2, [r4, #0]
 8006cf4:	07d2      	lsls	r2, r2, #31
 8006cf6:	d502      	bpl.n	8006cfe <_printf_float+0x1be>
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	1859      	adds	r1, r3, r1
 8006cfc:	6121      	str	r1, [r4, #16]
 8006cfe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d00:	65a3      	str	r3, [r4, #88]	; 0x58
 8006d02:	2300      	movs	r3, #0
 8006d04:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d06:	e7d8      	b.n	8006cba <_printf_float+0x17a>
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d103      	bne.n	8006d14 <_printf_float+0x1d4>
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	6821      	ldr	r1, [r4, #0]
 8006d10:	4211      	tst	r1, r2
 8006d12:	d000      	beq.n	8006d16 <_printf_float+0x1d6>
 8006d14:	1c9a      	adds	r2, r3, #2
 8006d16:	6122      	str	r2, [r4, #16]
 8006d18:	e7f1      	b.n	8006cfe <_printf_float+0x1be>
 8006d1a:	2367      	movs	r3, #103	; 0x67
 8006d1c:	930a      	str	r3, [sp, #40]	; 0x28
 8006d1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d20:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d22:	4293      	cmp	r3, r2
 8006d24:	db06      	blt.n	8006d34 <_printf_float+0x1f4>
 8006d26:	6822      	ldr	r2, [r4, #0]
 8006d28:	6123      	str	r3, [r4, #16]
 8006d2a:	07d2      	lsls	r2, r2, #31
 8006d2c:	d5e7      	bpl.n	8006cfe <_printf_float+0x1be>
 8006d2e:	3301      	adds	r3, #1
 8006d30:	6123      	str	r3, [r4, #16]
 8006d32:	e7e4      	b.n	8006cfe <_printf_float+0x1be>
 8006d34:	2101      	movs	r1, #1
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	dc01      	bgt.n	8006d3e <_printf_float+0x1fe>
 8006d3a:	1849      	adds	r1, r1, r1
 8006d3c:	1ac9      	subs	r1, r1, r3
 8006d3e:	1852      	adds	r2, r2, r1
 8006d40:	e7e9      	b.n	8006d16 <_printf_float+0x1d6>
 8006d42:	6822      	ldr	r2, [r4, #0]
 8006d44:	0553      	lsls	r3, r2, #21
 8006d46:	d407      	bmi.n	8006d58 <_printf_float+0x218>
 8006d48:	6923      	ldr	r3, [r4, #16]
 8006d4a:	002a      	movs	r2, r5
 8006d4c:	0038      	movs	r0, r7
 8006d4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d50:	47b0      	blx	r6
 8006d52:	1c43      	adds	r3, r0, #1
 8006d54:	d128      	bne.n	8006da8 <_printf_float+0x268>
 8006d56:	e751      	b.n	8006bfc <_printf_float+0xbc>
 8006d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d5a:	2b65      	cmp	r3, #101	; 0x65
 8006d5c:	d800      	bhi.n	8006d60 <_printf_float+0x220>
 8006d5e:	e0e1      	b.n	8006f24 <_printf_float+0x3e4>
 8006d60:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006d62:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006d64:	2200      	movs	r2, #0
 8006d66:	2300      	movs	r3, #0
 8006d68:	f7f9 fb70 	bl	800044c <__aeabi_dcmpeq>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	d031      	beq.n	8006dd4 <_printf_float+0x294>
 8006d70:	2301      	movs	r3, #1
 8006d72:	0038      	movs	r0, r7
 8006d74:	4a34      	ldr	r2, [pc, #208]	; (8006e48 <_printf_float+0x308>)
 8006d76:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d78:	47b0      	blx	r6
 8006d7a:	1c43      	adds	r3, r0, #1
 8006d7c:	d100      	bne.n	8006d80 <_printf_float+0x240>
 8006d7e:	e73d      	b.n	8006bfc <_printf_float+0xbc>
 8006d80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d82:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d84:	4293      	cmp	r3, r2
 8006d86:	db02      	blt.n	8006d8e <_printf_float+0x24e>
 8006d88:	6823      	ldr	r3, [r4, #0]
 8006d8a:	07db      	lsls	r3, r3, #31
 8006d8c:	d50c      	bpl.n	8006da8 <_printf_float+0x268>
 8006d8e:	0038      	movs	r0, r7
 8006d90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d96:	47b0      	blx	r6
 8006d98:	2500      	movs	r5, #0
 8006d9a:	1c43      	adds	r3, r0, #1
 8006d9c:	d100      	bne.n	8006da0 <_printf_float+0x260>
 8006d9e:	e72d      	b.n	8006bfc <_printf_float+0xbc>
 8006da0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006da2:	3b01      	subs	r3, #1
 8006da4:	42ab      	cmp	r3, r5
 8006da6:	dc0a      	bgt.n	8006dbe <_printf_float+0x27e>
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	079b      	lsls	r3, r3, #30
 8006dac:	d500      	bpl.n	8006db0 <_printf_float+0x270>
 8006dae:	e106      	b.n	8006fbe <_printf_float+0x47e>
 8006db0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006db2:	68e0      	ldr	r0, [r4, #12]
 8006db4:	4298      	cmp	r0, r3
 8006db6:	db00      	blt.n	8006dba <_printf_float+0x27a>
 8006db8:	e722      	b.n	8006c00 <_printf_float+0xc0>
 8006dba:	0018      	movs	r0, r3
 8006dbc:	e720      	b.n	8006c00 <_printf_float+0xc0>
 8006dbe:	0022      	movs	r2, r4
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	0038      	movs	r0, r7
 8006dc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dc6:	321a      	adds	r2, #26
 8006dc8:	47b0      	blx	r6
 8006dca:	1c43      	adds	r3, r0, #1
 8006dcc:	d100      	bne.n	8006dd0 <_printf_float+0x290>
 8006dce:	e715      	b.n	8006bfc <_printf_float+0xbc>
 8006dd0:	3501      	adds	r5, #1
 8006dd2:	e7e5      	b.n	8006da0 <_printf_float+0x260>
 8006dd4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	dc38      	bgt.n	8006e4c <_printf_float+0x30c>
 8006dda:	2301      	movs	r3, #1
 8006ddc:	0038      	movs	r0, r7
 8006dde:	4a1a      	ldr	r2, [pc, #104]	; (8006e48 <_printf_float+0x308>)
 8006de0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006de2:	47b0      	blx	r6
 8006de4:	1c43      	adds	r3, r0, #1
 8006de6:	d100      	bne.n	8006dea <_printf_float+0x2aa>
 8006de8:	e708      	b.n	8006bfc <_printf_float+0xbc>
 8006dea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006dec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006dee:	4313      	orrs	r3, r2
 8006df0:	d102      	bne.n	8006df8 <_printf_float+0x2b8>
 8006df2:	6823      	ldr	r3, [r4, #0]
 8006df4:	07db      	lsls	r3, r3, #31
 8006df6:	d5d7      	bpl.n	8006da8 <_printf_float+0x268>
 8006df8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dfa:	0038      	movs	r0, r7
 8006dfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dfe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e00:	47b0      	blx	r6
 8006e02:	1c43      	adds	r3, r0, #1
 8006e04:	d100      	bne.n	8006e08 <_printf_float+0x2c8>
 8006e06:	e6f9      	b.n	8006bfc <_printf_float+0xbc>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	930a      	str	r3, [sp, #40]	; 0x28
 8006e0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e10:	425b      	negs	r3, r3
 8006e12:	4293      	cmp	r3, r2
 8006e14:	dc01      	bgt.n	8006e1a <_printf_float+0x2da>
 8006e16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e18:	e797      	b.n	8006d4a <_printf_float+0x20a>
 8006e1a:	0022      	movs	r2, r4
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	0038      	movs	r0, r7
 8006e20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e22:	321a      	adds	r2, #26
 8006e24:	47b0      	blx	r6
 8006e26:	1c43      	adds	r3, r0, #1
 8006e28:	d100      	bne.n	8006e2c <_printf_float+0x2ec>
 8006e2a:	e6e7      	b.n	8006bfc <_printf_float+0xbc>
 8006e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e2e:	3301      	adds	r3, #1
 8006e30:	e7eb      	b.n	8006e0a <_printf_float+0x2ca>
 8006e32:	46c0      	nop			; (mov r8, r8)
 8006e34:	7fefffff 	.word	0x7fefffff
 8006e38:	08009bec 	.word	0x08009bec
 8006e3c:	08009bf0 	.word	0x08009bf0
 8006e40:	08009bf4 	.word	0x08009bf4
 8006e44:	08009bf8 	.word	0x08009bf8
 8006e48:	08009bfc 	.word	0x08009bfc
 8006e4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e50:	920a      	str	r2, [sp, #40]	; 0x28
 8006e52:	429a      	cmp	r2, r3
 8006e54:	dd00      	ble.n	8006e58 <_printf_float+0x318>
 8006e56:	930a      	str	r3, [sp, #40]	; 0x28
 8006e58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	dc3c      	bgt.n	8006ed8 <_printf_float+0x398>
 8006e5e:	2300      	movs	r3, #0
 8006e60:	930d      	str	r3, [sp, #52]	; 0x34
 8006e62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e64:	43db      	mvns	r3, r3
 8006e66:	17db      	asrs	r3, r3, #31
 8006e68:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e6a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e72:	4013      	ands	r3, r2
 8006e74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e76:	1ad3      	subs	r3, r2, r3
 8006e78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	dc34      	bgt.n	8006ee8 <_printf_float+0x3a8>
 8006e7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e82:	4293      	cmp	r3, r2
 8006e84:	db3d      	blt.n	8006f02 <_printf_float+0x3c2>
 8006e86:	6823      	ldr	r3, [r4, #0]
 8006e88:	07db      	lsls	r3, r3, #31
 8006e8a:	d43a      	bmi.n	8006f02 <_printf_float+0x3c2>
 8006e8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e90:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	1a52      	subs	r2, r2, r1
 8006e96:	920a      	str	r2, [sp, #40]	; 0x28
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	dd00      	ble.n	8006e9e <_printf_float+0x35e>
 8006e9c:	930a      	str	r3, [sp, #40]	; 0x28
 8006e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	dc36      	bgt.n	8006f12 <_printf_float+0x3d2>
 8006ea4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea6:	2500      	movs	r5, #0
 8006ea8:	43db      	mvns	r3, r3
 8006eaa:	17db      	asrs	r3, r3, #31
 8006eac:	930b      	str	r3, [sp, #44]	; 0x2c
 8006eae:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006eb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006eb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006eb4:	1a9b      	subs	r3, r3, r2
 8006eb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006eb8:	400a      	ands	r2, r1
 8006eba:	1a9b      	subs	r3, r3, r2
 8006ebc:	42ab      	cmp	r3, r5
 8006ebe:	dc00      	bgt.n	8006ec2 <_printf_float+0x382>
 8006ec0:	e772      	b.n	8006da8 <_printf_float+0x268>
 8006ec2:	0022      	movs	r2, r4
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	0038      	movs	r0, r7
 8006ec8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006eca:	321a      	adds	r2, #26
 8006ecc:	47b0      	blx	r6
 8006ece:	1c43      	adds	r3, r0, #1
 8006ed0:	d100      	bne.n	8006ed4 <_printf_float+0x394>
 8006ed2:	e693      	b.n	8006bfc <_printf_float+0xbc>
 8006ed4:	3501      	adds	r5, #1
 8006ed6:	e7ea      	b.n	8006eae <_printf_float+0x36e>
 8006ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eda:	002a      	movs	r2, r5
 8006edc:	0038      	movs	r0, r7
 8006ede:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ee0:	47b0      	blx	r6
 8006ee2:	1c43      	adds	r3, r0, #1
 8006ee4:	d1bb      	bne.n	8006e5e <_printf_float+0x31e>
 8006ee6:	e689      	b.n	8006bfc <_printf_float+0xbc>
 8006ee8:	0022      	movs	r2, r4
 8006eea:	2301      	movs	r3, #1
 8006eec:	0038      	movs	r0, r7
 8006eee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ef0:	321a      	adds	r2, #26
 8006ef2:	47b0      	blx	r6
 8006ef4:	1c43      	adds	r3, r0, #1
 8006ef6:	d100      	bne.n	8006efa <_printf_float+0x3ba>
 8006ef8:	e680      	b.n	8006bfc <_printf_float+0xbc>
 8006efa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006efc:	3301      	adds	r3, #1
 8006efe:	930d      	str	r3, [sp, #52]	; 0x34
 8006f00:	e7b3      	b.n	8006e6a <_printf_float+0x32a>
 8006f02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f04:	0038      	movs	r0, r7
 8006f06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f08:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f0a:	47b0      	blx	r6
 8006f0c:	1c43      	adds	r3, r0, #1
 8006f0e:	d1bd      	bne.n	8006e8c <_printf_float+0x34c>
 8006f10:	e674      	b.n	8006bfc <_printf_float+0xbc>
 8006f12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f14:	0038      	movs	r0, r7
 8006f16:	18ea      	adds	r2, r5, r3
 8006f18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f1c:	47b0      	blx	r6
 8006f1e:	1c43      	adds	r3, r0, #1
 8006f20:	d1c0      	bne.n	8006ea4 <_printf_float+0x364>
 8006f22:	e66b      	b.n	8006bfc <_printf_float+0xbc>
 8006f24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	dc02      	bgt.n	8006f30 <_printf_float+0x3f0>
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	421a      	tst	r2, r3
 8006f2e:	d034      	beq.n	8006f9a <_printf_float+0x45a>
 8006f30:	2301      	movs	r3, #1
 8006f32:	002a      	movs	r2, r5
 8006f34:	0038      	movs	r0, r7
 8006f36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f38:	47b0      	blx	r6
 8006f3a:	1c43      	adds	r3, r0, #1
 8006f3c:	d100      	bne.n	8006f40 <_printf_float+0x400>
 8006f3e:	e65d      	b.n	8006bfc <_printf_float+0xbc>
 8006f40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f42:	0038      	movs	r0, r7
 8006f44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f48:	47b0      	blx	r6
 8006f4a:	1c43      	adds	r3, r0, #1
 8006f4c:	d100      	bne.n	8006f50 <_printf_float+0x410>
 8006f4e:	e655      	b.n	8006bfc <_printf_float+0xbc>
 8006f50:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006f52:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006f54:	2200      	movs	r2, #0
 8006f56:	2300      	movs	r3, #0
 8006f58:	f7f9 fa78 	bl	800044c <__aeabi_dcmpeq>
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	d11a      	bne.n	8006f96 <_printf_float+0x456>
 8006f60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f62:	1c6a      	adds	r2, r5, #1
 8006f64:	3b01      	subs	r3, #1
 8006f66:	0038      	movs	r0, r7
 8006f68:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f6a:	47b0      	blx	r6
 8006f6c:	1c43      	adds	r3, r0, #1
 8006f6e:	d10e      	bne.n	8006f8e <_printf_float+0x44e>
 8006f70:	e644      	b.n	8006bfc <_printf_float+0xbc>
 8006f72:	0022      	movs	r2, r4
 8006f74:	2301      	movs	r3, #1
 8006f76:	0038      	movs	r0, r7
 8006f78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f7a:	321a      	adds	r2, #26
 8006f7c:	47b0      	blx	r6
 8006f7e:	1c43      	adds	r3, r0, #1
 8006f80:	d100      	bne.n	8006f84 <_printf_float+0x444>
 8006f82:	e63b      	b.n	8006bfc <_printf_float+0xbc>
 8006f84:	3501      	adds	r5, #1
 8006f86:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	42ab      	cmp	r3, r5
 8006f8c:	dcf1      	bgt.n	8006f72 <_printf_float+0x432>
 8006f8e:	0022      	movs	r2, r4
 8006f90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f92:	3250      	adds	r2, #80	; 0x50
 8006f94:	e6da      	b.n	8006d4c <_printf_float+0x20c>
 8006f96:	2500      	movs	r5, #0
 8006f98:	e7f5      	b.n	8006f86 <_printf_float+0x446>
 8006f9a:	002a      	movs	r2, r5
 8006f9c:	e7e3      	b.n	8006f66 <_printf_float+0x426>
 8006f9e:	0022      	movs	r2, r4
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	0038      	movs	r0, r7
 8006fa4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fa6:	3219      	adds	r2, #25
 8006fa8:	47b0      	blx	r6
 8006faa:	1c43      	adds	r3, r0, #1
 8006fac:	d100      	bne.n	8006fb0 <_printf_float+0x470>
 8006fae:	e625      	b.n	8006bfc <_printf_float+0xbc>
 8006fb0:	3501      	adds	r5, #1
 8006fb2:	68e3      	ldr	r3, [r4, #12]
 8006fb4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006fb6:	1a9b      	subs	r3, r3, r2
 8006fb8:	42ab      	cmp	r3, r5
 8006fba:	dcf0      	bgt.n	8006f9e <_printf_float+0x45e>
 8006fbc:	e6f8      	b.n	8006db0 <_printf_float+0x270>
 8006fbe:	2500      	movs	r5, #0
 8006fc0:	e7f7      	b.n	8006fb2 <_printf_float+0x472>
 8006fc2:	46c0      	nop			; (mov r8, r8)

08006fc4 <_printf_common>:
 8006fc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fc6:	0015      	movs	r5, r2
 8006fc8:	9301      	str	r3, [sp, #4]
 8006fca:	688a      	ldr	r2, [r1, #8]
 8006fcc:	690b      	ldr	r3, [r1, #16]
 8006fce:	000c      	movs	r4, r1
 8006fd0:	9000      	str	r0, [sp, #0]
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	da00      	bge.n	8006fd8 <_printf_common+0x14>
 8006fd6:	0013      	movs	r3, r2
 8006fd8:	0022      	movs	r2, r4
 8006fda:	602b      	str	r3, [r5, #0]
 8006fdc:	3243      	adds	r2, #67	; 0x43
 8006fde:	7812      	ldrb	r2, [r2, #0]
 8006fe0:	2a00      	cmp	r2, #0
 8006fe2:	d001      	beq.n	8006fe8 <_printf_common+0x24>
 8006fe4:	3301      	adds	r3, #1
 8006fe6:	602b      	str	r3, [r5, #0]
 8006fe8:	6823      	ldr	r3, [r4, #0]
 8006fea:	069b      	lsls	r3, r3, #26
 8006fec:	d502      	bpl.n	8006ff4 <_printf_common+0x30>
 8006fee:	682b      	ldr	r3, [r5, #0]
 8006ff0:	3302      	adds	r3, #2
 8006ff2:	602b      	str	r3, [r5, #0]
 8006ff4:	6822      	ldr	r2, [r4, #0]
 8006ff6:	2306      	movs	r3, #6
 8006ff8:	0017      	movs	r7, r2
 8006ffa:	401f      	ands	r7, r3
 8006ffc:	421a      	tst	r2, r3
 8006ffe:	d027      	beq.n	8007050 <_printf_common+0x8c>
 8007000:	0023      	movs	r3, r4
 8007002:	3343      	adds	r3, #67	; 0x43
 8007004:	781b      	ldrb	r3, [r3, #0]
 8007006:	1e5a      	subs	r2, r3, #1
 8007008:	4193      	sbcs	r3, r2
 800700a:	6822      	ldr	r2, [r4, #0]
 800700c:	0692      	lsls	r2, r2, #26
 800700e:	d430      	bmi.n	8007072 <_printf_common+0xae>
 8007010:	0022      	movs	r2, r4
 8007012:	9901      	ldr	r1, [sp, #4]
 8007014:	9800      	ldr	r0, [sp, #0]
 8007016:	9e08      	ldr	r6, [sp, #32]
 8007018:	3243      	adds	r2, #67	; 0x43
 800701a:	47b0      	blx	r6
 800701c:	1c43      	adds	r3, r0, #1
 800701e:	d025      	beq.n	800706c <_printf_common+0xa8>
 8007020:	2306      	movs	r3, #6
 8007022:	6820      	ldr	r0, [r4, #0]
 8007024:	682a      	ldr	r2, [r5, #0]
 8007026:	68e1      	ldr	r1, [r4, #12]
 8007028:	2500      	movs	r5, #0
 800702a:	4003      	ands	r3, r0
 800702c:	2b04      	cmp	r3, #4
 800702e:	d103      	bne.n	8007038 <_printf_common+0x74>
 8007030:	1a8d      	subs	r5, r1, r2
 8007032:	43eb      	mvns	r3, r5
 8007034:	17db      	asrs	r3, r3, #31
 8007036:	401d      	ands	r5, r3
 8007038:	68a3      	ldr	r3, [r4, #8]
 800703a:	6922      	ldr	r2, [r4, #16]
 800703c:	4293      	cmp	r3, r2
 800703e:	dd01      	ble.n	8007044 <_printf_common+0x80>
 8007040:	1a9b      	subs	r3, r3, r2
 8007042:	18ed      	adds	r5, r5, r3
 8007044:	2700      	movs	r7, #0
 8007046:	42bd      	cmp	r5, r7
 8007048:	d120      	bne.n	800708c <_printf_common+0xc8>
 800704a:	2000      	movs	r0, #0
 800704c:	e010      	b.n	8007070 <_printf_common+0xac>
 800704e:	3701      	adds	r7, #1
 8007050:	68e3      	ldr	r3, [r4, #12]
 8007052:	682a      	ldr	r2, [r5, #0]
 8007054:	1a9b      	subs	r3, r3, r2
 8007056:	42bb      	cmp	r3, r7
 8007058:	ddd2      	ble.n	8007000 <_printf_common+0x3c>
 800705a:	0022      	movs	r2, r4
 800705c:	2301      	movs	r3, #1
 800705e:	9901      	ldr	r1, [sp, #4]
 8007060:	9800      	ldr	r0, [sp, #0]
 8007062:	9e08      	ldr	r6, [sp, #32]
 8007064:	3219      	adds	r2, #25
 8007066:	47b0      	blx	r6
 8007068:	1c43      	adds	r3, r0, #1
 800706a:	d1f0      	bne.n	800704e <_printf_common+0x8a>
 800706c:	2001      	movs	r0, #1
 800706e:	4240      	negs	r0, r0
 8007070:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007072:	2030      	movs	r0, #48	; 0x30
 8007074:	18e1      	adds	r1, r4, r3
 8007076:	3143      	adds	r1, #67	; 0x43
 8007078:	7008      	strb	r0, [r1, #0]
 800707a:	0021      	movs	r1, r4
 800707c:	1c5a      	adds	r2, r3, #1
 800707e:	3145      	adds	r1, #69	; 0x45
 8007080:	7809      	ldrb	r1, [r1, #0]
 8007082:	18a2      	adds	r2, r4, r2
 8007084:	3243      	adds	r2, #67	; 0x43
 8007086:	3302      	adds	r3, #2
 8007088:	7011      	strb	r1, [r2, #0]
 800708a:	e7c1      	b.n	8007010 <_printf_common+0x4c>
 800708c:	0022      	movs	r2, r4
 800708e:	2301      	movs	r3, #1
 8007090:	9901      	ldr	r1, [sp, #4]
 8007092:	9800      	ldr	r0, [sp, #0]
 8007094:	9e08      	ldr	r6, [sp, #32]
 8007096:	321a      	adds	r2, #26
 8007098:	47b0      	blx	r6
 800709a:	1c43      	adds	r3, r0, #1
 800709c:	d0e6      	beq.n	800706c <_printf_common+0xa8>
 800709e:	3701      	adds	r7, #1
 80070a0:	e7d1      	b.n	8007046 <_printf_common+0x82>
	...

080070a4 <_printf_i>:
 80070a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070a6:	b08b      	sub	sp, #44	; 0x2c
 80070a8:	9206      	str	r2, [sp, #24]
 80070aa:	000a      	movs	r2, r1
 80070ac:	3243      	adds	r2, #67	; 0x43
 80070ae:	9307      	str	r3, [sp, #28]
 80070b0:	9005      	str	r0, [sp, #20]
 80070b2:	9204      	str	r2, [sp, #16]
 80070b4:	7e0a      	ldrb	r2, [r1, #24]
 80070b6:	000c      	movs	r4, r1
 80070b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070ba:	2a78      	cmp	r2, #120	; 0x78
 80070bc:	d807      	bhi.n	80070ce <_printf_i+0x2a>
 80070be:	2a62      	cmp	r2, #98	; 0x62
 80070c0:	d809      	bhi.n	80070d6 <_printf_i+0x32>
 80070c2:	2a00      	cmp	r2, #0
 80070c4:	d100      	bne.n	80070c8 <_printf_i+0x24>
 80070c6:	e0c1      	b.n	800724c <_printf_i+0x1a8>
 80070c8:	2a58      	cmp	r2, #88	; 0x58
 80070ca:	d100      	bne.n	80070ce <_printf_i+0x2a>
 80070cc:	e08c      	b.n	80071e8 <_printf_i+0x144>
 80070ce:	0026      	movs	r6, r4
 80070d0:	3642      	adds	r6, #66	; 0x42
 80070d2:	7032      	strb	r2, [r6, #0]
 80070d4:	e022      	b.n	800711c <_printf_i+0x78>
 80070d6:	0010      	movs	r0, r2
 80070d8:	3863      	subs	r0, #99	; 0x63
 80070da:	2815      	cmp	r0, #21
 80070dc:	d8f7      	bhi.n	80070ce <_printf_i+0x2a>
 80070de:	f7f9 f825 	bl	800012c <__gnu_thumb1_case_shi>
 80070e2:	0016      	.short	0x0016
 80070e4:	fff6001f 	.word	0xfff6001f
 80070e8:	fff6fff6 	.word	0xfff6fff6
 80070ec:	001ffff6 	.word	0x001ffff6
 80070f0:	fff6fff6 	.word	0xfff6fff6
 80070f4:	fff6fff6 	.word	0xfff6fff6
 80070f8:	003600a8 	.word	0x003600a8
 80070fc:	fff6009a 	.word	0xfff6009a
 8007100:	00b9fff6 	.word	0x00b9fff6
 8007104:	0036fff6 	.word	0x0036fff6
 8007108:	fff6fff6 	.word	0xfff6fff6
 800710c:	009e      	.short	0x009e
 800710e:	0026      	movs	r6, r4
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	3642      	adds	r6, #66	; 0x42
 8007114:	1d11      	adds	r1, r2, #4
 8007116:	6019      	str	r1, [r3, #0]
 8007118:	6813      	ldr	r3, [r2, #0]
 800711a:	7033      	strb	r3, [r6, #0]
 800711c:	2301      	movs	r3, #1
 800711e:	e0a7      	b.n	8007270 <_printf_i+0x1cc>
 8007120:	6808      	ldr	r0, [r1, #0]
 8007122:	6819      	ldr	r1, [r3, #0]
 8007124:	1d0a      	adds	r2, r1, #4
 8007126:	0605      	lsls	r5, r0, #24
 8007128:	d50b      	bpl.n	8007142 <_printf_i+0x9e>
 800712a:	680d      	ldr	r5, [r1, #0]
 800712c:	601a      	str	r2, [r3, #0]
 800712e:	2d00      	cmp	r5, #0
 8007130:	da03      	bge.n	800713a <_printf_i+0x96>
 8007132:	232d      	movs	r3, #45	; 0x2d
 8007134:	9a04      	ldr	r2, [sp, #16]
 8007136:	426d      	negs	r5, r5
 8007138:	7013      	strb	r3, [r2, #0]
 800713a:	4b61      	ldr	r3, [pc, #388]	; (80072c0 <_printf_i+0x21c>)
 800713c:	270a      	movs	r7, #10
 800713e:	9303      	str	r3, [sp, #12]
 8007140:	e01b      	b.n	800717a <_printf_i+0xd6>
 8007142:	680d      	ldr	r5, [r1, #0]
 8007144:	601a      	str	r2, [r3, #0]
 8007146:	0641      	lsls	r1, r0, #25
 8007148:	d5f1      	bpl.n	800712e <_printf_i+0x8a>
 800714a:	b22d      	sxth	r5, r5
 800714c:	e7ef      	b.n	800712e <_printf_i+0x8a>
 800714e:	680d      	ldr	r5, [r1, #0]
 8007150:	6819      	ldr	r1, [r3, #0]
 8007152:	1d08      	adds	r0, r1, #4
 8007154:	6018      	str	r0, [r3, #0]
 8007156:	062e      	lsls	r6, r5, #24
 8007158:	d501      	bpl.n	800715e <_printf_i+0xba>
 800715a:	680d      	ldr	r5, [r1, #0]
 800715c:	e003      	b.n	8007166 <_printf_i+0xc2>
 800715e:	066d      	lsls	r5, r5, #25
 8007160:	d5fb      	bpl.n	800715a <_printf_i+0xb6>
 8007162:	680d      	ldr	r5, [r1, #0]
 8007164:	b2ad      	uxth	r5, r5
 8007166:	4b56      	ldr	r3, [pc, #344]	; (80072c0 <_printf_i+0x21c>)
 8007168:	2708      	movs	r7, #8
 800716a:	9303      	str	r3, [sp, #12]
 800716c:	2a6f      	cmp	r2, #111	; 0x6f
 800716e:	d000      	beq.n	8007172 <_printf_i+0xce>
 8007170:	3702      	adds	r7, #2
 8007172:	0023      	movs	r3, r4
 8007174:	2200      	movs	r2, #0
 8007176:	3343      	adds	r3, #67	; 0x43
 8007178:	701a      	strb	r2, [r3, #0]
 800717a:	6863      	ldr	r3, [r4, #4]
 800717c:	60a3      	str	r3, [r4, #8]
 800717e:	2b00      	cmp	r3, #0
 8007180:	db03      	blt.n	800718a <_printf_i+0xe6>
 8007182:	2204      	movs	r2, #4
 8007184:	6821      	ldr	r1, [r4, #0]
 8007186:	4391      	bics	r1, r2
 8007188:	6021      	str	r1, [r4, #0]
 800718a:	2d00      	cmp	r5, #0
 800718c:	d102      	bne.n	8007194 <_printf_i+0xf0>
 800718e:	9e04      	ldr	r6, [sp, #16]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d00c      	beq.n	80071ae <_printf_i+0x10a>
 8007194:	9e04      	ldr	r6, [sp, #16]
 8007196:	0028      	movs	r0, r5
 8007198:	0039      	movs	r1, r7
 800719a:	f7f9 f857 	bl	800024c <__aeabi_uidivmod>
 800719e:	9b03      	ldr	r3, [sp, #12]
 80071a0:	3e01      	subs	r6, #1
 80071a2:	5c5b      	ldrb	r3, [r3, r1]
 80071a4:	7033      	strb	r3, [r6, #0]
 80071a6:	002b      	movs	r3, r5
 80071a8:	0005      	movs	r5, r0
 80071aa:	429f      	cmp	r7, r3
 80071ac:	d9f3      	bls.n	8007196 <_printf_i+0xf2>
 80071ae:	2f08      	cmp	r7, #8
 80071b0:	d109      	bne.n	80071c6 <_printf_i+0x122>
 80071b2:	6823      	ldr	r3, [r4, #0]
 80071b4:	07db      	lsls	r3, r3, #31
 80071b6:	d506      	bpl.n	80071c6 <_printf_i+0x122>
 80071b8:	6863      	ldr	r3, [r4, #4]
 80071ba:	6922      	ldr	r2, [r4, #16]
 80071bc:	4293      	cmp	r3, r2
 80071be:	dc02      	bgt.n	80071c6 <_printf_i+0x122>
 80071c0:	2330      	movs	r3, #48	; 0x30
 80071c2:	3e01      	subs	r6, #1
 80071c4:	7033      	strb	r3, [r6, #0]
 80071c6:	9b04      	ldr	r3, [sp, #16]
 80071c8:	1b9b      	subs	r3, r3, r6
 80071ca:	6123      	str	r3, [r4, #16]
 80071cc:	9b07      	ldr	r3, [sp, #28]
 80071ce:	0021      	movs	r1, r4
 80071d0:	9300      	str	r3, [sp, #0]
 80071d2:	9805      	ldr	r0, [sp, #20]
 80071d4:	9b06      	ldr	r3, [sp, #24]
 80071d6:	aa09      	add	r2, sp, #36	; 0x24
 80071d8:	f7ff fef4 	bl	8006fc4 <_printf_common>
 80071dc:	1c43      	adds	r3, r0, #1
 80071de:	d14c      	bne.n	800727a <_printf_i+0x1d6>
 80071e0:	2001      	movs	r0, #1
 80071e2:	4240      	negs	r0, r0
 80071e4:	b00b      	add	sp, #44	; 0x2c
 80071e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071e8:	3145      	adds	r1, #69	; 0x45
 80071ea:	700a      	strb	r2, [r1, #0]
 80071ec:	4a34      	ldr	r2, [pc, #208]	; (80072c0 <_printf_i+0x21c>)
 80071ee:	9203      	str	r2, [sp, #12]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	6821      	ldr	r1, [r4, #0]
 80071f4:	ca20      	ldmia	r2!, {r5}
 80071f6:	601a      	str	r2, [r3, #0]
 80071f8:	0608      	lsls	r0, r1, #24
 80071fa:	d516      	bpl.n	800722a <_printf_i+0x186>
 80071fc:	07cb      	lsls	r3, r1, #31
 80071fe:	d502      	bpl.n	8007206 <_printf_i+0x162>
 8007200:	2320      	movs	r3, #32
 8007202:	4319      	orrs	r1, r3
 8007204:	6021      	str	r1, [r4, #0]
 8007206:	2710      	movs	r7, #16
 8007208:	2d00      	cmp	r5, #0
 800720a:	d1b2      	bne.n	8007172 <_printf_i+0xce>
 800720c:	2320      	movs	r3, #32
 800720e:	6822      	ldr	r2, [r4, #0]
 8007210:	439a      	bics	r2, r3
 8007212:	6022      	str	r2, [r4, #0]
 8007214:	e7ad      	b.n	8007172 <_printf_i+0xce>
 8007216:	2220      	movs	r2, #32
 8007218:	6809      	ldr	r1, [r1, #0]
 800721a:	430a      	orrs	r2, r1
 800721c:	6022      	str	r2, [r4, #0]
 800721e:	0022      	movs	r2, r4
 8007220:	2178      	movs	r1, #120	; 0x78
 8007222:	3245      	adds	r2, #69	; 0x45
 8007224:	7011      	strb	r1, [r2, #0]
 8007226:	4a27      	ldr	r2, [pc, #156]	; (80072c4 <_printf_i+0x220>)
 8007228:	e7e1      	b.n	80071ee <_printf_i+0x14a>
 800722a:	0648      	lsls	r0, r1, #25
 800722c:	d5e6      	bpl.n	80071fc <_printf_i+0x158>
 800722e:	b2ad      	uxth	r5, r5
 8007230:	e7e4      	b.n	80071fc <_printf_i+0x158>
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	680d      	ldr	r5, [r1, #0]
 8007236:	1d10      	adds	r0, r2, #4
 8007238:	6949      	ldr	r1, [r1, #20]
 800723a:	6018      	str	r0, [r3, #0]
 800723c:	6813      	ldr	r3, [r2, #0]
 800723e:	062e      	lsls	r6, r5, #24
 8007240:	d501      	bpl.n	8007246 <_printf_i+0x1a2>
 8007242:	6019      	str	r1, [r3, #0]
 8007244:	e002      	b.n	800724c <_printf_i+0x1a8>
 8007246:	066d      	lsls	r5, r5, #25
 8007248:	d5fb      	bpl.n	8007242 <_printf_i+0x19e>
 800724a:	8019      	strh	r1, [r3, #0]
 800724c:	2300      	movs	r3, #0
 800724e:	9e04      	ldr	r6, [sp, #16]
 8007250:	6123      	str	r3, [r4, #16]
 8007252:	e7bb      	b.n	80071cc <_printf_i+0x128>
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	1d11      	adds	r1, r2, #4
 8007258:	6019      	str	r1, [r3, #0]
 800725a:	6816      	ldr	r6, [r2, #0]
 800725c:	2100      	movs	r1, #0
 800725e:	0030      	movs	r0, r6
 8007260:	6862      	ldr	r2, [r4, #4]
 8007262:	f000 ff05 	bl	8008070 <memchr>
 8007266:	2800      	cmp	r0, #0
 8007268:	d001      	beq.n	800726e <_printf_i+0x1ca>
 800726a:	1b80      	subs	r0, r0, r6
 800726c:	6060      	str	r0, [r4, #4]
 800726e:	6863      	ldr	r3, [r4, #4]
 8007270:	6123      	str	r3, [r4, #16]
 8007272:	2300      	movs	r3, #0
 8007274:	9a04      	ldr	r2, [sp, #16]
 8007276:	7013      	strb	r3, [r2, #0]
 8007278:	e7a8      	b.n	80071cc <_printf_i+0x128>
 800727a:	6923      	ldr	r3, [r4, #16]
 800727c:	0032      	movs	r2, r6
 800727e:	9906      	ldr	r1, [sp, #24]
 8007280:	9805      	ldr	r0, [sp, #20]
 8007282:	9d07      	ldr	r5, [sp, #28]
 8007284:	47a8      	blx	r5
 8007286:	1c43      	adds	r3, r0, #1
 8007288:	d0aa      	beq.n	80071e0 <_printf_i+0x13c>
 800728a:	6823      	ldr	r3, [r4, #0]
 800728c:	079b      	lsls	r3, r3, #30
 800728e:	d415      	bmi.n	80072bc <_printf_i+0x218>
 8007290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007292:	68e0      	ldr	r0, [r4, #12]
 8007294:	4298      	cmp	r0, r3
 8007296:	daa5      	bge.n	80071e4 <_printf_i+0x140>
 8007298:	0018      	movs	r0, r3
 800729a:	e7a3      	b.n	80071e4 <_printf_i+0x140>
 800729c:	0022      	movs	r2, r4
 800729e:	2301      	movs	r3, #1
 80072a0:	9906      	ldr	r1, [sp, #24]
 80072a2:	9805      	ldr	r0, [sp, #20]
 80072a4:	9e07      	ldr	r6, [sp, #28]
 80072a6:	3219      	adds	r2, #25
 80072a8:	47b0      	blx	r6
 80072aa:	1c43      	adds	r3, r0, #1
 80072ac:	d098      	beq.n	80071e0 <_printf_i+0x13c>
 80072ae:	3501      	adds	r5, #1
 80072b0:	68e3      	ldr	r3, [r4, #12]
 80072b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072b4:	1a9b      	subs	r3, r3, r2
 80072b6:	42ab      	cmp	r3, r5
 80072b8:	dcf0      	bgt.n	800729c <_printf_i+0x1f8>
 80072ba:	e7e9      	b.n	8007290 <_printf_i+0x1ec>
 80072bc:	2500      	movs	r5, #0
 80072be:	e7f7      	b.n	80072b0 <_printf_i+0x20c>
 80072c0:	08009bfe 	.word	0x08009bfe
 80072c4:	08009c0f 	.word	0x08009c0f

080072c8 <siprintf>:
 80072c8:	b40e      	push	{r1, r2, r3}
 80072ca:	b500      	push	{lr}
 80072cc:	490b      	ldr	r1, [pc, #44]	; (80072fc <siprintf+0x34>)
 80072ce:	b09c      	sub	sp, #112	; 0x70
 80072d0:	ab1d      	add	r3, sp, #116	; 0x74
 80072d2:	9002      	str	r0, [sp, #8]
 80072d4:	9006      	str	r0, [sp, #24]
 80072d6:	9107      	str	r1, [sp, #28]
 80072d8:	9104      	str	r1, [sp, #16]
 80072da:	4809      	ldr	r0, [pc, #36]	; (8007300 <siprintf+0x38>)
 80072dc:	4909      	ldr	r1, [pc, #36]	; (8007304 <siprintf+0x3c>)
 80072de:	cb04      	ldmia	r3!, {r2}
 80072e0:	9105      	str	r1, [sp, #20]
 80072e2:	6800      	ldr	r0, [r0, #0]
 80072e4:	a902      	add	r1, sp, #8
 80072e6:	9301      	str	r3, [sp, #4]
 80072e8:	f001 fbe2 	bl	8008ab0 <_svfiprintf_r>
 80072ec:	2300      	movs	r3, #0
 80072ee:	9a02      	ldr	r2, [sp, #8]
 80072f0:	7013      	strb	r3, [r2, #0]
 80072f2:	b01c      	add	sp, #112	; 0x70
 80072f4:	bc08      	pop	{r3}
 80072f6:	b003      	add	sp, #12
 80072f8:	4718      	bx	r3
 80072fa:	46c0      	nop			; (mov r8, r8)
 80072fc:	7fffffff 	.word	0x7fffffff
 8007300:	2000000c 	.word	0x2000000c
 8007304:	ffff0208 	.word	0xffff0208

08007308 <quorem>:
 8007308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800730a:	0006      	movs	r6, r0
 800730c:	690b      	ldr	r3, [r1, #16]
 800730e:	6932      	ldr	r2, [r6, #16]
 8007310:	b087      	sub	sp, #28
 8007312:	2000      	movs	r0, #0
 8007314:	9103      	str	r1, [sp, #12]
 8007316:	429a      	cmp	r2, r3
 8007318:	db65      	blt.n	80073e6 <quorem+0xde>
 800731a:	3b01      	subs	r3, #1
 800731c:	009c      	lsls	r4, r3, #2
 800731e:	9300      	str	r3, [sp, #0]
 8007320:	000b      	movs	r3, r1
 8007322:	3314      	adds	r3, #20
 8007324:	9305      	str	r3, [sp, #20]
 8007326:	191b      	adds	r3, r3, r4
 8007328:	9304      	str	r3, [sp, #16]
 800732a:	0033      	movs	r3, r6
 800732c:	3314      	adds	r3, #20
 800732e:	9302      	str	r3, [sp, #8]
 8007330:	191c      	adds	r4, r3, r4
 8007332:	9b04      	ldr	r3, [sp, #16]
 8007334:	6827      	ldr	r7, [r4, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	0038      	movs	r0, r7
 800733a:	1c5d      	adds	r5, r3, #1
 800733c:	0029      	movs	r1, r5
 800733e:	9301      	str	r3, [sp, #4]
 8007340:	f7f8 fefe 	bl	8000140 <__udivsi3>
 8007344:	9001      	str	r0, [sp, #4]
 8007346:	42af      	cmp	r7, r5
 8007348:	d324      	bcc.n	8007394 <quorem+0x8c>
 800734a:	2500      	movs	r5, #0
 800734c:	46ac      	mov	ip, r5
 800734e:	9802      	ldr	r0, [sp, #8]
 8007350:	9f05      	ldr	r7, [sp, #20]
 8007352:	cf08      	ldmia	r7!, {r3}
 8007354:	9a01      	ldr	r2, [sp, #4]
 8007356:	b299      	uxth	r1, r3
 8007358:	4351      	muls	r1, r2
 800735a:	0c1b      	lsrs	r3, r3, #16
 800735c:	4353      	muls	r3, r2
 800735e:	1949      	adds	r1, r1, r5
 8007360:	0c0a      	lsrs	r2, r1, #16
 8007362:	189b      	adds	r3, r3, r2
 8007364:	6802      	ldr	r2, [r0, #0]
 8007366:	b289      	uxth	r1, r1
 8007368:	b292      	uxth	r2, r2
 800736a:	4462      	add	r2, ip
 800736c:	1a52      	subs	r2, r2, r1
 800736e:	6801      	ldr	r1, [r0, #0]
 8007370:	0c1d      	lsrs	r5, r3, #16
 8007372:	0c09      	lsrs	r1, r1, #16
 8007374:	b29b      	uxth	r3, r3
 8007376:	1acb      	subs	r3, r1, r3
 8007378:	1411      	asrs	r1, r2, #16
 800737a:	185b      	adds	r3, r3, r1
 800737c:	1419      	asrs	r1, r3, #16
 800737e:	b292      	uxth	r2, r2
 8007380:	041b      	lsls	r3, r3, #16
 8007382:	431a      	orrs	r2, r3
 8007384:	9b04      	ldr	r3, [sp, #16]
 8007386:	468c      	mov	ip, r1
 8007388:	c004      	stmia	r0!, {r2}
 800738a:	42bb      	cmp	r3, r7
 800738c:	d2e1      	bcs.n	8007352 <quorem+0x4a>
 800738e:	6823      	ldr	r3, [r4, #0]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d030      	beq.n	80073f6 <quorem+0xee>
 8007394:	0030      	movs	r0, r6
 8007396:	9903      	ldr	r1, [sp, #12]
 8007398:	f001 f902 	bl	80085a0 <__mcmp>
 800739c:	2800      	cmp	r0, #0
 800739e:	db21      	blt.n	80073e4 <quorem+0xdc>
 80073a0:	0030      	movs	r0, r6
 80073a2:	2400      	movs	r4, #0
 80073a4:	9b01      	ldr	r3, [sp, #4]
 80073a6:	9903      	ldr	r1, [sp, #12]
 80073a8:	3301      	adds	r3, #1
 80073aa:	9301      	str	r3, [sp, #4]
 80073ac:	3014      	adds	r0, #20
 80073ae:	3114      	adds	r1, #20
 80073b0:	6803      	ldr	r3, [r0, #0]
 80073b2:	c920      	ldmia	r1!, {r5}
 80073b4:	b29a      	uxth	r2, r3
 80073b6:	1914      	adds	r4, r2, r4
 80073b8:	b2aa      	uxth	r2, r5
 80073ba:	1aa2      	subs	r2, r4, r2
 80073bc:	0c1b      	lsrs	r3, r3, #16
 80073be:	0c2d      	lsrs	r5, r5, #16
 80073c0:	1414      	asrs	r4, r2, #16
 80073c2:	1b5b      	subs	r3, r3, r5
 80073c4:	191b      	adds	r3, r3, r4
 80073c6:	141c      	asrs	r4, r3, #16
 80073c8:	b292      	uxth	r2, r2
 80073ca:	041b      	lsls	r3, r3, #16
 80073cc:	4313      	orrs	r3, r2
 80073ce:	c008      	stmia	r0!, {r3}
 80073d0:	9b04      	ldr	r3, [sp, #16]
 80073d2:	428b      	cmp	r3, r1
 80073d4:	d2ec      	bcs.n	80073b0 <quorem+0xa8>
 80073d6:	9b00      	ldr	r3, [sp, #0]
 80073d8:	9a02      	ldr	r2, [sp, #8]
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	18d3      	adds	r3, r2, r3
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	2a00      	cmp	r2, #0
 80073e2:	d015      	beq.n	8007410 <quorem+0x108>
 80073e4:	9801      	ldr	r0, [sp, #4]
 80073e6:	b007      	add	sp, #28
 80073e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073ea:	6823      	ldr	r3, [r4, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d106      	bne.n	80073fe <quorem+0xf6>
 80073f0:	9b00      	ldr	r3, [sp, #0]
 80073f2:	3b01      	subs	r3, #1
 80073f4:	9300      	str	r3, [sp, #0]
 80073f6:	9b02      	ldr	r3, [sp, #8]
 80073f8:	3c04      	subs	r4, #4
 80073fa:	42a3      	cmp	r3, r4
 80073fc:	d3f5      	bcc.n	80073ea <quorem+0xe2>
 80073fe:	9b00      	ldr	r3, [sp, #0]
 8007400:	6133      	str	r3, [r6, #16]
 8007402:	e7c7      	b.n	8007394 <quorem+0x8c>
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	2a00      	cmp	r2, #0
 8007408:	d106      	bne.n	8007418 <quorem+0x110>
 800740a:	9a00      	ldr	r2, [sp, #0]
 800740c:	3a01      	subs	r2, #1
 800740e:	9200      	str	r2, [sp, #0]
 8007410:	9a02      	ldr	r2, [sp, #8]
 8007412:	3b04      	subs	r3, #4
 8007414:	429a      	cmp	r2, r3
 8007416:	d3f5      	bcc.n	8007404 <quorem+0xfc>
 8007418:	9b00      	ldr	r3, [sp, #0]
 800741a:	6133      	str	r3, [r6, #16]
 800741c:	e7e2      	b.n	80073e4 <quorem+0xdc>
	...

08007420 <_dtoa_r>:
 8007420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007422:	b09d      	sub	sp, #116	; 0x74
 8007424:	9202      	str	r2, [sp, #8]
 8007426:	9303      	str	r3, [sp, #12]
 8007428:	9b02      	ldr	r3, [sp, #8]
 800742a:	9c03      	ldr	r4, [sp, #12]
 800742c:	9308      	str	r3, [sp, #32]
 800742e:	9409      	str	r4, [sp, #36]	; 0x24
 8007430:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007432:	0007      	movs	r7, r0
 8007434:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8007436:	2c00      	cmp	r4, #0
 8007438:	d10e      	bne.n	8007458 <_dtoa_r+0x38>
 800743a:	2010      	movs	r0, #16
 800743c:	f000 fe0e 	bl	800805c <malloc>
 8007440:	1e02      	subs	r2, r0, #0
 8007442:	6278      	str	r0, [r7, #36]	; 0x24
 8007444:	d104      	bne.n	8007450 <_dtoa_r+0x30>
 8007446:	21ea      	movs	r1, #234	; 0xea
 8007448:	4bc7      	ldr	r3, [pc, #796]	; (8007768 <_dtoa_r+0x348>)
 800744a:	48c8      	ldr	r0, [pc, #800]	; (800776c <_dtoa_r+0x34c>)
 800744c:	f001 fc42 	bl	8008cd4 <__assert_func>
 8007450:	6044      	str	r4, [r0, #4]
 8007452:	6084      	str	r4, [r0, #8]
 8007454:	6004      	str	r4, [r0, #0]
 8007456:	60c4      	str	r4, [r0, #12]
 8007458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800745a:	6819      	ldr	r1, [r3, #0]
 800745c:	2900      	cmp	r1, #0
 800745e:	d00a      	beq.n	8007476 <_dtoa_r+0x56>
 8007460:	685a      	ldr	r2, [r3, #4]
 8007462:	2301      	movs	r3, #1
 8007464:	4093      	lsls	r3, r2
 8007466:	604a      	str	r2, [r1, #4]
 8007468:	608b      	str	r3, [r1, #8]
 800746a:	0038      	movs	r0, r7
 800746c:	f000 fe58 	bl	8008120 <_Bfree>
 8007470:	2200      	movs	r2, #0
 8007472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007474:	601a      	str	r2, [r3, #0]
 8007476:	9b03      	ldr	r3, [sp, #12]
 8007478:	2b00      	cmp	r3, #0
 800747a:	da20      	bge.n	80074be <_dtoa_r+0x9e>
 800747c:	2301      	movs	r3, #1
 800747e:	602b      	str	r3, [r5, #0]
 8007480:	9b03      	ldr	r3, [sp, #12]
 8007482:	005b      	lsls	r3, r3, #1
 8007484:	085b      	lsrs	r3, r3, #1
 8007486:	9309      	str	r3, [sp, #36]	; 0x24
 8007488:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800748a:	4bb9      	ldr	r3, [pc, #740]	; (8007770 <_dtoa_r+0x350>)
 800748c:	4ab8      	ldr	r2, [pc, #736]	; (8007770 <_dtoa_r+0x350>)
 800748e:	402b      	ands	r3, r5
 8007490:	4293      	cmp	r3, r2
 8007492:	d117      	bne.n	80074c4 <_dtoa_r+0xa4>
 8007494:	4bb7      	ldr	r3, [pc, #732]	; (8007774 <_dtoa_r+0x354>)
 8007496:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007498:	0328      	lsls	r0, r5, #12
 800749a:	6013      	str	r3, [r2, #0]
 800749c:	9b02      	ldr	r3, [sp, #8]
 800749e:	0b00      	lsrs	r0, r0, #12
 80074a0:	4318      	orrs	r0, r3
 80074a2:	d101      	bne.n	80074a8 <_dtoa_r+0x88>
 80074a4:	f000 fdbf 	bl	8008026 <_dtoa_r+0xc06>
 80074a8:	48b3      	ldr	r0, [pc, #716]	; (8007778 <_dtoa_r+0x358>)
 80074aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80074ac:	9006      	str	r0, [sp, #24]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d002      	beq.n	80074b8 <_dtoa_r+0x98>
 80074b2:	4bb2      	ldr	r3, [pc, #712]	; (800777c <_dtoa_r+0x35c>)
 80074b4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80074b6:	6013      	str	r3, [r2, #0]
 80074b8:	9806      	ldr	r0, [sp, #24]
 80074ba:	b01d      	add	sp, #116	; 0x74
 80074bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074be:	2300      	movs	r3, #0
 80074c0:	602b      	str	r3, [r5, #0]
 80074c2:	e7e1      	b.n	8007488 <_dtoa_r+0x68>
 80074c4:	9b08      	ldr	r3, [sp, #32]
 80074c6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80074c8:	9312      	str	r3, [sp, #72]	; 0x48
 80074ca:	9413      	str	r4, [sp, #76]	; 0x4c
 80074cc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80074ce:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80074d0:	2200      	movs	r2, #0
 80074d2:	2300      	movs	r3, #0
 80074d4:	f7f8 ffba 	bl	800044c <__aeabi_dcmpeq>
 80074d8:	1e04      	subs	r4, r0, #0
 80074da:	d009      	beq.n	80074f0 <_dtoa_r+0xd0>
 80074dc:	2301      	movs	r3, #1
 80074de:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80074e0:	6013      	str	r3, [r2, #0]
 80074e2:	4ba7      	ldr	r3, [pc, #668]	; (8007780 <_dtoa_r+0x360>)
 80074e4:	9306      	str	r3, [sp, #24]
 80074e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d0e5      	beq.n	80074b8 <_dtoa_r+0x98>
 80074ec:	4ba5      	ldr	r3, [pc, #660]	; (8007784 <_dtoa_r+0x364>)
 80074ee:	e7e1      	b.n	80074b4 <_dtoa_r+0x94>
 80074f0:	ab1a      	add	r3, sp, #104	; 0x68
 80074f2:	9301      	str	r3, [sp, #4]
 80074f4:	ab1b      	add	r3, sp, #108	; 0x6c
 80074f6:	9300      	str	r3, [sp, #0]
 80074f8:	0038      	movs	r0, r7
 80074fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80074fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074fe:	f001 f903 	bl	8008708 <__d2b>
 8007502:	006e      	lsls	r6, r5, #1
 8007504:	9005      	str	r0, [sp, #20]
 8007506:	0d76      	lsrs	r6, r6, #21
 8007508:	d100      	bne.n	800750c <_dtoa_r+0xec>
 800750a:	e07c      	b.n	8007606 <_dtoa_r+0x1e6>
 800750c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800750e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007510:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007512:	4a9d      	ldr	r2, [pc, #628]	; (8007788 <_dtoa_r+0x368>)
 8007514:	031b      	lsls	r3, r3, #12
 8007516:	0b1b      	lsrs	r3, r3, #12
 8007518:	431a      	orrs	r2, r3
 800751a:	0011      	movs	r1, r2
 800751c:	4b9b      	ldr	r3, [pc, #620]	; (800778c <_dtoa_r+0x36c>)
 800751e:	9418      	str	r4, [sp, #96]	; 0x60
 8007520:	18f6      	adds	r6, r6, r3
 8007522:	2200      	movs	r2, #0
 8007524:	4b9a      	ldr	r3, [pc, #616]	; (8007790 <_dtoa_r+0x370>)
 8007526:	f7fa fd87 	bl	8002038 <__aeabi_dsub>
 800752a:	4a9a      	ldr	r2, [pc, #616]	; (8007794 <_dtoa_r+0x374>)
 800752c:	4b9a      	ldr	r3, [pc, #616]	; (8007798 <_dtoa_r+0x378>)
 800752e:	f7fa fb17 	bl	8001b60 <__aeabi_dmul>
 8007532:	4a9a      	ldr	r2, [pc, #616]	; (800779c <_dtoa_r+0x37c>)
 8007534:	4b9a      	ldr	r3, [pc, #616]	; (80077a0 <_dtoa_r+0x380>)
 8007536:	f7f9 fbd5 	bl	8000ce4 <__aeabi_dadd>
 800753a:	0004      	movs	r4, r0
 800753c:	0030      	movs	r0, r6
 800753e:	000d      	movs	r5, r1
 8007540:	f7fb f960 	bl	8002804 <__aeabi_i2d>
 8007544:	4a97      	ldr	r2, [pc, #604]	; (80077a4 <_dtoa_r+0x384>)
 8007546:	4b98      	ldr	r3, [pc, #608]	; (80077a8 <_dtoa_r+0x388>)
 8007548:	f7fa fb0a 	bl	8001b60 <__aeabi_dmul>
 800754c:	0002      	movs	r2, r0
 800754e:	000b      	movs	r3, r1
 8007550:	0020      	movs	r0, r4
 8007552:	0029      	movs	r1, r5
 8007554:	f7f9 fbc6 	bl	8000ce4 <__aeabi_dadd>
 8007558:	0004      	movs	r4, r0
 800755a:	000d      	movs	r5, r1
 800755c:	f7fb f91c 	bl	8002798 <__aeabi_d2iz>
 8007560:	2200      	movs	r2, #0
 8007562:	9002      	str	r0, [sp, #8]
 8007564:	2300      	movs	r3, #0
 8007566:	0020      	movs	r0, r4
 8007568:	0029      	movs	r1, r5
 800756a:	f7f8 ff75 	bl	8000458 <__aeabi_dcmplt>
 800756e:	2800      	cmp	r0, #0
 8007570:	d00b      	beq.n	800758a <_dtoa_r+0x16a>
 8007572:	9802      	ldr	r0, [sp, #8]
 8007574:	f7fb f946 	bl	8002804 <__aeabi_i2d>
 8007578:	002b      	movs	r3, r5
 800757a:	0022      	movs	r2, r4
 800757c:	f7f8 ff66 	bl	800044c <__aeabi_dcmpeq>
 8007580:	4243      	negs	r3, r0
 8007582:	4158      	adcs	r0, r3
 8007584:	9b02      	ldr	r3, [sp, #8]
 8007586:	1a1b      	subs	r3, r3, r0
 8007588:	9302      	str	r3, [sp, #8]
 800758a:	2301      	movs	r3, #1
 800758c:	9316      	str	r3, [sp, #88]	; 0x58
 800758e:	9b02      	ldr	r3, [sp, #8]
 8007590:	2b16      	cmp	r3, #22
 8007592:	d80f      	bhi.n	80075b4 <_dtoa_r+0x194>
 8007594:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007596:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007598:	00da      	lsls	r2, r3, #3
 800759a:	4b84      	ldr	r3, [pc, #528]	; (80077ac <_dtoa_r+0x38c>)
 800759c:	189b      	adds	r3, r3, r2
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	f7f8 ff59 	bl	8000458 <__aeabi_dcmplt>
 80075a6:	2800      	cmp	r0, #0
 80075a8:	d049      	beq.n	800763e <_dtoa_r+0x21e>
 80075aa:	9b02      	ldr	r3, [sp, #8]
 80075ac:	3b01      	subs	r3, #1
 80075ae:	9302      	str	r3, [sp, #8]
 80075b0:	2300      	movs	r3, #0
 80075b2:	9316      	str	r3, [sp, #88]	; 0x58
 80075b4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80075b6:	1b9e      	subs	r6, r3, r6
 80075b8:	2300      	movs	r3, #0
 80075ba:	930a      	str	r3, [sp, #40]	; 0x28
 80075bc:	0033      	movs	r3, r6
 80075be:	3b01      	subs	r3, #1
 80075c0:	930d      	str	r3, [sp, #52]	; 0x34
 80075c2:	d504      	bpl.n	80075ce <_dtoa_r+0x1ae>
 80075c4:	2301      	movs	r3, #1
 80075c6:	1b9b      	subs	r3, r3, r6
 80075c8:	930a      	str	r3, [sp, #40]	; 0x28
 80075ca:	2300      	movs	r3, #0
 80075cc:	930d      	str	r3, [sp, #52]	; 0x34
 80075ce:	9b02      	ldr	r3, [sp, #8]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	db36      	blt.n	8007642 <_dtoa_r+0x222>
 80075d4:	9a02      	ldr	r2, [sp, #8]
 80075d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075d8:	4694      	mov	ip, r2
 80075da:	4463      	add	r3, ip
 80075dc:	930d      	str	r3, [sp, #52]	; 0x34
 80075de:	2300      	movs	r3, #0
 80075e0:	9215      	str	r2, [sp, #84]	; 0x54
 80075e2:	930e      	str	r3, [sp, #56]	; 0x38
 80075e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075e6:	2401      	movs	r4, #1
 80075e8:	2b09      	cmp	r3, #9
 80075ea:	d864      	bhi.n	80076b6 <_dtoa_r+0x296>
 80075ec:	2b05      	cmp	r3, #5
 80075ee:	dd02      	ble.n	80075f6 <_dtoa_r+0x1d6>
 80075f0:	2400      	movs	r4, #0
 80075f2:	3b04      	subs	r3, #4
 80075f4:	9322      	str	r3, [sp, #136]	; 0x88
 80075f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075f8:	1e98      	subs	r0, r3, #2
 80075fa:	2803      	cmp	r0, #3
 80075fc:	d864      	bhi.n	80076c8 <_dtoa_r+0x2a8>
 80075fe:	f7f8 fd8b 	bl	8000118 <__gnu_thumb1_case_uqi>
 8007602:	3829      	.short	0x3829
 8007604:	5836      	.short	0x5836
 8007606:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007608:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800760a:	189e      	adds	r6, r3, r2
 800760c:	4b68      	ldr	r3, [pc, #416]	; (80077b0 <_dtoa_r+0x390>)
 800760e:	18f2      	adds	r2, r6, r3
 8007610:	2a20      	cmp	r2, #32
 8007612:	dd0f      	ble.n	8007634 <_dtoa_r+0x214>
 8007614:	2340      	movs	r3, #64	; 0x40
 8007616:	1a9b      	subs	r3, r3, r2
 8007618:	409d      	lsls	r5, r3
 800761a:	4b66      	ldr	r3, [pc, #408]	; (80077b4 <_dtoa_r+0x394>)
 800761c:	9802      	ldr	r0, [sp, #8]
 800761e:	18f3      	adds	r3, r6, r3
 8007620:	40d8      	lsrs	r0, r3
 8007622:	4328      	orrs	r0, r5
 8007624:	f7fb f91e 	bl	8002864 <__aeabi_ui2d>
 8007628:	2301      	movs	r3, #1
 800762a:	4c63      	ldr	r4, [pc, #396]	; (80077b8 <_dtoa_r+0x398>)
 800762c:	3e01      	subs	r6, #1
 800762e:	1909      	adds	r1, r1, r4
 8007630:	9318      	str	r3, [sp, #96]	; 0x60
 8007632:	e776      	b.n	8007522 <_dtoa_r+0x102>
 8007634:	2320      	movs	r3, #32
 8007636:	9802      	ldr	r0, [sp, #8]
 8007638:	1a9b      	subs	r3, r3, r2
 800763a:	4098      	lsls	r0, r3
 800763c:	e7f2      	b.n	8007624 <_dtoa_r+0x204>
 800763e:	9016      	str	r0, [sp, #88]	; 0x58
 8007640:	e7b8      	b.n	80075b4 <_dtoa_r+0x194>
 8007642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007644:	9a02      	ldr	r2, [sp, #8]
 8007646:	1a9b      	subs	r3, r3, r2
 8007648:	930a      	str	r3, [sp, #40]	; 0x28
 800764a:	4253      	negs	r3, r2
 800764c:	930e      	str	r3, [sp, #56]	; 0x38
 800764e:	2300      	movs	r3, #0
 8007650:	9315      	str	r3, [sp, #84]	; 0x54
 8007652:	e7c7      	b.n	80075e4 <_dtoa_r+0x1c4>
 8007654:	2300      	movs	r3, #0
 8007656:	930f      	str	r3, [sp, #60]	; 0x3c
 8007658:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800765a:	930c      	str	r3, [sp, #48]	; 0x30
 800765c:	9307      	str	r3, [sp, #28]
 800765e:	2b00      	cmp	r3, #0
 8007660:	dc13      	bgt.n	800768a <_dtoa_r+0x26a>
 8007662:	2301      	movs	r3, #1
 8007664:	001a      	movs	r2, r3
 8007666:	930c      	str	r3, [sp, #48]	; 0x30
 8007668:	9307      	str	r3, [sp, #28]
 800766a:	9223      	str	r2, [sp, #140]	; 0x8c
 800766c:	e00d      	b.n	800768a <_dtoa_r+0x26a>
 800766e:	2301      	movs	r3, #1
 8007670:	e7f1      	b.n	8007656 <_dtoa_r+0x236>
 8007672:	2300      	movs	r3, #0
 8007674:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007676:	930f      	str	r3, [sp, #60]	; 0x3c
 8007678:	4694      	mov	ip, r2
 800767a:	9b02      	ldr	r3, [sp, #8]
 800767c:	4463      	add	r3, ip
 800767e:	930c      	str	r3, [sp, #48]	; 0x30
 8007680:	3301      	adds	r3, #1
 8007682:	9307      	str	r3, [sp, #28]
 8007684:	2b00      	cmp	r3, #0
 8007686:	dc00      	bgt.n	800768a <_dtoa_r+0x26a>
 8007688:	2301      	movs	r3, #1
 800768a:	2200      	movs	r2, #0
 800768c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800768e:	6042      	str	r2, [r0, #4]
 8007690:	3204      	adds	r2, #4
 8007692:	0015      	movs	r5, r2
 8007694:	3514      	adds	r5, #20
 8007696:	6841      	ldr	r1, [r0, #4]
 8007698:	429d      	cmp	r5, r3
 800769a:	d919      	bls.n	80076d0 <_dtoa_r+0x2b0>
 800769c:	0038      	movs	r0, r7
 800769e:	f000 fcfb 	bl	8008098 <_Balloc>
 80076a2:	9006      	str	r0, [sp, #24]
 80076a4:	2800      	cmp	r0, #0
 80076a6:	d117      	bne.n	80076d8 <_dtoa_r+0x2b8>
 80076a8:	21d5      	movs	r1, #213	; 0xd5
 80076aa:	0002      	movs	r2, r0
 80076ac:	4b43      	ldr	r3, [pc, #268]	; (80077bc <_dtoa_r+0x39c>)
 80076ae:	0049      	lsls	r1, r1, #1
 80076b0:	e6cb      	b.n	800744a <_dtoa_r+0x2a>
 80076b2:	2301      	movs	r3, #1
 80076b4:	e7de      	b.n	8007674 <_dtoa_r+0x254>
 80076b6:	2300      	movs	r3, #0
 80076b8:	940f      	str	r4, [sp, #60]	; 0x3c
 80076ba:	9322      	str	r3, [sp, #136]	; 0x88
 80076bc:	3b01      	subs	r3, #1
 80076be:	930c      	str	r3, [sp, #48]	; 0x30
 80076c0:	9307      	str	r3, [sp, #28]
 80076c2:	2200      	movs	r2, #0
 80076c4:	3313      	adds	r3, #19
 80076c6:	e7d0      	b.n	800766a <_dtoa_r+0x24a>
 80076c8:	2301      	movs	r3, #1
 80076ca:	930f      	str	r3, [sp, #60]	; 0x3c
 80076cc:	3b02      	subs	r3, #2
 80076ce:	e7f6      	b.n	80076be <_dtoa_r+0x29e>
 80076d0:	3101      	adds	r1, #1
 80076d2:	6041      	str	r1, [r0, #4]
 80076d4:	0052      	lsls	r2, r2, #1
 80076d6:	e7dc      	b.n	8007692 <_dtoa_r+0x272>
 80076d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076da:	9a06      	ldr	r2, [sp, #24]
 80076dc:	601a      	str	r2, [r3, #0]
 80076de:	9b07      	ldr	r3, [sp, #28]
 80076e0:	2b0e      	cmp	r3, #14
 80076e2:	d900      	bls.n	80076e6 <_dtoa_r+0x2c6>
 80076e4:	e0eb      	b.n	80078be <_dtoa_r+0x49e>
 80076e6:	2c00      	cmp	r4, #0
 80076e8:	d100      	bne.n	80076ec <_dtoa_r+0x2cc>
 80076ea:	e0e8      	b.n	80078be <_dtoa_r+0x49e>
 80076ec:	9b02      	ldr	r3, [sp, #8]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	dd68      	ble.n	80077c4 <_dtoa_r+0x3a4>
 80076f2:	001a      	movs	r2, r3
 80076f4:	210f      	movs	r1, #15
 80076f6:	4b2d      	ldr	r3, [pc, #180]	; (80077ac <_dtoa_r+0x38c>)
 80076f8:	400a      	ands	r2, r1
 80076fa:	00d2      	lsls	r2, r2, #3
 80076fc:	189b      	adds	r3, r3, r2
 80076fe:	681d      	ldr	r5, [r3, #0]
 8007700:	685e      	ldr	r6, [r3, #4]
 8007702:	9b02      	ldr	r3, [sp, #8]
 8007704:	111c      	asrs	r4, r3, #4
 8007706:	2302      	movs	r3, #2
 8007708:	9310      	str	r3, [sp, #64]	; 0x40
 800770a:	9b02      	ldr	r3, [sp, #8]
 800770c:	05db      	lsls	r3, r3, #23
 800770e:	d50b      	bpl.n	8007728 <_dtoa_r+0x308>
 8007710:	4b2b      	ldr	r3, [pc, #172]	; (80077c0 <_dtoa_r+0x3a0>)
 8007712:	400c      	ands	r4, r1
 8007714:	6a1a      	ldr	r2, [r3, #32]
 8007716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007718:	9812      	ldr	r0, [sp, #72]	; 0x48
 800771a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800771c:	f7f9 fe1e 	bl	800135c <__aeabi_ddiv>
 8007720:	2303      	movs	r3, #3
 8007722:	9008      	str	r0, [sp, #32]
 8007724:	9109      	str	r1, [sp, #36]	; 0x24
 8007726:	9310      	str	r3, [sp, #64]	; 0x40
 8007728:	4b25      	ldr	r3, [pc, #148]	; (80077c0 <_dtoa_r+0x3a0>)
 800772a:	9314      	str	r3, [sp, #80]	; 0x50
 800772c:	2c00      	cmp	r4, #0
 800772e:	d108      	bne.n	8007742 <_dtoa_r+0x322>
 8007730:	9808      	ldr	r0, [sp, #32]
 8007732:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007734:	002a      	movs	r2, r5
 8007736:	0033      	movs	r3, r6
 8007738:	f7f9 fe10 	bl	800135c <__aeabi_ddiv>
 800773c:	9008      	str	r0, [sp, #32]
 800773e:	9109      	str	r1, [sp, #36]	; 0x24
 8007740:	e05c      	b.n	80077fc <_dtoa_r+0x3dc>
 8007742:	2301      	movs	r3, #1
 8007744:	421c      	tst	r4, r3
 8007746:	d00b      	beq.n	8007760 <_dtoa_r+0x340>
 8007748:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800774a:	0028      	movs	r0, r5
 800774c:	3301      	adds	r3, #1
 800774e:	9310      	str	r3, [sp, #64]	; 0x40
 8007750:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007752:	0031      	movs	r1, r6
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	f7fa fa02 	bl	8001b60 <__aeabi_dmul>
 800775c:	0005      	movs	r5, r0
 800775e:	000e      	movs	r6, r1
 8007760:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007762:	1064      	asrs	r4, r4, #1
 8007764:	3308      	adds	r3, #8
 8007766:	e7e0      	b.n	800772a <_dtoa_r+0x30a>
 8007768:	08009c2d 	.word	0x08009c2d
 800776c:	08009c44 	.word	0x08009c44
 8007770:	7ff00000 	.word	0x7ff00000
 8007774:	0000270f 	.word	0x0000270f
 8007778:	08009c29 	.word	0x08009c29
 800777c:	08009c2c 	.word	0x08009c2c
 8007780:	08009bfc 	.word	0x08009bfc
 8007784:	08009bfd 	.word	0x08009bfd
 8007788:	3ff00000 	.word	0x3ff00000
 800778c:	fffffc01 	.word	0xfffffc01
 8007790:	3ff80000 	.word	0x3ff80000
 8007794:	636f4361 	.word	0x636f4361
 8007798:	3fd287a7 	.word	0x3fd287a7
 800779c:	8b60c8b3 	.word	0x8b60c8b3
 80077a0:	3fc68a28 	.word	0x3fc68a28
 80077a4:	509f79fb 	.word	0x509f79fb
 80077a8:	3fd34413 	.word	0x3fd34413
 80077ac:	08009d38 	.word	0x08009d38
 80077b0:	00000432 	.word	0x00000432
 80077b4:	00000412 	.word	0x00000412
 80077b8:	fe100000 	.word	0xfe100000
 80077bc:	08009c9f 	.word	0x08009c9f
 80077c0:	08009d10 	.word	0x08009d10
 80077c4:	2302      	movs	r3, #2
 80077c6:	9310      	str	r3, [sp, #64]	; 0x40
 80077c8:	9b02      	ldr	r3, [sp, #8]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d016      	beq.n	80077fc <_dtoa_r+0x3dc>
 80077ce:	9812      	ldr	r0, [sp, #72]	; 0x48
 80077d0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80077d2:	425c      	negs	r4, r3
 80077d4:	230f      	movs	r3, #15
 80077d6:	4ab6      	ldr	r2, [pc, #728]	; (8007ab0 <_dtoa_r+0x690>)
 80077d8:	4023      	ands	r3, r4
 80077da:	00db      	lsls	r3, r3, #3
 80077dc:	18d3      	adds	r3, r2, r3
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	f7fa f9bd 	bl	8001b60 <__aeabi_dmul>
 80077e6:	2601      	movs	r6, #1
 80077e8:	2300      	movs	r3, #0
 80077ea:	9008      	str	r0, [sp, #32]
 80077ec:	9109      	str	r1, [sp, #36]	; 0x24
 80077ee:	4db1      	ldr	r5, [pc, #708]	; (8007ab4 <_dtoa_r+0x694>)
 80077f0:	1124      	asrs	r4, r4, #4
 80077f2:	2c00      	cmp	r4, #0
 80077f4:	d000      	beq.n	80077f8 <_dtoa_r+0x3d8>
 80077f6:	e094      	b.n	8007922 <_dtoa_r+0x502>
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d19f      	bne.n	800773c <_dtoa_r+0x31c>
 80077fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d100      	bne.n	8007804 <_dtoa_r+0x3e4>
 8007802:	e09b      	b.n	800793c <_dtoa_r+0x51c>
 8007804:	9c08      	ldr	r4, [sp, #32]
 8007806:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007808:	2200      	movs	r2, #0
 800780a:	0020      	movs	r0, r4
 800780c:	0029      	movs	r1, r5
 800780e:	4baa      	ldr	r3, [pc, #680]	; (8007ab8 <_dtoa_r+0x698>)
 8007810:	f7f8 fe22 	bl	8000458 <__aeabi_dcmplt>
 8007814:	2800      	cmp	r0, #0
 8007816:	d100      	bne.n	800781a <_dtoa_r+0x3fa>
 8007818:	e090      	b.n	800793c <_dtoa_r+0x51c>
 800781a:	9b07      	ldr	r3, [sp, #28]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d100      	bne.n	8007822 <_dtoa_r+0x402>
 8007820:	e08c      	b.n	800793c <_dtoa_r+0x51c>
 8007822:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007824:	2b00      	cmp	r3, #0
 8007826:	dd46      	ble.n	80078b6 <_dtoa_r+0x496>
 8007828:	9b02      	ldr	r3, [sp, #8]
 800782a:	2200      	movs	r2, #0
 800782c:	0020      	movs	r0, r4
 800782e:	0029      	movs	r1, r5
 8007830:	1e5e      	subs	r6, r3, #1
 8007832:	4ba2      	ldr	r3, [pc, #648]	; (8007abc <_dtoa_r+0x69c>)
 8007834:	f7fa f994 	bl	8001b60 <__aeabi_dmul>
 8007838:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800783a:	9008      	str	r0, [sp, #32]
 800783c:	9109      	str	r1, [sp, #36]	; 0x24
 800783e:	3301      	adds	r3, #1
 8007840:	9310      	str	r3, [sp, #64]	; 0x40
 8007842:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007844:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007846:	9c08      	ldr	r4, [sp, #32]
 8007848:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800784a:	9314      	str	r3, [sp, #80]	; 0x50
 800784c:	f7fa ffda 	bl	8002804 <__aeabi_i2d>
 8007850:	0022      	movs	r2, r4
 8007852:	002b      	movs	r3, r5
 8007854:	f7fa f984 	bl	8001b60 <__aeabi_dmul>
 8007858:	2200      	movs	r2, #0
 800785a:	4b99      	ldr	r3, [pc, #612]	; (8007ac0 <_dtoa_r+0x6a0>)
 800785c:	f7f9 fa42 	bl	8000ce4 <__aeabi_dadd>
 8007860:	9010      	str	r0, [sp, #64]	; 0x40
 8007862:	9111      	str	r1, [sp, #68]	; 0x44
 8007864:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007866:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007868:	9208      	str	r2, [sp, #32]
 800786a:	9309      	str	r3, [sp, #36]	; 0x24
 800786c:	4a95      	ldr	r2, [pc, #596]	; (8007ac4 <_dtoa_r+0x6a4>)
 800786e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007870:	4694      	mov	ip, r2
 8007872:	4463      	add	r3, ip
 8007874:	9317      	str	r3, [sp, #92]	; 0x5c
 8007876:	9309      	str	r3, [sp, #36]	; 0x24
 8007878:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800787a:	2b00      	cmp	r3, #0
 800787c:	d161      	bne.n	8007942 <_dtoa_r+0x522>
 800787e:	2200      	movs	r2, #0
 8007880:	0020      	movs	r0, r4
 8007882:	0029      	movs	r1, r5
 8007884:	4b90      	ldr	r3, [pc, #576]	; (8007ac8 <_dtoa_r+0x6a8>)
 8007886:	f7fa fbd7 	bl	8002038 <__aeabi_dsub>
 800788a:	9a08      	ldr	r2, [sp, #32]
 800788c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800788e:	0004      	movs	r4, r0
 8007890:	000d      	movs	r5, r1
 8007892:	f7f8 fdf5 	bl	8000480 <__aeabi_dcmpgt>
 8007896:	2800      	cmp	r0, #0
 8007898:	d000      	beq.n	800789c <_dtoa_r+0x47c>
 800789a:	e2af      	b.n	8007dfc <_dtoa_r+0x9dc>
 800789c:	488b      	ldr	r0, [pc, #556]	; (8007acc <_dtoa_r+0x6ac>)
 800789e:	9911      	ldr	r1, [sp, #68]	; 0x44
 80078a0:	4684      	mov	ip, r0
 80078a2:	4461      	add	r1, ip
 80078a4:	000b      	movs	r3, r1
 80078a6:	0020      	movs	r0, r4
 80078a8:	0029      	movs	r1, r5
 80078aa:	9a08      	ldr	r2, [sp, #32]
 80078ac:	f7f8 fdd4 	bl	8000458 <__aeabi_dcmplt>
 80078b0:	2800      	cmp	r0, #0
 80078b2:	d000      	beq.n	80078b6 <_dtoa_r+0x496>
 80078b4:	e29f      	b.n	8007df6 <_dtoa_r+0x9d6>
 80078b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80078b8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80078ba:	9308      	str	r3, [sp, #32]
 80078bc:	9409      	str	r4, [sp, #36]	; 0x24
 80078be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	da00      	bge.n	80078c6 <_dtoa_r+0x4a6>
 80078c4:	e172      	b.n	8007bac <_dtoa_r+0x78c>
 80078c6:	9a02      	ldr	r2, [sp, #8]
 80078c8:	2a0e      	cmp	r2, #14
 80078ca:	dd00      	ble.n	80078ce <_dtoa_r+0x4ae>
 80078cc:	e16e      	b.n	8007bac <_dtoa_r+0x78c>
 80078ce:	4b78      	ldr	r3, [pc, #480]	; (8007ab0 <_dtoa_r+0x690>)
 80078d0:	00d2      	lsls	r2, r2, #3
 80078d2:	189b      	adds	r3, r3, r2
 80078d4:	685c      	ldr	r4, [r3, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	930a      	str	r3, [sp, #40]	; 0x28
 80078da:	940b      	str	r4, [sp, #44]	; 0x2c
 80078dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078de:	2b00      	cmp	r3, #0
 80078e0:	db00      	blt.n	80078e4 <_dtoa_r+0x4c4>
 80078e2:	e0f7      	b.n	8007ad4 <_dtoa_r+0x6b4>
 80078e4:	9b07      	ldr	r3, [sp, #28]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	dd00      	ble.n	80078ec <_dtoa_r+0x4cc>
 80078ea:	e0f3      	b.n	8007ad4 <_dtoa_r+0x6b4>
 80078ec:	d000      	beq.n	80078f0 <_dtoa_r+0x4d0>
 80078ee:	e282      	b.n	8007df6 <_dtoa_r+0x9d6>
 80078f0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80078f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80078f4:	2200      	movs	r2, #0
 80078f6:	4b74      	ldr	r3, [pc, #464]	; (8007ac8 <_dtoa_r+0x6a8>)
 80078f8:	f7fa f932 	bl	8001b60 <__aeabi_dmul>
 80078fc:	9a08      	ldr	r2, [sp, #32]
 80078fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007900:	f7f8 fdc8 	bl	8000494 <__aeabi_dcmpge>
 8007904:	9e07      	ldr	r6, [sp, #28]
 8007906:	0035      	movs	r5, r6
 8007908:	2800      	cmp	r0, #0
 800790a:	d000      	beq.n	800790e <_dtoa_r+0x4ee>
 800790c:	e259      	b.n	8007dc2 <_dtoa_r+0x9a2>
 800790e:	9b06      	ldr	r3, [sp, #24]
 8007910:	9a06      	ldr	r2, [sp, #24]
 8007912:	3301      	adds	r3, #1
 8007914:	9308      	str	r3, [sp, #32]
 8007916:	2331      	movs	r3, #49	; 0x31
 8007918:	7013      	strb	r3, [r2, #0]
 800791a:	9b02      	ldr	r3, [sp, #8]
 800791c:	3301      	adds	r3, #1
 800791e:	9302      	str	r3, [sp, #8]
 8007920:	e254      	b.n	8007dcc <_dtoa_r+0x9ac>
 8007922:	4234      	tst	r4, r6
 8007924:	d007      	beq.n	8007936 <_dtoa_r+0x516>
 8007926:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007928:	3301      	adds	r3, #1
 800792a:	9310      	str	r3, [sp, #64]	; 0x40
 800792c:	682a      	ldr	r2, [r5, #0]
 800792e:	686b      	ldr	r3, [r5, #4]
 8007930:	f7fa f916 	bl	8001b60 <__aeabi_dmul>
 8007934:	0033      	movs	r3, r6
 8007936:	1064      	asrs	r4, r4, #1
 8007938:	3508      	adds	r5, #8
 800793a:	e75a      	b.n	80077f2 <_dtoa_r+0x3d2>
 800793c:	9e02      	ldr	r6, [sp, #8]
 800793e:	9b07      	ldr	r3, [sp, #28]
 8007940:	e780      	b.n	8007844 <_dtoa_r+0x424>
 8007942:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007944:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007946:	1e5a      	subs	r2, r3, #1
 8007948:	4b59      	ldr	r3, [pc, #356]	; (8007ab0 <_dtoa_r+0x690>)
 800794a:	00d2      	lsls	r2, r2, #3
 800794c:	189b      	adds	r3, r3, r2
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	2900      	cmp	r1, #0
 8007954:	d051      	beq.n	80079fa <_dtoa_r+0x5da>
 8007956:	2000      	movs	r0, #0
 8007958:	495d      	ldr	r1, [pc, #372]	; (8007ad0 <_dtoa_r+0x6b0>)
 800795a:	f7f9 fcff 	bl	800135c <__aeabi_ddiv>
 800795e:	9a08      	ldr	r2, [sp, #32]
 8007960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007962:	f7fa fb69 	bl	8002038 <__aeabi_dsub>
 8007966:	9a06      	ldr	r2, [sp, #24]
 8007968:	9b06      	ldr	r3, [sp, #24]
 800796a:	4694      	mov	ip, r2
 800796c:	9317      	str	r3, [sp, #92]	; 0x5c
 800796e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007970:	9010      	str	r0, [sp, #64]	; 0x40
 8007972:	9111      	str	r1, [sp, #68]	; 0x44
 8007974:	4463      	add	r3, ip
 8007976:	9319      	str	r3, [sp, #100]	; 0x64
 8007978:	0029      	movs	r1, r5
 800797a:	0020      	movs	r0, r4
 800797c:	f7fa ff0c 	bl	8002798 <__aeabi_d2iz>
 8007980:	9014      	str	r0, [sp, #80]	; 0x50
 8007982:	f7fa ff3f 	bl	8002804 <__aeabi_i2d>
 8007986:	0002      	movs	r2, r0
 8007988:	000b      	movs	r3, r1
 800798a:	0020      	movs	r0, r4
 800798c:	0029      	movs	r1, r5
 800798e:	f7fa fb53 	bl	8002038 <__aeabi_dsub>
 8007992:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007994:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007996:	3301      	adds	r3, #1
 8007998:	9308      	str	r3, [sp, #32]
 800799a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800799c:	0004      	movs	r4, r0
 800799e:	3330      	adds	r3, #48	; 0x30
 80079a0:	7013      	strb	r3, [r2, #0]
 80079a2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80079a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079a6:	000d      	movs	r5, r1
 80079a8:	f7f8 fd56 	bl	8000458 <__aeabi_dcmplt>
 80079ac:	2800      	cmp	r0, #0
 80079ae:	d175      	bne.n	8007a9c <_dtoa_r+0x67c>
 80079b0:	0022      	movs	r2, r4
 80079b2:	002b      	movs	r3, r5
 80079b4:	2000      	movs	r0, #0
 80079b6:	4940      	ldr	r1, [pc, #256]	; (8007ab8 <_dtoa_r+0x698>)
 80079b8:	f7fa fb3e 	bl	8002038 <__aeabi_dsub>
 80079bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80079be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079c0:	f7f8 fd4a 	bl	8000458 <__aeabi_dcmplt>
 80079c4:	2800      	cmp	r0, #0
 80079c6:	d000      	beq.n	80079ca <_dtoa_r+0x5aa>
 80079c8:	e0d2      	b.n	8007b70 <_dtoa_r+0x750>
 80079ca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80079cc:	9a08      	ldr	r2, [sp, #32]
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d100      	bne.n	80079d4 <_dtoa_r+0x5b4>
 80079d2:	e770      	b.n	80078b6 <_dtoa_r+0x496>
 80079d4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80079d6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80079d8:	2200      	movs	r2, #0
 80079da:	4b38      	ldr	r3, [pc, #224]	; (8007abc <_dtoa_r+0x69c>)
 80079dc:	f7fa f8c0 	bl	8001b60 <__aeabi_dmul>
 80079e0:	4b36      	ldr	r3, [pc, #216]	; (8007abc <_dtoa_r+0x69c>)
 80079e2:	9010      	str	r0, [sp, #64]	; 0x40
 80079e4:	9111      	str	r1, [sp, #68]	; 0x44
 80079e6:	2200      	movs	r2, #0
 80079e8:	0020      	movs	r0, r4
 80079ea:	0029      	movs	r1, r5
 80079ec:	f7fa f8b8 	bl	8001b60 <__aeabi_dmul>
 80079f0:	9b08      	ldr	r3, [sp, #32]
 80079f2:	0004      	movs	r4, r0
 80079f4:	000d      	movs	r5, r1
 80079f6:	9317      	str	r3, [sp, #92]	; 0x5c
 80079f8:	e7be      	b.n	8007978 <_dtoa_r+0x558>
 80079fa:	9808      	ldr	r0, [sp, #32]
 80079fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079fe:	f7fa f8af 	bl	8001b60 <__aeabi_dmul>
 8007a02:	9a06      	ldr	r2, [sp, #24]
 8007a04:	9b06      	ldr	r3, [sp, #24]
 8007a06:	4694      	mov	ip, r2
 8007a08:	9308      	str	r3, [sp, #32]
 8007a0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a0c:	9010      	str	r0, [sp, #64]	; 0x40
 8007a0e:	9111      	str	r1, [sp, #68]	; 0x44
 8007a10:	4463      	add	r3, ip
 8007a12:	9319      	str	r3, [sp, #100]	; 0x64
 8007a14:	0029      	movs	r1, r5
 8007a16:	0020      	movs	r0, r4
 8007a18:	f7fa febe 	bl	8002798 <__aeabi_d2iz>
 8007a1c:	9017      	str	r0, [sp, #92]	; 0x5c
 8007a1e:	f7fa fef1 	bl	8002804 <__aeabi_i2d>
 8007a22:	0002      	movs	r2, r0
 8007a24:	000b      	movs	r3, r1
 8007a26:	0020      	movs	r0, r4
 8007a28:	0029      	movs	r1, r5
 8007a2a:	f7fa fb05 	bl	8002038 <__aeabi_dsub>
 8007a2e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a30:	9a08      	ldr	r2, [sp, #32]
 8007a32:	3330      	adds	r3, #48	; 0x30
 8007a34:	7013      	strb	r3, [r2, #0]
 8007a36:	0013      	movs	r3, r2
 8007a38:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007a3a:	3301      	adds	r3, #1
 8007a3c:	0004      	movs	r4, r0
 8007a3e:	000d      	movs	r5, r1
 8007a40:	9308      	str	r3, [sp, #32]
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d12c      	bne.n	8007aa0 <_dtoa_r+0x680>
 8007a46:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007a48:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007a4a:	9a06      	ldr	r2, [sp, #24]
 8007a4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a4e:	4694      	mov	ip, r2
 8007a50:	4463      	add	r3, ip
 8007a52:	2200      	movs	r2, #0
 8007a54:	9308      	str	r3, [sp, #32]
 8007a56:	4b1e      	ldr	r3, [pc, #120]	; (8007ad0 <_dtoa_r+0x6b0>)
 8007a58:	f7f9 f944 	bl	8000ce4 <__aeabi_dadd>
 8007a5c:	0002      	movs	r2, r0
 8007a5e:	000b      	movs	r3, r1
 8007a60:	0020      	movs	r0, r4
 8007a62:	0029      	movs	r1, r5
 8007a64:	f7f8 fd0c 	bl	8000480 <__aeabi_dcmpgt>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	d000      	beq.n	8007a6e <_dtoa_r+0x64e>
 8007a6c:	e080      	b.n	8007b70 <_dtoa_r+0x750>
 8007a6e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a72:	2000      	movs	r0, #0
 8007a74:	4916      	ldr	r1, [pc, #88]	; (8007ad0 <_dtoa_r+0x6b0>)
 8007a76:	f7fa fadf 	bl	8002038 <__aeabi_dsub>
 8007a7a:	0002      	movs	r2, r0
 8007a7c:	000b      	movs	r3, r1
 8007a7e:	0020      	movs	r0, r4
 8007a80:	0029      	movs	r1, r5
 8007a82:	f7f8 fce9 	bl	8000458 <__aeabi_dcmplt>
 8007a86:	2800      	cmp	r0, #0
 8007a88:	d100      	bne.n	8007a8c <_dtoa_r+0x66c>
 8007a8a:	e714      	b.n	80078b6 <_dtoa_r+0x496>
 8007a8c:	9b08      	ldr	r3, [sp, #32]
 8007a8e:	001a      	movs	r2, r3
 8007a90:	3a01      	subs	r2, #1
 8007a92:	9208      	str	r2, [sp, #32]
 8007a94:	7812      	ldrb	r2, [r2, #0]
 8007a96:	2a30      	cmp	r2, #48	; 0x30
 8007a98:	d0f8      	beq.n	8007a8c <_dtoa_r+0x66c>
 8007a9a:	9308      	str	r3, [sp, #32]
 8007a9c:	9602      	str	r6, [sp, #8]
 8007a9e:	e055      	b.n	8007b4c <_dtoa_r+0x72c>
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	4b06      	ldr	r3, [pc, #24]	; (8007abc <_dtoa_r+0x69c>)
 8007aa4:	f7fa f85c 	bl	8001b60 <__aeabi_dmul>
 8007aa8:	0004      	movs	r4, r0
 8007aaa:	000d      	movs	r5, r1
 8007aac:	e7b2      	b.n	8007a14 <_dtoa_r+0x5f4>
 8007aae:	46c0      	nop			; (mov r8, r8)
 8007ab0:	08009d38 	.word	0x08009d38
 8007ab4:	08009d10 	.word	0x08009d10
 8007ab8:	3ff00000 	.word	0x3ff00000
 8007abc:	40240000 	.word	0x40240000
 8007ac0:	401c0000 	.word	0x401c0000
 8007ac4:	fcc00000 	.word	0xfcc00000
 8007ac8:	40140000 	.word	0x40140000
 8007acc:	7cc00000 	.word	0x7cc00000
 8007ad0:	3fe00000 	.word	0x3fe00000
 8007ad4:	9b07      	ldr	r3, [sp, #28]
 8007ad6:	9e06      	ldr	r6, [sp, #24]
 8007ad8:	3b01      	subs	r3, #1
 8007ada:	199b      	adds	r3, r3, r6
 8007adc:	930c      	str	r3, [sp, #48]	; 0x30
 8007ade:	9c08      	ldr	r4, [sp, #32]
 8007ae0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007ae2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ae4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ae6:	0020      	movs	r0, r4
 8007ae8:	0029      	movs	r1, r5
 8007aea:	f7f9 fc37 	bl	800135c <__aeabi_ddiv>
 8007aee:	f7fa fe53 	bl	8002798 <__aeabi_d2iz>
 8007af2:	9007      	str	r0, [sp, #28]
 8007af4:	f7fa fe86 	bl	8002804 <__aeabi_i2d>
 8007af8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007afc:	f7fa f830 	bl	8001b60 <__aeabi_dmul>
 8007b00:	0002      	movs	r2, r0
 8007b02:	000b      	movs	r3, r1
 8007b04:	0020      	movs	r0, r4
 8007b06:	0029      	movs	r1, r5
 8007b08:	f7fa fa96 	bl	8002038 <__aeabi_dsub>
 8007b0c:	0033      	movs	r3, r6
 8007b0e:	9a07      	ldr	r2, [sp, #28]
 8007b10:	3601      	adds	r6, #1
 8007b12:	3230      	adds	r2, #48	; 0x30
 8007b14:	701a      	strb	r2, [r3, #0]
 8007b16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b18:	9608      	str	r6, [sp, #32]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d139      	bne.n	8007b92 <_dtoa_r+0x772>
 8007b1e:	0002      	movs	r2, r0
 8007b20:	000b      	movs	r3, r1
 8007b22:	f7f9 f8df 	bl	8000ce4 <__aeabi_dadd>
 8007b26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b2a:	0004      	movs	r4, r0
 8007b2c:	000d      	movs	r5, r1
 8007b2e:	f7f8 fca7 	bl	8000480 <__aeabi_dcmpgt>
 8007b32:	2800      	cmp	r0, #0
 8007b34:	d11b      	bne.n	8007b6e <_dtoa_r+0x74e>
 8007b36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b3a:	0020      	movs	r0, r4
 8007b3c:	0029      	movs	r1, r5
 8007b3e:	f7f8 fc85 	bl	800044c <__aeabi_dcmpeq>
 8007b42:	2800      	cmp	r0, #0
 8007b44:	d002      	beq.n	8007b4c <_dtoa_r+0x72c>
 8007b46:	9b07      	ldr	r3, [sp, #28]
 8007b48:	07db      	lsls	r3, r3, #31
 8007b4a:	d410      	bmi.n	8007b6e <_dtoa_r+0x74e>
 8007b4c:	0038      	movs	r0, r7
 8007b4e:	9905      	ldr	r1, [sp, #20]
 8007b50:	f000 fae6 	bl	8008120 <_Bfree>
 8007b54:	2300      	movs	r3, #0
 8007b56:	9a08      	ldr	r2, [sp, #32]
 8007b58:	9802      	ldr	r0, [sp, #8]
 8007b5a:	7013      	strb	r3, [r2, #0]
 8007b5c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007b5e:	3001      	adds	r0, #1
 8007b60:	6018      	str	r0, [r3, #0]
 8007b62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d100      	bne.n	8007b6a <_dtoa_r+0x74a>
 8007b68:	e4a6      	b.n	80074b8 <_dtoa_r+0x98>
 8007b6a:	601a      	str	r2, [r3, #0]
 8007b6c:	e4a4      	b.n	80074b8 <_dtoa_r+0x98>
 8007b6e:	9e02      	ldr	r6, [sp, #8]
 8007b70:	9b08      	ldr	r3, [sp, #32]
 8007b72:	9308      	str	r3, [sp, #32]
 8007b74:	3b01      	subs	r3, #1
 8007b76:	781a      	ldrb	r2, [r3, #0]
 8007b78:	2a39      	cmp	r2, #57	; 0x39
 8007b7a:	d106      	bne.n	8007b8a <_dtoa_r+0x76a>
 8007b7c:	9a06      	ldr	r2, [sp, #24]
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d1f7      	bne.n	8007b72 <_dtoa_r+0x752>
 8007b82:	2230      	movs	r2, #48	; 0x30
 8007b84:	9906      	ldr	r1, [sp, #24]
 8007b86:	3601      	adds	r6, #1
 8007b88:	700a      	strb	r2, [r1, #0]
 8007b8a:	781a      	ldrb	r2, [r3, #0]
 8007b8c:	3201      	adds	r2, #1
 8007b8e:	701a      	strb	r2, [r3, #0]
 8007b90:	e784      	b.n	8007a9c <_dtoa_r+0x67c>
 8007b92:	2200      	movs	r2, #0
 8007b94:	4baa      	ldr	r3, [pc, #680]	; (8007e40 <_dtoa_r+0xa20>)
 8007b96:	f7f9 ffe3 	bl	8001b60 <__aeabi_dmul>
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	0004      	movs	r4, r0
 8007ba0:	000d      	movs	r5, r1
 8007ba2:	f7f8 fc53 	bl	800044c <__aeabi_dcmpeq>
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	d09b      	beq.n	8007ae2 <_dtoa_r+0x6c2>
 8007baa:	e7cf      	b.n	8007b4c <_dtoa_r+0x72c>
 8007bac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007bae:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007bb0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007bb2:	2d00      	cmp	r5, #0
 8007bb4:	d012      	beq.n	8007bdc <_dtoa_r+0x7bc>
 8007bb6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007bb8:	2a01      	cmp	r2, #1
 8007bba:	dc66      	bgt.n	8007c8a <_dtoa_r+0x86a>
 8007bbc:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007bbe:	2a00      	cmp	r2, #0
 8007bc0:	d05d      	beq.n	8007c7e <_dtoa_r+0x85e>
 8007bc2:	4aa0      	ldr	r2, [pc, #640]	; (8007e44 <_dtoa_r+0xa24>)
 8007bc4:	189b      	adds	r3, r3, r2
 8007bc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bc8:	2101      	movs	r1, #1
 8007bca:	18d2      	adds	r2, r2, r3
 8007bcc:	920a      	str	r2, [sp, #40]	; 0x28
 8007bce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bd0:	0038      	movs	r0, r7
 8007bd2:	18d3      	adds	r3, r2, r3
 8007bd4:	930d      	str	r3, [sp, #52]	; 0x34
 8007bd6:	f000 fb53 	bl	8008280 <__i2b>
 8007bda:	0005      	movs	r5, r0
 8007bdc:	2c00      	cmp	r4, #0
 8007bde:	dd0e      	ble.n	8007bfe <_dtoa_r+0x7de>
 8007be0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	dd0b      	ble.n	8007bfe <_dtoa_r+0x7de>
 8007be6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007be8:	0023      	movs	r3, r4
 8007bea:	4294      	cmp	r4, r2
 8007bec:	dd00      	ble.n	8007bf0 <_dtoa_r+0x7d0>
 8007bee:	0013      	movs	r3, r2
 8007bf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bf2:	1ae4      	subs	r4, r4, r3
 8007bf4:	1ad2      	subs	r2, r2, r3
 8007bf6:	920a      	str	r2, [sp, #40]	; 0x28
 8007bf8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bfa:	1ad3      	subs	r3, r2, r3
 8007bfc:	930d      	str	r3, [sp, #52]	; 0x34
 8007bfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d01f      	beq.n	8007c44 <_dtoa_r+0x824>
 8007c04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d054      	beq.n	8007cb4 <_dtoa_r+0x894>
 8007c0a:	2e00      	cmp	r6, #0
 8007c0c:	dd11      	ble.n	8007c32 <_dtoa_r+0x812>
 8007c0e:	0029      	movs	r1, r5
 8007c10:	0032      	movs	r2, r6
 8007c12:	0038      	movs	r0, r7
 8007c14:	f000 fbfa 	bl	800840c <__pow5mult>
 8007c18:	9a05      	ldr	r2, [sp, #20]
 8007c1a:	0001      	movs	r1, r0
 8007c1c:	0005      	movs	r5, r0
 8007c1e:	0038      	movs	r0, r7
 8007c20:	f000 fb44 	bl	80082ac <__multiply>
 8007c24:	9905      	ldr	r1, [sp, #20]
 8007c26:	9014      	str	r0, [sp, #80]	; 0x50
 8007c28:	0038      	movs	r0, r7
 8007c2a:	f000 fa79 	bl	8008120 <_Bfree>
 8007c2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c30:	9305      	str	r3, [sp, #20]
 8007c32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c34:	1b9a      	subs	r2, r3, r6
 8007c36:	42b3      	cmp	r3, r6
 8007c38:	d004      	beq.n	8007c44 <_dtoa_r+0x824>
 8007c3a:	0038      	movs	r0, r7
 8007c3c:	9905      	ldr	r1, [sp, #20]
 8007c3e:	f000 fbe5 	bl	800840c <__pow5mult>
 8007c42:	9005      	str	r0, [sp, #20]
 8007c44:	2101      	movs	r1, #1
 8007c46:	0038      	movs	r0, r7
 8007c48:	f000 fb1a 	bl	8008280 <__i2b>
 8007c4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c4e:	0006      	movs	r6, r0
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	dd31      	ble.n	8007cb8 <_dtoa_r+0x898>
 8007c54:	001a      	movs	r2, r3
 8007c56:	0001      	movs	r1, r0
 8007c58:	0038      	movs	r0, r7
 8007c5a:	f000 fbd7 	bl	800840c <__pow5mult>
 8007c5e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c60:	0006      	movs	r6, r0
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	dd2d      	ble.n	8007cc2 <_dtoa_r+0x8a2>
 8007c66:	2300      	movs	r3, #0
 8007c68:	930e      	str	r3, [sp, #56]	; 0x38
 8007c6a:	6933      	ldr	r3, [r6, #16]
 8007c6c:	3303      	adds	r3, #3
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	18f3      	adds	r3, r6, r3
 8007c72:	6858      	ldr	r0, [r3, #4]
 8007c74:	f000 fabc 	bl	80081f0 <__hi0bits>
 8007c78:	2320      	movs	r3, #32
 8007c7a:	1a18      	subs	r0, r3, r0
 8007c7c:	e039      	b.n	8007cf2 <_dtoa_r+0x8d2>
 8007c7e:	2336      	movs	r3, #54	; 0x36
 8007c80:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007c82:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007c84:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007c86:	1a9b      	subs	r3, r3, r2
 8007c88:	e79d      	b.n	8007bc6 <_dtoa_r+0x7a6>
 8007c8a:	9b07      	ldr	r3, [sp, #28]
 8007c8c:	1e5e      	subs	r6, r3, #1
 8007c8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c90:	42b3      	cmp	r3, r6
 8007c92:	db07      	blt.n	8007ca4 <_dtoa_r+0x884>
 8007c94:	1b9e      	subs	r6, r3, r6
 8007c96:	9b07      	ldr	r3, [sp, #28]
 8007c98:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	da93      	bge.n	8007bc6 <_dtoa_r+0x7a6>
 8007c9e:	1ae4      	subs	r4, r4, r3
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	e790      	b.n	8007bc6 <_dtoa_r+0x7a6>
 8007ca4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ca6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007ca8:	1af3      	subs	r3, r6, r3
 8007caa:	18d3      	adds	r3, r2, r3
 8007cac:	960e      	str	r6, [sp, #56]	; 0x38
 8007cae:	9315      	str	r3, [sp, #84]	; 0x54
 8007cb0:	2600      	movs	r6, #0
 8007cb2:	e7f0      	b.n	8007c96 <_dtoa_r+0x876>
 8007cb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007cb6:	e7c0      	b.n	8007c3a <_dtoa_r+0x81a>
 8007cb8:	2300      	movs	r3, #0
 8007cba:	930e      	str	r3, [sp, #56]	; 0x38
 8007cbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	dc13      	bgt.n	8007cea <_dtoa_r+0x8ca>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	930e      	str	r3, [sp, #56]	; 0x38
 8007cc6:	9b08      	ldr	r3, [sp, #32]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d10e      	bne.n	8007cea <_dtoa_r+0x8ca>
 8007ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cce:	031b      	lsls	r3, r3, #12
 8007cd0:	d10b      	bne.n	8007cea <_dtoa_r+0x8ca>
 8007cd2:	4b5d      	ldr	r3, [pc, #372]	; (8007e48 <_dtoa_r+0xa28>)
 8007cd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cd6:	4213      	tst	r3, r2
 8007cd8:	d007      	beq.n	8007cea <_dtoa_r+0x8ca>
 8007cda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cdc:	3301      	adds	r3, #1
 8007cde:	930a      	str	r3, [sp, #40]	; 0x28
 8007ce0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	930d      	str	r3, [sp, #52]	; 0x34
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	930e      	str	r3, [sp, #56]	; 0x38
 8007cea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007cec:	2001      	movs	r0, #1
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1bb      	bne.n	8007c6a <_dtoa_r+0x84a>
 8007cf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cf4:	221f      	movs	r2, #31
 8007cf6:	1818      	adds	r0, r3, r0
 8007cf8:	0003      	movs	r3, r0
 8007cfa:	4013      	ands	r3, r2
 8007cfc:	4210      	tst	r0, r2
 8007cfe:	d046      	beq.n	8007d8e <_dtoa_r+0x96e>
 8007d00:	3201      	adds	r2, #1
 8007d02:	1ad2      	subs	r2, r2, r3
 8007d04:	2a04      	cmp	r2, #4
 8007d06:	dd3f      	ble.n	8007d88 <_dtoa_r+0x968>
 8007d08:	221c      	movs	r2, #28
 8007d0a:	1ad3      	subs	r3, r2, r3
 8007d0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d0e:	18e4      	adds	r4, r4, r3
 8007d10:	18d2      	adds	r2, r2, r3
 8007d12:	920a      	str	r2, [sp, #40]	; 0x28
 8007d14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d16:	18d3      	adds	r3, r2, r3
 8007d18:	930d      	str	r3, [sp, #52]	; 0x34
 8007d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	dd05      	ble.n	8007d2c <_dtoa_r+0x90c>
 8007d20:	001a      	movs	r2, r3
 8007d22:	0038      	movs	r0, r7
 8007d24:	9905      	ldr	r1, [sp, #20]
 8007d26:	f000 fbcd 	bl	80084c4 <__lshift>
 8007d2a:	9005      	str	r0, [sp, #20]
 8007d2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	dd05      	ble.n	8007d3e <_dtoa_r+0x91e>
 8007d32:	0031      	movs	r1, r6
 8007d34:	001a      	movs	r2, r3
 8007d36:	0038      	movs	r0, r7
 8007d38:	f000 fbc4 	bl	80084c4 <__lshift>
 8007d3c:	0006      	movs	r6, r0
 8007d3e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d026      	beq.n	8007d92 <_dtoa_r+0x972>
 8007d44:	0031      	movs	r1, r6
 8007d46:	9805      	ldr	r0, [sp, #20]
 8007d48:	f000 fc2a 	bl	80085a0 <__mcmp>
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	da20      	bge.n	8007d92 <_dtoa_r+0x972>
 8007d50:	9b02      	ldr	r3, [sp, #8]
 8007d52:	220a      	movs	r2, #10
 8007d54:	3b01      	subs	r3, #1
 8007d56:	9302      	str	r3, [sp, #8]
 8007d58:	0038      	movs	r0, r7
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	9905      	ldr	r1, [sp, #20]
 8007d5e:	f000 fa03 	bl	8008168 <__multadd>
 8007d62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d64:	9005      	str	r0, [sp, #20]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d100      	bne.n	8007d6c <_dtoa_r+0x94c>
 8007d6a:	e166      	b.n	800803a <_dtoa_r+0xc1a>
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	0029      	movs	r1, r5
 8007d70:	220a      	movs	r2, #10
 8007d72:	0038      	movs	r0, r7
 8007d74:	f000 f9f8 	bl	8008168 <__multadd>
 8007d78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d7a:	0005      	movs	r5, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	dc47      	bgt.n	8007e10 <_dtoa_r+0x9f0>
 8007d80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d82:	2b02      	cmp	r3, #2
 8007d84:	dc0d      	bgt.n	8007da2 <_dtoa_r+0x982>
 8007d86:	e043      	b.n	8007e10 <_dtoa_r+0x9f0>
 8007d88:	2a04      	cmp	r2, #4
 8007d8a:	d0c6      	beq.n	8007d1a <_dtoa_r+0x8fa>
 8007d8c:	0013      	movs	r3, r2
 8007d8e:	331c      	adds	r3, #28
 8007d90:	e7bc      	b.n	8007d0c <_dtoa_r+0x8ec>
 8007d92:	9b07      	ldr	r3, [sp, #28]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	dc35      	bgt.n	8007e04 <_dtoa_r+0x9e4>
 8007d98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d9a:	2b02      	cmp	r3, #2
 8007d9c:	dd32      	ble.n	8007e04 <_dtoa_r+0x9e4>
 8007d9e:	9b07      	ldr	r3, [sp, #28]
 8007da0:	930c      	str	r3, [sp, #48]	; 0x30
 8007da2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d10c      	bne.n	8007dc2 <_dtoa_r+0x9a2>
 8007da8:	0031      	movs	r1, r6
 8007daa:	2205      	movs	r2, #5
 8007dac:	0038      	movs	r0, r7
 8007dae:	f000 f9db 	bl	8008168 <__multadd>
 8007db2:	0006      	movs	r6, r0
 8007db4:	0001      	movs	r1, r0
 8007db6:	9805      	ldr	r0, [sp, #20]
 8007db8:	f000 fbf2 	bl	80085a0 <__mcmp>
 8007dbc:	2800      	cmp	r0, #0
 8007dbe:	dd00      	ble.n	8007dc2 <_dtoa_r+0x9a2>
 8007dc0:	e5a5      	b.n	800790e <_dtoa_r+0x4ee>
 8007dc2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007dc4:	43db      	mvns	r3, r3
 8007dc6:	9302      	str	r3, [sp, #8]
 8007dc8:	9b06      	ldr	r3, [sp, #24]
 8007dca:	9308      	str	r3, [sp, #32]
 8007dcc:	2400      	movs	r4, #0
 8007dce:	0031      	movs	r1, r6
 8007dd0:	0038      	movs	r0, r7
 8007dd2:	f000 f9a5 	bl	8008120 <_Bfree>
 8007dd6:	2d00      	cmp	r5, #0
 8007dd8:	d100      	bne.n	8007ddc <_dtoa_r+0x9bc>
 8007dda:	e6b7      	b.n	8007b4c <_dtoa_r+0x72c>
 8007ddc:	2c00      	cmp	r4, #0
 8007dde:	d005      	beq.n	8007dec <_dtoa_r+0x9cc>
 8007de0:	42ac      	cmp	r4, r5
 8007de2:	d003      	beq.n	8007dec <_dtoa_r+0x9cc>
 8007de4:	0021      	movs	r1, r4
 8007de6:	0038      	movs	r0, r7
 8007de8:	f000 f99a 	bl	8008120 <_Bfree>
 8007dec:	0029      	movs	r1, r5
 8007dee:	0038      	movs	r0, r7
 8007df0:	f000 f996 	bl	8008120 <_Bfree>
 8007df4:	e6aa      	b.n	8007b4c <_dtoa_r+0x72c>
 8007df6:	2600      	movs	r6, #0
 8007df8:	0035      	movs	r5, r6
 8007dfa:	e7e2      	b.n	8007dc2 <_dtoa_r+0x9a2>
 8007dfc:	9602      	str	r6, [sp, #8]
 8007dfe:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8007e00:	0035      	movs	r5, r6
 8007e02:	e584      	b.n	800790e <_dtoa_r+0x4ee>
 8007e04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d100      	bne.n	8007e0c <_dtoa_r+0x9ec>
 8007e0a:	e0ce      	b.n	8007faa <_dtoa_r+0xb8a>
 8007e0c:	9b07      	ldr	r3, [sp, #28]
 8007e0e:	930c      	str	r3, [sp, #48]	; 0x30
 8007e10:	2c00      	cmp	r4, #0
 8007e12:	dd05      	ble.n	8007e20 <_dtoa_r+0xa00>
 8007e14:	0029      	movs	r1, r5
 8007e16:	0022      	movs	r2, r4
 8007e18:	0038      	movs	r0, r7
 8007e1a:	f000 fb53 	bl	80084c4 <__lshift>
 8007e1e:	0005      	movs	r5, r0
 8007e20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e22:	0028      	movs	r0, r5
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d022      	beq.n	8007e6e <_dtoa_r+0xa4e>
 8007e28:	0038      	movs	r0, r7
 8007e2a:	6869      	ldr	r1, [r5, #4]
 8007e2c:	f000 f934 	bl	8008098 <_Balloc>
 8007e30:	1e04      	subs	r4, r0, #0
 8007e32:	d10f      	bne.n	8007e54 <_dtoa_r+0xa34>
 8007e34:	0002      	movs	r2, r0
 8007e36:	4b05      	ldr	r3, [pc, #20]	; (8007e4c <_dtoa_r+0xa2c>)
 8007e38:	4905      	ldr	r1, [pc, #20]	; (8007e50 <_dtoa_r+0xa30>)
 8007e3a:	f7ff fb06 	bl	800744a <_dtoa_r+0x2a>
 8007e3e:	46c0      	nop			; (mov r8, r8)
 8007e40:	40240000 	.word	0x40240000
 8007e44:	00000433 	.word	0x00000433
 8007e48:	7ff00000 	.word	0x7ff00000
 8007e4c:	08009c9f 	.word	0x08009c9f
 8007e50:	000002ea 	.word	0x000002ea
 8007e54:	0029      	movs	r1, r5
 8007e56:	692b      	ldr	r3, [r5, #16]
 8007e58:	310c      	adds	r1, #12
 8007e5a:	1c9a      	adds	r2, r3, #2
 8007e5c:	0092      	lsls	r2, r2, #2
 8007e5e:	300c      	adds	r0, #12
 8007e60:	f000 f911 	bl	8008086 <memcpy>
 8007e64:	2201      	movs	r2, #1
 8007e66:	0021      	movs	r1, r4
 8007e68:	0038      	movs	r0, r7
 8007e6a:	f000 fb2b 	bl	80084c4 <__lshift>
 8007e6e:	9b06      	ldr	r3, [sp, #24]
 8007e70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e72:	930a      	str	r3, [sp, #40]	; 0x28
 8007e74:	3b01      	subs	r3, #1
 8007e76:	189b      	adds	r3, r3, r2
 8007e78:	2201      	movs	r2, #1
 8007e7a:	002c      	movs	r4, r5
 8007e7c:	0005      	movs	r5, r0
 8007e7e:	9314      	str	r3, [sp, #80]	; 0x50
 8007e80:	9b08      	ldr	r3, [sp, #32]
 8007e82:	4013      	ands	r3, r2
 8007e84:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e86:	0031      	movs	r1, r6
 8007e88:	9805      	ldr	r0, [sp, #20]
 8007e8a:	f7ff fa3d 	bl	8007308 <quorem>
 8007e8e:	0003      	movs	r3, r0
 8007e90:	0021      	movs	r1, r4
 8007e92:	3330      	adds	r3, #48	; 0x30
 8007e94:	900d      	str	r0, [sp, #52]	; 0x34
 8007e96:	9805      	ldr	r0, [sp, #20]
 8007e98:	9307      	str	r3, [sp, #28]
 8007e9a:	f000 fb81 	bl	80085a0 <__mcmp>
 8007e9e:	002a      	movs	r2, r5
 8007ea0:	900e      	str	r0, [sp, #56]	; 0x38
 8007ea2:	0031      	movs	r1, r6
 8007ea4:	0038      	movs	r0, r7
 8007ea6:	f000 fb97 	bl	80085d8 <__mdiff>
 8007eaa:	68c3      	ldr	r3, [r0, #12]
 8007eac:	9008      	str	r0, [sp, #32]
 8007eae:	9310      	str	r3, [sp, #64]	; 0x40
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	930c      	str	r3, [sp, #48]	; 0x30
 8007eb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d104      	bne.n	8007ec4 <_dtoa_r+0xaa4>
 8007eba:	0001      	movs	r1, r0
 8007ebc:	9805      	ldr	r0, [sp, #20]
 8007ebe:	f000 fb6f 	bl	80085a0 <__mcmp>
 8007ec2:	900c      	str	r0, [sp, #48]	; 0x30
 8007ec4:	0038      	movs	r0, r7
 8007ec6:	9908      	ldr	r1, [sp, #32]
 8007ec8:	f000 f92a 	bl	8008120 <_Bfree>
 8007ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ece:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	9308      	str	r3, [sp, #32]
 8007ed4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007eda:	4313      	orrs	r3, r2
 8007edc:	d10c      	bne.n	8007ef8 <_dtoa_r+0xad8>
 8007ede:	9b07      	ldr	r3, [sp, #28]
 8007ee0:	2b39      	cmp	r3, #57	; 0x39
 8007ee2:	d026      	beq.n	8007f32 <_dtoa_r+0xb12>
 8007ee4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	dd02      	ble.n	8007ef0 <_dtoa_r+0xad0>
 8007eea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007eec:	3331      	adds	r3, #49	; 0x31
 8007eee:	9307      	str	r3, [sp, #28]
 8007ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ef2:	9a07      	ldr	r2, [sp, #28]
 8007ef4:	701a      	strb	r2, [r3, #0]
 8007ef6:	e76a      	b.n	8007dce <_dtoa_r+0x9ae>
 8007ef8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	db04      	blt.n	8007f08 <_dtoa_r+0xae8>
 8007efe:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007f00:	4313      	orrs	r3, r2
 8007f02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007f04:	4313      	orrs	r3, r2
 8007f06:	d11f      	bne.n	8007f48 <_dtoa_r+0xb28>
 8007f08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	ddf0      	ble.n	8007ef0 <_dtoa_r+0xad0>
 8007f0e:	9905      	ldr	r1, [sp, #20]
 8007f10:	2201      	movs	r2, #1
 8007f12:	0038      	movs	r0, r7
 8007f14:	f000 fad6 	bl	80084c4 <__lshift>
 8007f18:	0031      	movs	r1, r6
 8007f1a:	9005      	str	r0, [sp, #20]
 8007f1c:	f000 fb40 	bl	80085a0 <__mcmp>
 8007f20:	2800      	cmp	r0, #0
 8007f22:	dc03      	bgt.n	8007f2c <_dtoa_r+0xb0c>
 8007f24:	d1e4      	bne.n	8007ef0 <_dtoa_r+0xad0>
 8007f26:	9b07      	ldr	r3, [sp, #28]
 8007f28:	07db      	lsls	r3, r3, #31
 8007f2a:	d5e1      	bpl.n	8007ef0 <_dtoa_r+0xad0>
 8007f2c:	9b07      	ldr	r3, [sp, #28]
 8007f2e:	2b39      	cmp	r3, #57	; 0x39
 8007f30:	d1db      	bne.n	8007eea <_dtoa_r+0xaca>
 8007f32:	2339      	movs	r3, #57	; 0x39
 8007f34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f36:	7013      	strb	r3, [r2, #0]
 8007f38:	9b08      	ldr	r3, [sp, #32]
 8007f3a:	9308      	str	r3, [sp, #32]
 8007f3c:	3b01      	subs	r3, #1
 8007f3e:	781a      	ldrb	r2, [r3, #0]
 8007f40:	2a39      	cmp	r2, #57	; 0x39
 8007f42:	d068      	beq.n	8008016 <_dtoa_r+0xbf6>
 8007f44:	3201      	adds	r2, #1
 8007f46:	e7d5      	b.n	8007ef4 <_dtoa_r+0xad4>
 8007f48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	dd07      	ble.n	8007f5e <_dtoa_r+0xb3e>
 8007f4e:	9b07      	ldr	r3, [sp, #28]
 8007f50:	2b39      	cmp	r3, #57	; 0x39
 8007f52:	d0ee      	beq.n	8007f32 <_dtoa_r+0xb12>
 8007f54:	9b07      	ldr	r3, [sp, #28]
 8007f56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f58:	3301      	adds	r3, #1
 8007f5a:	7013      	strb	r3, [r2, #0]
 8007f5c:	e737      	b.n	8007dce <_dtoa_r+0x9ae>
 8007f5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f60:	9a07      	ldr	r2, [sp, #28]
 8007f62:	701a      	strb	r2, [r3, #0]
 8007f64:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007f66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d03e      	beq.n	8007fea <_dtoa_r+0xbca>
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	220a      	movs	r2, #10
 8007f70:	9905      	ldr	r1, [sp, #20]
 8007f72:	0038      	movs	r0, r7
 8007f74:	f000 f8f8 	bl	8008168 <__multadd>
 8007f78:	2300      	movs	r3, #0
 8007f7a:	9005      	str	r0, [sp, #20]
 8007f7c:	220a      	movs	r2, #10
 8007f7e:	0021      	movs	r1, r4
 8007f80:	0038      	movs	r0, r7
 8007f82:	42ac      	cmp	r4, r5
 8007f84:	d106      	bne.n	8007f94 <_dtoa_r+0xb74>
 8007f86:	f000 f8ef 	bl	8008168 <__multadd>
 8007f8a:	0004      	movs	r4, r0
 8007f8c:	0005      	movs	r5, r0
 8007f8e:	9b08      	ldr	r3, [sp, #32]
 8007f90:	930a      	str	r3, [sp, #40]	; 0x28
 8007f92:	e778      	b.n	8007e86 <_dtoa_r+0xa66>
 8007f94:	f000 f8e8 	bl	8008168 <__multadd>
 8007f98:	0029      	movs	r1, r5
 8007f9a:	0004      	movs	r4, r0
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	220a      	movs	r2, #10
 8007fa0:	0038      	movs	r0, r7
 8007fa2:	f000 f8e1 	bl	8008168 <__multadd>
 8007fa6:	0005      	movs	r5, r0
 8007fa8:	e7f1      	b.n	8007f8e <_dtoa_r+0xb6e>
 8007faa:	9b07      	ldr	r3, [sp, #28]
 8007fac:	930c      	str	r3, [sp, #48]	; 0x30
 8007fae:	2400      	movs	r4, #0
 8007fb0:	0031      	movs	r1, r6
 8007fb2:	9805      	ldr	r0, [sp, #20]
 8007fb4:	f7ff f9a8 	bl	8007308 <quorem>
 8007fb8:	9b06      	ldr	r3, [sp, #24]
 8007fba:	3030      	adds	r0, #48	; 0x30
 8007fbc:	5518      	strb	r0, [r3, r4]
 8007fbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fc0:	3401      	adds	r4, #1
 8007fc2:	9007      	str	r0, [sp, #28]
 8007fc4:	42a3      	cmp	r3, r4
 8007fc6:	dd07      	ble.n	8007fd8 <_dtoa_r+0xbb8>
 8007fc8:	2300      	movs	r3, #0
 8007fca:	220a      	movs	r2, #10
 8007fcc:	0038      	movs	r0, r7
 8007fce:	9905      	ldr	r1, [sp, #20]
 8007fd0:	f000 f8ca 	bl	8008168 <__multadd>
 8007fd4:	9005      	str	r0, [sp, #20]
 8007fd6:	e7eb      	b.n	8007fb0 <_dtoa_r+0xb90>
 8007fd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fda:	2001      	movs	r0, #1
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	dd00      	ble.n	8007fe2 <_dtoa_r+0xbc2>
 8007fe0:	0018      	movs	r0, r3
 8007fe2:	2400      	movs	r4, #0
 8007fe4:	9b06      	ldr	r3, [sp, #24]
 8007fe6:	181b      	adds	r3, r3, r0
 8007fe8:	9308      	str	r3, [sp, #32]
 8007fea:	9905      	ldr	r1, [sp, #20]
 8007fec:	2201      	movs	r2, #1
 8007fee:	0038      	movs	r0, r7
 8007ff0:	f000 fa68 	bl	80084c4 <__lshift>
 8007ff4:	0031      	movs	r1, r6
 8007ff6:	9005      	str	r0, [sp, #20]
 8007ff8:	f000 fad2 	bl	80085a0 <__mcmp>
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	dc9b      	bgt.n	8007f38 <_dtoa_r+0xb18>
 8008000:	d102      	bne.n	8008008 <_dtoa_r+0xbe8>
 8008002:	9b07      	ldr	r3, [sp, #28]
 8008004:	07db      	lsls	r3, r3, #31
 8008006:	d497      	bmi.n	8007f38 <_dtoa_r+0xb18>
 8008008:	9b08      	ldr	r3, [sp, #32]
 800800a:	9308      	str	r3, [sp, #32]
 800800c:	3b01      	subs	r3, #1
 800800e:	781a      	ldrb	r2, [r3, #0]
 8008010:	2a30      	cmp	r2, #48	; 0x30
 8008012:	d0fa      	beq.n	800800a <_dtoa_r+0xbea>
 8008014:	e6db      	b.n	8007dce <_dtoa_r+0x9ae>
 8008016:	9a06      	ldr	r2, [sp, #24]
 8008018:	429a      	cmp	r2, r3
 800801a:	d18e      	bne.n	8007f3a <_dtoa_r+0xb1a>
 800801c:	9b02      	ldr	r3, [sp, #8]
 800801e:	3301      	adds	r3, #1
 8008020:	9302      	str	r3, [sp, #8]
 8008022:	2331      	movs	r3, #49	; 0x31
 8008024:	e799      	b.n	8007f5a <_dtoa_r+0xb3a>
 8008026:	4b09      	ldr	r3, [pc, #36]	; (800804c <_dtoa_r+0xc2c>)
 8008028:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800802a:	9306      	str	r3, [sp, #24]
 800802c:	4b08      	ldr	r3, [pc, #32]	; (8008050 <_dtoa_r+0xc30>)
 800802e:	2a00      	cmp	r2, #0
 8008030:	d001      	beq.n	8008036 <_dtoa_r+0xc16>
 8008032:	f7ff fa3f 	bl	80074b4 <_dtoa_r+0x94>
 8008036:	f7ff fa3f 	bl	80074b8 <_dtoa_r+0x98>
 800803a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800803c:	2b00      	cmp	r3, #0
 800803e:	dcb6      	bgt.n	8007fae <_dtoa_r+0xb8e>
 8008040:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008042:	2b02      	cmp	r3, #2
 8008044:	dd00      	ble.n	8008048 <_dtoa_r+0xc28>
 8008046:	e6ac      	b.n	8007da2 <_dtoa_r+0x982>
 8008048:	e7b1      	b.n	8007fae <_dtoa_r+0xb8e>
 800804a:	46c0      	nop			; (mov r8, r8)
 800804c:	08009c20 	.word	0x08009c20
 8008050:	08009c28 	.word	0x08009c28

08008054 <_localeconv_r>:
 8008054:	4800      	ldr	r0, [pc, #0]	; (8008058 <_localeconv_r+0x4>)
 8008056:	4770      	bx	lr
 8008058:	20000160 	.word	0x20000160

0800805c <malloc>:
 800805c:	b510      	push	{r4, lr}
 800805e:	4b03      	ldr	r3, [pc, #12]	; (800806c <malloc+0x10>)
 8008060:	0001      	movs	r1, r0
 8008062:	6818      	ldr	r0, [r3, #0]
 8008064:	f000 fc4c 	bl	8008900 <_malloc_r>
 8008068:	bd10      	pop	{r4, pc}
 800806a:	46c0      	nop			; (mov r8, r8)
 800806c:	2000000c 	.word	0x2000000c

08008070 <memchr>:
 8008070:	b2c9      	uxtb	r1, r1
 8008072:	1882      	adds	r2, r0, r2
 8008074:	4290      	cmp	r0, r2
 8008076:	d101      	bne.n	800807c <memchr+0xc>
 8008078:	2000      	movs	r0, #0
 800807a:	4770      	bx	lr
 800807c:	7803      	ldrb	r3, [r0, #0]
 800807e:	428b      	cmp	r3, r1
 8008080:	d0fb      	beq.n	800807a <memchr+0xa>
 8008082:	3001      	adds	r0, #1
 8008084:	e7f6      	b.n	8008074 <memchr+0x4>

08008086 <memcpy>:
 8008086:	2300      	movs	r3, #0
 8008088:	b510      	push	{r4, lr}
 800808a:	429a      	cmp	r2, r3
 800808c:	d100      	bne.n	8008090 <memcpy+0xa>
 800808e:	bd10      	pop	{r4, pc}
 8008090:	5ccc      	ldrb	r4, [r1, r3]
 8008092:	54c4      	strb	r4, [r0, r3]
 8008094:	3301      	adds	r3, #1
 8008096:	e7f8      	b.n	800808a <memcpy+0x4>

08008098 <_Balloc>:
 8008098:	b570      	push	{r4, r5, r6, lr}
 800809a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800809c:	0006      	movs	r6, r0
 800809e:	000c      	movs	r4, r1
 80080a0:	2d00      	cmp	r5, #0
 80080a2:	d10e      	bne.n	80080c2 <_Balloc+0x2a>
 80080a4:	2010      	movs	r0, #16
 80080a6:	f7ff ffd9 	bl	800805c <malloc>
 80080aa:	1e02      	subs	r2, r0, #0
 80080ac:	6270      	str	r0, [r6, #36]	; 0x24
 80080ae:	d104      	bne.n	80080ba <_Balloc+0x22>
 80080b0:	2166      	movs	r1, #102	; 0x66
 80080b2:	4b19      	ldr	r3, [pc, #100]	; (8008118 <_Balloc+0x80>)
 80080b4:	4819      	ldr	r0, [pc, #100]	; (800811c <_Balloc+0x84>)
 80080b6:	f000 fe0d 	bl	8008cd4 <__assert_func>
 80080ba:	6045      	str	r5, [r0, #4]
 80080bc:	6085      	str	r5, [r0, #8]
 80080be:	6005      	str	r5, [r0, #0]
 80080c0:	60c5      	str	r5, [r0, #12]
 80080c2:	6a75      	ldr	r5, [r6, #36]	; 0x24
 80080c4:	68eb      	ldr	r3, [r5, #12]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d013      	beq.n	80080f2 <_Balloc+0x5a>
 80080ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80080cc:	00a2      	lsls	r2, r4, #2
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	189b      	adds	r3, r3, r2
 80080d2:	6818      	ldr	r0, [r3, #0]
 80080d4:	2800      	cmp	r0, #0
 80080d6:	d118      	bne.n	800810a <_Balloc+0x72>
 80080d8:	2101      	movs	r1, #1
 80080da:	000d      	movs	r5, r1
 80080dc:	40a5      	lsls	r5, r4
 80080de:	1d6a      	adds	r2, r5, #5
 80080e0:	0030      	movs	r0, r6
 80080e2:	0092      	lsls	r2, r2, #2
 80080e4:	f000 fb74 	bl	80087d0 <_calloc_r>
 80080e8:	2800      	cmp	r0, #0
 80080ea:	d00c      	beq.n	8008106 <_Balloc+0x6e>
 80080ec:	6044      	str	r4, [r0, #4]
 80080ee:	6085      	str	r5, [r0, #8]
 80080f0:	e00d      	b.n	800810e <_Balloc+0x76>
 80080f2:	2221      	movs	r2, #33	; 0x21
 80080f4:	2104      	movs	r1, #4
 80080f6:	0030      	movs	r0, r6
 80080f8:	f000 fb6a 	bl	80087d0 <_calloc_r>
 80080fc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80080fe:	60e8      	str	r0, [r5, #12]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d1e1      	bne.n	80080ca <_Balloc+0x32>
 8008106:	2000      	movs	r0, #0
 8008108:	bd70      	pop	{r4, r5, r6, pc}
 800810a:	6802      	ldr	r2, [r0, #0]
 800810c:	601a      	str	r2, [r3, #0]
 800810e:	2300      	movs	r3, #0
 8008110:	6103      	str	r3, [r0, #16]
 8008112:	60c3      	str	r3, [r0, #12]
 8008114:	e7f8      	b.n	8008108 <_Balloc+0x70>
 8008116:	46c0      	nop			; (mov r8, r8)
 8008118:	08009c2d 	.word	0x08009c2d
 800811c:	08009cb0 	.word	0x08009cb0

08008120 <_Bfree>:
 8008120:	b570      	push	{r4, r5, r6, lr}
 8008122:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008124:	0005      	movs	r5, r0
 8008126:	000c      	movs	r4, r1
 8008128:	2e00      	cmp	r6, #0
 800812a:	d10e      	bne.n	800814a <_Bfree+0x2a>
 800812c:	2010      	movs	r0, #16
 800812e:	f7ff ff95 	bl	800805c <malloc>
 8008132:	1e02      	subs	r2, r0, #0
 8008134:	6268      	str	r0, [r5, #36]	; 0x24
 8008136:	d104      	bne.n	8008142 <_Bfree+0x22>
 8008138:	218a      	movs	r1, #138	; 0x8a
 800813a:	4b09      	ldr	r3, [pc, #36]	; (8008160 <_Bfree+0x40>)
 800813c:	4809      	ldr	r0, [pc, #36]	; (8008164 <_Bfree+0x44>)
 800813e:	f000 fdc9 	bl	8008cd4 <__assert_func>
 8008142:	6046      	str	r6, [r0, #4]
 8008144:	6086      	str	r6, [r0, #8]
 8008146:	6006      	str	r6, [r0, #0]
 8008148:	60c6      	str	r6, [r0, #12]
 800814a:	2c00      	cmp	r4, #0
 800814c:	d007      	beq.n	800815e <_Bfree+0x3e>
 800814e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008150:	6862      	ldr	r2, [r4, #4]
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	0092      	lsls	r2, r2, #2
 8008156:	189b      	adds	r3, r3, r2
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	6022      	str	r2, [r4, #0]
 800815c:	601c      	str	r4, [r3, #0]
 800815e:	bd70      	pop	{r4, r5, r6, pc}
 8008160:	08009c2d 	.word	0x08009c2d
 8008164:	08009cb0 	.word	0x08009cb0

08008168 <__multadd>:
 8008168:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800816a:	000e      	movs	r6, r1
 800816c:	9001      	str	r0, [sp, #4]
 800816e:	000c      	movs	r4, r1
 8008170:	001d      	movs	r5, r3
 8008172:	2000      	movs	r0, #0
 8008174:	690f      	ldr	r7, [r1, #16]
 8008176:	3614      	adds	r6, #20
 8008178:	6833      	ldr	r3, [r6, #0]
 800817a:	3001      	adds	r0, #1
 800817c:	b299      	uxth	r1, r3
 800817e:	4351      	muls	r1, r2
 8008180:	0c1b      	lsrs	r3, r3, #16
 8008182:	4353      	muls	r3, r2
 8008184:	1949      	adds	r1, r1, r5
 8008186:	0c0d      	lsrs	r5, r1, #16
 8008188:	195b      	adds	r3, r3, r5
 800818a:	0c1d      	lsrs	r5, r3, #16
 800818c:	b289      	uxth	r1, r1
 800818e:	041b      	lsls	r3, r3, #16
 8008190:	185b      	adds	r3, r3, r1
 8008192:	c608      	stmia	r6!, {r3}
 8008194:	4287      	cmp	r7, r0
 8008196:	dcef      	bgt.n	8008178 <__multadd+0x10>
 8008198:	2d00      	cmp	r5, #0
 800819a:	d022      	beq.n	80081e2 <__multadd+0x7a>
 800819c:	68a3      	ldr	r3, [r4, #8]
 800819e:	42bb      	cmp	r3, r7
 80081a0:	dc19      	bgt.n	80081d6 <__multadd+0x6e>
 80081a2:	6863      	ldr	r3, [r4, #4]
 80081a4:	9801      	ldr	r0, [sp, #4]
 80081a6:	1c59      	adds	r1, r3, #1
 80081a8:	f7ff ff76 	bl	8008098 <_Balloc>
 80081ac:	1e06      	subs	r6, r0, #0
 80081ae:	d105      	bne.n	80081bc <__multadd+0x54>
 80081b0:	0002      	movs	r2, r0
 80081b2:	21b5      	movs	r1, #181	; 0xb5
 80081b4:	4b0c      	ldr	r3, [pc, #48]	; (80081e8 <__multadd+0x80>)
 80081b6:	480d      	ldr	r0, [pc, #52]	; (80081ec <__multadd+0x84>)
 80081b8:	f000 fd8c 	bl	8008cd4 <__assert_func>
 80081bc:	0021      	movs	r1, r4
 80081be:	6923      	ldr	r3, [r4, #16]
 80081c0:	310c      	adds	r1, #12
 80081c2:	1c9a      	adds	r2, r3, #2
 80081c4:	0092      	lsls	r2, r2, #2
 80081c6:	300c      	adds	r0, #12
 80081c8:	f7ff ff5d 	bl	8008086 <memcpy>
 80081cc:	0021      	movs	r1, r4
 80081ce:	9801      	ldr	r0, [sp, #4]
 80081d0:	f7ff ffa6 	bl	8008120 <_Bfree>
 80081d4:	0034      	movs	r4, r6
 80081d6:	1d3b      	adds	r3, r7, #4
 80081d8:	009b      	lsls	r3, r3, #2
 80081da:	18e3      	adds	r3, r4, r3
 80081dc:	605d      	str	r5, [r3, #4]
 80081de:	1c7b      	adds	r3, r7, #1
 80081e0:	6123      	str	r3, [r4, #16]
 80081e2:	0020      	movs	r0, r4
 80081e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80081e6:	46c0      	nop			; (mov r8, r8)
 80081e8:	08009c9f 	.word	0x08009c9f
 80081ec:	08009cb0 	.word	0x08009cb0

080081f0 <__hi0bits>:
 80081f0:	0003      	movs	r3, r0
 80081f2:	0c02      	lsrs	r2, r0, #16
 80081f4:	2000      	movs	r0, #0
 80081f6:	4282      	cmp	r2, r0
 80081f8:	d101      	bne.n	80081fe <__hi0bits+0xe>
 80081fa:	041b      	lsls	r3, r3, #16
 80081fc:	3010      	adds	r0, #16
 80081fe:	0e1a      	lsrs	r2, r3, #24
 8008200:	d101      	bne.n	8008206 <__hi0bits+0x16>
 8008202:	3008      	adds	r0, #8
 8008204:	021b      	lsls	r3, r3, #8
 8008206:	0f1a      	lsrs	r2, r3, #28
 8008208:	d101      	bne.n	800820e <__hi0bits+0x1e>
 800820a:	3004      	adds	r0, #4
 800820c:	011b      	lsls	r3, r3, #4
 800820e:	0f9a      	lsrs	r2, r3, #30
 8008210:	d101      	bne.n	8008216 <__hi0bits+0x26>
 8008212:	3002      	adds	r0, #2
 8008214:	009b      	lsls	r3, r3, #2
 8008216:	2b00      	cmp	r3, #0
 8008218:	db03      	blt.n	8008222 <__hi0bits+0x32>
 800821a:	3001      	adds	r0, #1
 800821c:	005b      	lsls	r3, r3, #1
 800821e:	d400      	bmi.n	8008222 <__hi0bits+0x32>
 8008220:	2020      	movs	r0, #32
 8008222:	4770      	bx	lr

08008224 <__lo0bits>:
 8008224:	6803      	ldr	r3, [r0, #0]
 8008226:	0002      	movs	r2, r0
 8008228:	2107      	movs	r1, #7
 800822a:	0018      	movs	r0, r3
 800822c:	4008      	ands	r0, r1
 800822e:	420b      	tst	r3, r1
 8008230:	d00d      	beq.n	800824e <__lo0bits+0x2a>
 8008232:	3906      	subs	r1, #6
 8008234:	2000      	movs	r0, #0
 8008236:	420b      	tst	r3, r1
 8008238:	d105      	bne.n	8008246 <__lo0bits+0x22>
 800823a:	3002      	adds	r0, #2
 800823c:	4203      	tst	r3, r0
 800823e:	d003      	beq.n	8008248 <__lo0bits+0x24>
 8008240:	40cb      	lsrs	r3, r1
 8008242:	0008      	movs	r0, r1
 8008244:	6013      	str	r3, [r2, #0]
 8008246:	4770      	bx	lr
 8008248:	089b      	lsrs	r3, r3, #2
 800824a:	6013      	str	r3, [r2, #0]
 800824c:	e7fb      	b.n	8008246 <__lo0bits+0x22>
 800824e:	b299      	uxth	r1, r3
 8008250:	2900      	cmp	r1, #0
 8008252:	d101      	bne.n	8008258 <__lo0bits+0x34>
 8008254:	2010      	movs	r0, #16
 8008256:	0c1b      	lsrs	r3, r3, #16
 8008258:	b2d9      	uxtb	r1, r3
 800825a:	2900      	cmp	r1, #0
 800825c:	d101      	bne.n	8008262 <__lo0bits+0x3e>
 800825e:	3008      	adds	r0, #8
 8008260:	0a1b      	lsrs	r3, r3, #8
 8008262:	0719      	lsls	r1, r3, #28
 8008264:	d101      	bne.n	800826a <__lo0bits+0x46>
 8008266:	3004      	adds	r0, #4
 8008268:	091b      	lsrs	r3, r3, #4
 800826a:	0799      	lsls	r1, r3, #30
 800826c:	d101      	bne.n	8008272 <__lo0bits+0x4e>
 800826e:	3002      	adds	r0, #2
 8008270:	089b      	lsrs	r3, r3, #2
 8008272:	07d9      	lsls	r1, r3, #31
 8008274:	d4e9      	bmi.n	800824a <__lo0bits+0x26>
 8008276:	3001      	adds	r0, #1
 8008278:	085b      	lsrs	r3, r3, #1
 800827a:	d1e6      	bne.n	800824a <__lo0bits+0x26>
 800827c:	2020      	movs	r0, #32
 800827e:	e7e2      	b.n	8008246 <__lo0bits+0x22>

08008280 <__i2b>:
 8008280:	b510      	push	{r4, lr}
 8008282:	000c      	movs	r4, r1
 8008284:	2101      	movs	r1, #1
 8008286:	f7ff ff07 	bl	8008098 <_Balloc>
 800828a:	2800      	cmp	r0, #0
 800828c:	d106      	bne.n	800829c <__i2b+0x1c>
 800828e:	21a0      	movs	r1, #160	; 0xa0
 8008290:	0002      	movs	r2, r0
 8008292:	4b04      	ldr	r3, [pc, #16]	; (80082a4 <__i2b+0x24>)
 8008294:	4804      	ldr	r0, [pc, #16]	; (80082a8 <__i2b+0x28>)
 8008296:	0049      	lsls	r1, r1, #1
 8008298:	f000 fd1c 	bl	8008cd4 <__assert_func>
 800829c:	2301      	movs	r3, #1
 800829e:	6144      	str	r4, [r0, #20]
 80082a0:	6103      	str	r3, [r0, #16]
 80082a2:	bd10      	pop	{r4, pc}
 80082a4:	08009c9f 	.word	0x08009c9f
 80082a8:	08009cb0 	.word	0x08009cb0

080082ac <__multiply>:
 80082ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082ae:	690b      	ldr	r3, [r1, #16]
 80082b0:	0014      	movs	r4, r2
 80082b2:	6912      	ldr	r2, [r2, #16]
 80082b4:	000d      	movs	r5, r1
 80082b6:	b089      	sub	sp, #36	; 0x24
 80082b8:	4293      	cmp	r3, r2
 80082ba:	da01      	bge.n	80082c0 <__multiply+0x14>
 80082bc:	0025      	movs	r5, r4
 80082be:	000c      	movs	r4, r1
 80082c0:	692f      	ldr	r7, [r5, #16]
 80082c2:	6926      	ldr	r6, [r4, #16]
 80082c4:	6869      	ldr	r1, [r5, #4]
 80082c6:	19bb      	adds	r3, r7, r6
 80082c8:	9302      	str	r3, [sp, #8]
 80082ca:	68ab      	ldr	r3, [r5, #8]
 80082cc:	19ba      	adds	r2, r7, r6
 80082ce:	4293      	cmp	r3, r2
 80082d0:	da00      	bge.n	80082d4 <__multiply+0x28>
 80082d2:	3101      	adds	r1, #1
 80082d4:	f7ff fee0 	bl	8008098 <_Balloc>
 80082d8:	9001      	str	r0, [sp, #4]
 80082da:	2800      	cmp	r0, #0
 80082dc:	d106      	bne.n	80082ec <__multiply+0x40>
 80082de:	215e      	movs	r1, #94	; 0x5e
 80082e0:	0002      	movs	r2, r0
 80082e2:	4b48      	ldr	r3, [pc, #288]	; (8008404 <__multiply+0x158>)
 80082e4:	4848      	ldr	r0, [pc, #288]	; (8008408 <__multiply+0x15c>)
 80082e6:	31ff      	adds	r1, #255	; 0xff
 80082e8:	f000 fcf4 	bl	8008cd4 <__assert_func>
 80082ec:	9b01      	ldr	r3, [sp, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	3314      	adds	r3, #20
 80082f2:	469c      	mov	ip, r3
 80082f4:	19bb      	adds	r3, r7, r6
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	4463      	add	r3, ip
 80082fa:	9303      	str	r3, [sp, #12]
 80082fc:	4663      	mov	r3, ip
 80082fe:	9903      	ldr	r1, [sp, #12]
 8008300:	428b      	cmp	r3, r1
 8008302:	d32c      	bcc.n	800835e <__multiply+0xb2>
 8008304:	002b      	movs	r3, r5
 8008306:	0022      	movs	r2, r4
 8008308:	3314      	adds	r3, #20
 800830a:	00bf      	lsls	r7, r7, #2
 800830c:	3214      	adds	r2, #20
 800830e:	9306      	str	r3, [sp, #24]
 8008310:	00b6      	lsls	r6, r6, #2
 8008312:	19db      	adds	r3, r3, r7
 8008314:	9304      	str	r3, [sp, #16]
 8008316:	1993      	adds	r3, r2, r6
 8008318:	9307      	str	r3, [sp, #28]
 800831a:	2304      	movs	r3, #4
 800831c:	9305      	str	r3, [sp, #20]
 800831e:	002b      	movs	r3, r5
 8008320:	9904      	ldr	r1, [sp, #16]
 8008322:	3315      	adds	r3, #21
 8008324:	9200      	str	r2, [sp, #0]
 8008326:	4299      	cmp	r1, r3
 8008328:	d305      	bcc.n	8008336 <__multiply+0x8a>
 800832a:	1b4b      	subs	r3, r1, r5
 800832c:	3b15      	subs	r3, #21
 800832e:	089b      	lsrs	r3, r3, #2
 8008330:	3301      	adds	r3, #1
 8008332:	009b      	lsls	r3, r3, #2
 8008334:	9305      	str	r3, [sp, #20]
 8008336:	9b07      	ldr	r3, [sp, #28]
 8008338:	9a00      	ldr	r2, [sp, #0]
 800833a:	429a      	cmp	r2, r3
 800833c:	d311      	bcc.n	8008362 <__multiply+0xb6>
 800833e:	9b02      	ldr	r3, [sp, #8]
 8008340:	2b00      	cmp	r3, #0
 8008342:	dd06      	ble.n	8008352 <__multiply+0xa6>
 8008344:	9b03      	ldr	r3, [sp, #12]
 8008346:	3b04      	subs	r3, #4
 8008348:	9303      	str	r3, [sp, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	9300      	str	r3, [sp, #0]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d053      	beq.n	80083fa <__multiply+0x14e>
 8008352:	9b01      	ldr	r3, [sp, #4]
 8008354:	9a02      	ldr	r2, [sp, #8]
 8008356:	0018      	movs	r0, r3
 8008358:	611a      	str	r2, [r3, #16]
 800835a:	b009      	add	sp, #36	; 0x24
 800835c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800835e:	c304      	stmia	r3!, {r2}
 8008360:	e7cd      	b.n	80082fe <__multiply+0x52>
 8008362:	9b00      	ldr	r3, [sp, #0]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	b298      	uxth	r0, r3
 8008368:	2800      	cmp	r0, #0
 800836a:	d01b      	beq.n	80083a4 <__multiply+0xf8>
 800836c:	4667      	mov	r7, ip
 800836e:	2400      	movs	r4, #0
 8008370:	9e06      	ldr	r6, [sp, #24]
 8008372:	ce02      	ldmia	r6!, {r1}
 8008374:	683a      	ldr	r2, [r7, #0]
 8008376:	b28b      	uxth	r3, r1
 8008378:	4343      	muls	r3, r0
 800837a:	b292      	uxth	r2, r2
 800837c:	189b      	adds	r3, r3, r2
 800837e:	191b      	adds	r3, r3, r4
 8008380:	0c0c      	lsrs	r4, r1, #16
 8008382:	4344      	muls	r4, r0
 8008384:	683a      	ldr	r2, [r7, #0]
 8008386:	0c11      	lsrs	r1, r2, #16
 8008388:	1861      	adds	r1, r4, r1
 800838a:	0c1c      	lsrs	r4, r3, #16
 800838c:	1909      	adds	r1, r1, r4
 800838e:	0c0c      	lsrs	r4, r1, #16
 8008390:	b29b      	uxth	r3, r3
 8008392:	0409      	lsls	r1, r1, #16
 8008394:	430b      	orrs	r3, r1
 8008396:	c708      	stmia	r7!, {r3}
 8008398:	9b04      	ldr	r3, [sp, #16]
 800839a:	42b3      	cmp	r3, r6
 800839c:	d8e9      	bhi.n	8008372 <__multiply+0xc6>
 800839e:	4663      	mov	r3, ip
 80083a0:	9a05      	ldr	r2, [sp, #20]
 80083a2:	509c      	str	r4, [r3, r2]
 80083a4:	9b00      	ldr	r3, [sp, #0]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	0c1e      	lsrs	r6, r3, #16
 80083aa:	d020      	beq.n	80083ee <__multiply+0x142>
 80083ac:	4663      	mov	r3, ip
 80083ae:	002c      	movs	r4, r5
 80083b0:	4660      	mov	r0, ip
 80083b2:	2700      	movs	r7, #0
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	3414      	adds	r4, #20
 80083b8:	6822      	ldr	r2, [r4, #0]
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	b291      	uxth	r1, r2
 80083be:	4371      	muls	r1, r6
 80083c0:	6802      	ldr	r2, [r0, #0]
 80083c2:	0c12      	lsrs	r2, r2, #16
 80083c4:	1889      	adds	r1, r1, r2
 80083c6:	19cf      	adds	r7, r1, r7
 80083c8:	0439      	lsls	r1, r7, #16
 80083ca:	430b      	orrs	r3, r1
 80083cc:	6003      	str	r3, [r0, #0]
 80083ce:	cc02      	ldmia	r4!, {r1}
 80083d0:	6843      	ldr	r3, [r0, #4]
 80083d2:	0c09      	lsrs	r1, r1, #16
 80083d4:	4371      	muls	r1, r6
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	0c3f      	lsrs	r7, r7, #16
 80083da:	18cb      	adds	r3, r1, r3
 80083dc:	9a04      	ldr	r2, [sp, #16]
 80083de:	19db      	adds	r3, r3, r7
 80083e0:	0c1f      	lsrs	r7, r3, #16
 80083e2:	3004      	adds	r0, #4
 80083e4:	42a2      	cmp	r2, r4
 80083e6:	d8e7      	bhi.n	80083b8 <__multiply+0x10c>
 80083e8:	4662      	mov	r2, ip
 80083ea:	9905      	ldr	r1, [sp, #20]
 80083ec:	5053      	str	r3, [r2, r1]
 80083ee:	9b00      	ldr	r3, [sp, #0]
 80083f0:	3304      	adds	r3, #4
 80083f2:	9300      	str	r3, [sp, #0]
 80083f4:	2304      	movs	r3, #4
 80083f6:	449c      	add	ip, r3
 80083f8:	e79d      	b.n	8008336 <__multiply+0x8a>
 80083fa:	9b02      	ldr	r3, [sp, #8]
 80083fc:	3b01      	subs	r3, #1
 80083fe:	9302      	str	r3, [sp, #8]
 8008400:	e79d      	b.n	800833e <__multiply+0x92>
 8008402:	46c0      	nop			; (mov r8, r8)
 8008404:	08009c9f 	.word	0x08009c9f
 8008408:	08009cb0 	.word	0x08009cb0

0800840c <__pow5mult>:
 800840c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800840e:	2303      	movs	r3, #3
 8008410:	0015      	movs	r5, r2
 8008412:	0007      	movs	r7, r0
 8008414:	000e      	movs	r6, r1
 8008416:	401a      	ands	r2, r3
 8008418:	421d      	tst	r5, r3
 800841a:	d008      	beq.n	800842e <__pow5mult+0x22>
 800841c:	4925      	ldr	r1, [pc, #148]	; (80084b4 <__pow5mult+0xa8>)
 800841e:	3a01      	subs	r2, #1
 8008420:	0092      	lsls	r2, r2, #2
 8008422:	5852      	ldr	r2, [r2, r1]
 8008424:	2300      	movs	r3, #0
 8008426:	0031      	movs	r1, r6
 8008428:	f7ff fe9e 	bl	8008168 <__multadd>
 800842c:	0006      	movs	r6, r0
 800842e:	10ad      	asrs	r5, r5, #2
 8008430:	d03d      	beq.n	80084ae <__pow5mult+0xa2>
 8008432:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8008434:	2c00      	cmp	r4, #0
 8008436:	d10f      	bne.n	8008458 <__pow5mult+0x4c>
 8008438:	2010      	movs	r0, #16
 800843a:	f7ff fe0f 	bl	800805c <malloc>
 800843e:	1e02      	subs	r2, r0, #0
 8008440:	6278      	str	r0, [r7, #36]	; 0x24
 8008442:	d105      	bne.n	8008450 <__pow5mult+0x44>
 8008444:	21d7      	movs	r1, #215	; 0xd7
 8008446:	4b1c      	ldr	r3, [pc, #112]	; (80084b8 <__pow5mult+0xac>)
 8008448:	481c      	ldr	r0, [pc, #112]	; (80084bc <__pow5mult+0xb0>)
 800844a:	0049      	lsls	r1, r1, #1
 800844c:	f000 fc42 	bl	8008cd4 <__assert_func>
 8008450:	6044      	str	r4, [r0, #4]
 8008452:	6084      	str	r4, [r0, #8]
 8008454:	6004      	str	r4, [r0, #0]
 8008456:	60c4      	str	r4, [r0, #12]
 8008458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800845a:	689c      	ldr	r4, [r3, #8]
 800845c:	9301      	str	r3, [sp, #4]
 800845e:	2c00      	cmp	r4, #0
 8008460:	d108      	bne.n	8008474 <__pow5mult+0x68>
 8008462:	0038      	movs	r0, r7
 8008464:	4916      	ldr	r1, [pc, #88]	; (80084c0 <__pow5mult+0xb4>)
 8008466:	f7ff ff0b 	bl	8008280 <__i2b>
 800846a:	9b01      	ldr	r3, [sp, #4]
 800846c:	0004      	movs	r4, r0
 800846e:	6098      	str	r0, [r3, #8]
 8008470:	2300      	movs	r3, #0
 8008472:	6003      	str	r3, [r0, #0]
 8008474:	2301      	movs	r3, #1
 8008476:	421d      	tst	r5, r3
 8008478:	d00a      	beq.n	8008490 <__pow5mult+0x84>
 800847a:	0031      	movs	r1, r6
 800847c:	0022      	movs	r2, r4
 800847e:	0038      	movs	r0, r7
 8008480:	f7ff ff14 	bl	80082ac <__multiply>
 8008484:	0031      	movs	r1, r6
 8008486:	9001      	str	r0, [sp, #4]
 8008488:	0038      	movs	r0, r7
 800848a:	f7ff fe49 	bl	8008120 <_Bfree>
 800848e:	9e01      	ldr	r6, [sp, #4]
 8008490:	106d      	asrs	r5, r5, #1
 8008492:	d00c      	beq.n	80084ae <__pow5mult+0xa2>
 8008494:	6820      	ldr	r0, [r4, #0]
 8008496:	2800      	cmp	r0, #0
 8008498:	d107      	bne.n	80084aa <__pow5mult+0x9e>
 800849a:	0022      	movs	r2, r4
 800849c:	0021      	movs	r1, r4
 800849e:	0038      	movs	r0, r7
 80084a0:	f7ff ff04 	bl	80082ac <__multiply>
 80084a4:	2300      	movs	r3, #0
 80084a6:	6020      	str	r0, [r4, #0]
 80084a8:	6003      	str	r3, [r0, #0]
 80084aa:	0004      	movs	r4, r0
 80084ac:	e7e2      	b.n	8008474 <__pow5mult+0x68>
 80084ae:	0030      	movs	r0, r6
 80084b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80084b2:	46c0      	nop			; (mov r8, r8)
 80084b4:	08009e00 	.word	0x08009e00
 80084b8:	08009c2d 	.word	0x08009c2d
 80084bc:	08009cb0 	.word	0x08009cb0
 80084c0:	00000271 	.word	0x00000271

080084c4 <__lshift>:
 80084c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084c6:	000c      	movs	r4, r1
 80084c8:	0017      	movs	r7, r2
 80084ca:	6923      	ldr	r3, [r4, #16]
 80084cc:	1155      	asrs	r5, r2, #5
 80084ce:	b087      	sub	sp, #28
 80084d0:	18eb      	adds	r3, r5, r3
 80084d2:	9302      	str	r3, [sp, #8]
 80084d4:	3301      	adds	r3, #1
 80084d6:	9301      	str	r3, [sp, #4]
 80084d8:	6849      	ldr	r1, [r1, #4]
 80084da:	68a3      	ldr	r3, [r4, #8]
 80084dc:	9004      	str	r0, [sp, #16]
 80084de:	9a01      	ldr	r2, [sp, #4]
 80084e0:	4293      	cmp	r3, r2
 80084e2:	db10      	blt.n	8008506 <__lshift+0x42>
 80084e4:	9804      	ldr	r0, [sp, #16]
 80084e6:	f7ff fdd7 	bl	8008098 <_Balloc>
 80084ea:	2300      	movs	r3, #0
 80084ec:	0002      	movs	r2, r0
 80084ee:	0006      	movs	r6, r0
 80084f0:	0019      	movs	r1, r3
 80084f2:	3214      	adds	r2, #20
 80084f4:	4298      	cmp	r0, r3
 80084f6:	d10c      	bne.n	8008512 <__lshift+0x4e>
 80084f8:	21da      	movs	r1, #218	; 0xda
 80084fa:	0002      	movs	r2, r0
 80084fc:	4b26      	ldr	r3, [pc, #152]	; (8008598 <__lshift+0xd4>)
 80084fe:	4827      	ldr	r0, [pc, #156]	; (800859c <__lshift+0xd8>)
 8008500:	31ff      	adds	r1, #255	; 0xff
 8008502:	f000 fbe7 	bl	8008cd4 <__assert_func>
 8008506:	3101      	adds	r1, #1
 8008508:	005b      	lsls	r3, r3, #1
 800850a:	e7e8      	b.n	80084de <__lshift+0x1a>
 800850c:	0098      	lsls	r0, r3, #2
 800850e:	5011      	str	r1, [r2, r0]
 8008510:	3301      	adds	r3, #1
 8008512:	42ab      	cmp	r3, r5
 8008514:	dbfa      	blt.n	800850c <__lshift+0x48>
 8008516:	43eb      	mvns	r3, r5
 8008518:	17db      	asrs	r3, r3, #31
 800851a:	401d      	ands	r5, r3
 800851c:	211f      	movs	r1, #31
 800851e:	0023      	movs	r3, r4
 8008520:	0038      	movs	r0, r7
 8008522:	00ad      	lsls	r5, r5, #2
 8008524:	1955      	adds	r5, r2, r5
 8008526:	6922      	ldr	r2, [r4, #16]
 8008528:	3314      	adds	r3, #20
 800852a:	0092      	lsls	r2, r2, #2
 800852c:	4008      	ands	r0, r1
 800852e:	4684      	mov	ip, r0
 8008530:	189a      	adds	r2, r3, r2
 8008532:	420f      	tst	r7, r1
 8008534:	d02a      	beq.n	800858c <__lshift+0xc8>
 8008536:	3101      	adds	r1, #1
 8008538:	1a09      	subs	r1, r1, r0
 800853a:	9105      	str	r1, [sp, #20]
 800853c:	2100      	movs	r1, #0
 800853e:	9503      	str	r5, [sp, #12]
 8008540:	4667      	mov	r7, ip
 8008542:	6818      	ldr	r0, [r3, #0]
 8008544:	40b8      	lsls	r0, r7
 8008546:	4301      	orrs	r1, r0
 8008548:	9803      	ldr	r0, [sp, #12]
 800854a:	c002      	stmia	r0!, {r1}
 800854c:	cb02      	ldmia	r3!, {r1}
 800854e:	9003      	str	r0, [sp, #12]
 8008550:	9805      	ldr	r0, [sp, #20]
 8008552:	40c1      	lsrs	r1, r0
 8008554:	429a      	cmp	r2, r3
 8008556:	d8f3      	bhi.n	8008540 <__lshift+0x7c>
 8008558:	0020      	movs	r0, r4
 800855a:	3015      	adds	r0, #21
 800855c:	2304      	movs	r3, #4
 800855e:	4282      	cmp	r2, r0
 8008560:	d304      	bcc.n	800856c <__lshift+0xa8>
 8008562:	1b13      	subs	r3, r2, r4
 8008564:	3b15      	subs	r3, #21
 8008566:	089b      	lsrs	r3, r3, #2
 8008568:	3301      	adds	r3, #1
 800856a:	009b      	lsls	r3, r3, #2
 800856c:	50e9      	str	r1, [r5, r3]
 800856e:	2900      	cmp	r1, #0
 8008570:	d002      	beq.n	8008578 <__lshift+0xb4>
 8008572:	9b02      	ldr	r3, [sp, #8]
 8008574:	3302      	adds	r3, #2
 8008576:	9301      	str	r3, [sp, #4]
 8008578:	9b01      	ldr	r3, [sp, #4]
 800857a:	9804      	ldr	r0, [sp, #16]
 800857c:	3b01      	subs	r3, #1
 800857e:	0021      	movs	r1, r4
 8008580:	6133      	str	r3, [r6, #16]
 8008582:	f7ff fdcd 	bl	8008120 <_Bfree>
 8008586:	0030      	movs	r0, r6
 8008588:	b007      	add	sp, #28
 800858a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800858c:	cb02      	ldmia	r3!, {r1}
 800858e:	c502      	stmia	r5!, {r1}
 8008590:	429a      	cmp	r2, r3
 8008592:	d8fb      	bhi.n	800858c <__lshift+0xc8>
 8008594:	e7f0      	b.n	8008578 <__lshift+0xb4>
 8008596:	46c0      	nop			; (mov r8, r8)
 8008598:	08009c9f 	.word	0x08009c9f
 800859c:	08009cb0 	.word	0x08009cb0

080085a0 <__mcmp>:
 80085a0:	6902      	ldr	r2, [r0, #16]
 80085a2:	690b      	ldr	r3, [r1, #16]
 80085a4:	b530      	push	{r4, r5, lr}
 80085a6:	0004      	movs	r4, r0
 80085a8:	1ad0      	subs	r0, r2, r3
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d10d      	bne.n	80085ca <__mcmp+0x2a>
 80085ae:	009b      	lsls	r3, r3, #2
 80085b0:	3414      	adds	r4, #20
 80085b2:	3114      	adds	r1, #20
 80085b4:	18e2      	adds	r2, r4, r3
 80085b6:	18c9      	adds	r1, r1, r3
 80085b8:	3a04      	subs	r2, #4
 80085ba:	3904      	subs	r1, #4
 80085bc:	6815      	ldr	r5, [r2, #0]
 80085be:	680b      	ldr	r3, [r1, #0]
 80085c0:	429d      	cmp	r5, r3
 80085c2:	d003      	beq.n	80085cc <__mcmp+0x2c>
 80085c4:	2001      	movs	r0, #1
 80085c6:	429d      	cmp	r5, r3
 80085c8:	d303      	bcc.n	80085d2 <__mcmp+0x32>
 80085ca:	bd30      	pop	{r4, r5, pc}
 80085cc:	4294      	cmp	r4, r2
 80085ce:	d3f3      	bcc.n	80085b8 <__mcmp+0x18>
 80085d0:	e7fb      	b.n	80085ca <__mcmp+0x2a>
 80085d2:	4240      	negs	r0, r0
 80085d4:	e7f9      	b.n	80085ca <__mcmp+0x2a>
	...

080085d8 <__mdiff>:
 80085d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085da:	000e      	movs	r6, r1
 80085dc:	0007      	movs	r7, r0
 80085de:	0011      	movs	r1, r2
 80085e0:	0030      	movs	r0, r6
 80085e2:	b087      	sub	sp, #28
 80085e4:	0014      	movs	r4, r2
 80085e6:	f7ff ffdb 	bl	80085a0 <__mcmp>
 80085ea:	1e05      	subs	r5, r0, #0
 80085ec:	d110      	bne.n	8008610 <__mdiff+0x38>
 80085ee:	0001      	movs	r1, r0
 80085f0:	0038      	movs	r0, r7
 80085f2:	f7ff fd51 	bl	8008098 <_Balloc>
 80085f6:	1e02      	subs	r2, r0, #0
 80085f8:	d104      	bne.n	8008604 <__mdiff+0x2c>
 80085fa:	4b40      	ldr	r3, [pc, #256]	; (80086fc <__mdiff+0x124>)
 80085fc:	4940      	ldr	r1, [pc, #256]	; (8008700 <__mdiff+0x128>)
 80085fe:	4841      	ldr	r0, [pc, #260]	; (8008704 <__mdiff+0x12c>)
 8008600:	f000 fb68 	bl	8008cd4 <__assert_func>
 8008604:	2301      	movs	r3, #1
 8008606:	6145      	str	r5, [r0, #20]
 8008608:	6103      	str	r3, [r0, #16]
 800860a:	0010      	movs	r0, r2
 800860c:	b007      	add	sp, #28
 800860e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008610:	2301      	movs	r3, #1
 8008612:	9301      	str	r3, [sp, #4]
 8008614:	2800      	cmp	r0, #0
 8008616:	db04      	blt.n	8008622 <__mdiff+0x4a>
 8008618:	0023      	movs	r3, r4
 800861a:	0034      	movs	r4, r6
 800861c:	001e      	movs	r6, r3
 800861e:	2300      	movs	r3, #0
 8008620:	9301      	str	r3, [sp, #4]
 8008622:	0038      	movs	r0, r7
 8008624:	6861      	ldr	r1, [r4, #4]
 8008626:	f7ff fd37 	bl	8008098 <_Balloc>
 800862a:	1e02      	subs	r2, r0, #0
 800862c:	d103      	bne.n	8008636 <__mdiff+0x5e>
 800862e:	2190      	movs	r1, #144	; 0x90
 8008630:	4b32      	ldr	r3, [pc, #200]	; (80086fc <__mdiff+0x124>)
 8008632:	0089      	lsls	r1, r1, #2
 8008634:	e7e3      	b.n	80085fe <__mdiff+0x26>
 8008636:	9b01      	ldr	r3, [sp, #4]
 8008638:	2700      	movs	r7, #0
 800863a:	60c3      	str	r3, [r0, #12]
 800863c:	6920      	ldr	r0, [r4, #16]
 800863e:	3414      	adds	r4, #20
 8008640:	9401      	str	r4, [sp, #4]
 8008642:	9b01      	ldr	r3, [sp, #4]
 8008644:	0084      	lsls	r4, r0, #2
 8008646:	191b      	adds	r3, r3, r4
 8008648:	0034      	movs	r4, r6
 800864a:	9302      	str	r3, [sp, #8]
 800864c:	6933      	ldr	r3, [r6, #16]
 800864e:	3414      	adds	r4, #20
 8008650:	0099      	lsls	r1, r3, #2
 8008652:	1863      	adds	r3, r4, r1
 8008654:	9303      	str	r3, [sp, #12]
 8008656:	0013      	movs	r3, r2
 8008658:	3314      	adds	r3, #20
 800865a:	469c      	mov	ip, r3
 800865c:	9305      	str	r3, [sp, #20]
 800865e:	9b01      	ldr	r3, [sp, #4]
 8008660:	9304      	str	r3, [sp, #16]
 8008662:	9b04      	ldr	r3, [sp, #16]
 8008664:	cc02      	ldmia	r4!, {r1}
 8008666:	cb20      	ldmia	r3!, {r5}
 8008668:	9304      	str	r3, [sp, #16]
 800866a:	b2ab      	uxth	r3, r5
 800866c:	19df      	adds	r7, r3, r7
 800866e:	b28b      	uxth	r3, r1
 8008670:	1afb      	subs	r3, r7, r3
 8008672:	0c09      	lsrs	r1, r1, #16
 8008674:	0c2d      	lsrs	r5, r5, #16
 8008676:	1a6d      	subs	r5, r5, r1
 8008678:	1419      	asrs	r1, r3, #16
 800867a:	186d      	adds	r5, r5, r1
 800867c:	4661      	mov	r1, ip
 800867e:	142f      	asrs	r7, r5, #16
 8008680:	b29b      	uxth	r3, r3
 8008682:	042d      	lsls	r5, r5, #16
 8008684:	432b      	orrs	r3, r5
 8008686:	c108      	stmia	r1!, {r3}
 8008688:	9b03      	ldr	r3, [sp, #12]
 800868a:	468c      	mov	ip, r1
 800868c:	42a3      	cmp	r3, r4
 800868e:	d8e8      	bhi.n	8008662 <__mdiff+0x8a>
 8008690:	0031      	movs	r1, r6
 8008692:	9c03      	ldr	r4, [sp, #12]
 8008694:	3115      	adds	r1, #21
 8008696:	2304      	movs	r3, #4
 8008698:	428c      	cmp	r4, r1
 800869a:	d304      	bcc.n	80086a6 <__mdiff+0xce>
 800869c:	1ba3      	subs	r3, r4, r6
 800869e:	3b15      	subs	r3, #21
 80086a0:	089b      	lsrs	r3, r3, #2
 80086a2:	3301      	adds	r3, #1
 80086a4:	009b      	lsls	r3, r3, #2
 80086a6:	9901      	ldr	r1, [sp, #4]
 80086a8:	18cc      	adds	r4, r1, r3
 80086aa:	9905      	ldr	r1, [sp, #20]
 80086ac:	0026      	movs	r6, r4
 80086ae:	18cb      	adds	r3, r1, r3
 80086b0:	469c      	mov	ip, r3
 80086b2:	9902      	ldr	r1, [sp, #8]
 80086b4:	428e      	cmp	r6, r1
 80086b6:	d310      	bcc.n	80086da <__mdiff+0x102>
 80086b8:	9e02      	ldr	r6, [sp, #8]
 80086ba:	1ee1      	subs	r1, r4, #3
 80086bc:	2500      	movs	r5, #0
 80086be:	428e      	cmp	r6, r1
 80086c0:	d304      	bcc.n	80086cc <__mdiff+0xf4>
 80086c2:	0031      	movs	r1, r6
 80086c4:	3103      	adds	r1, #3
 80086c6:	1b0c      	subs	r4, r1, r4
 80086c8:	08a4      	lsrs	r4, r4, #2
 80086ca:	00a5      	lsls	r5, r4, #2
 80086cc:	195b      	adds	r3, r3, r5
 80086ce:	3b04      	subs	r3, #4
 80086d0:	6819      	ldr	r1, [r3, #0]
 80086d2:	2900      	cmp	r1, #0
 80086d4:	d00f      	beq.n	80086f6 <__mdiff+0x11e>
 80086d6:	6110      	str	r0, [r2, #16]
 80086d8:	e797      	b.n	800860a <__mdiff+0x32>
 80086da:	ce02      	ldmia	r6!, {r1}
 80086dc:	b28d      	uxth	r5, r1
 80086de:	19ed      	adds	r5, r5, r7
 80086e0:	0c0f      	lsrs	r7, r1, #16
 80086e2:	1429      	asrs	r1, r5, #16
 80086e4:	1879      	adds	r1, r7, r1
 80086e6:	140f      	asrs	r7, r1, #16
 80086e8:	b2ad      	uxth	r5, r5
 80086ea:	0409      	lsls	r1, r1, #16
 80086ec:	430d      	orrs	r5, r1
 80086ee:	4661      	mov	r1, ip
 80086f0:	c120      	stmia	r1!, {r5}
 80086f2:	468c      	mov	ip, r1
 80086f4:	e7dd      	b.n	80086b2 <__mdiff+0xda>
 80086f6:	3801      	subs	r0, #1
 80086f8:	e7e9      	b.n	80086ce <__mdiff+0xf6>
 80086fa:	46c0      	nop			; (mov r8, r8)
 80086fc:	08009c9f 	.word	0x08009c9f
 8008700:	00000232 	.word	0x00000232
 8008704:	08009cb0 	.word	0x08009cb0

08008708 <__d2b>:
 8008708:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800870a:	2101      	movs	r1, #1
 800870c:	0014      	movs	r4, r2
 800870e:	001e      	movs	r6, r3
 8008710:	9f08      	ldr	r7, [sp, #32]
 8008712:	f7ff fcc1 	bl	8008098 <_Balloc>
 8008716:	1e05      	subs	r5, r0, #0
 8008718:	d105      	bne.n	8008726 <__d2b+0x1e>
 800871a:	0002      	movs	r2, r0
 800871c:	4b26      	ldr	r3, [pc, #152]	; (80087b8 <__d2b+0xb0>)
 800871e:	4927      	ldr	r1, [pc, #156]	; (80087bc <__d2b+0xb4>)
 8008720:	4827      	ldr	r0, [pc, #156]	; (80087c0 <__d2b+0xb8>)
 8008722:	f000 fad7 	bl	8008cd4 <__assert_func>
 8008726:	0333      	lsls	r3, r6, #12
 8008728:	0076      	lsls	r6, r6, #1
 800872a:	0b1b      	lsrs	r3, r3, #12
 800872c:	0d76      	lsrs	r6, r6, #21
 800872e:	d124      	bne.n	800877a <__d2b+0x72>
 8008730:	9301      	str	r3, [sp, #4]
 8008732:	2c00      	cmp	r4, #0
 8008734:	d027      	beq.n	8008786 <__d2b+0x7e>
 8008736:	4668      	mov	r0, sp
 8008738:	9400      	str	r4, [sp, #0]
 800873a:	f7ff fd73 	bl	8008224 <__lo0bits>
 800873e:	9c00      	ldr	r4, [sp, #0]
 8008740:	2800      	cmp	r0, #0
 8008742:	d01e      	beq.n	8008782 <__d2b+0x7a>
 8008744:	9b01      	ldr	r3, [sp, #4]
 8008746:	2120      	movs	r1, #32
 8008748:	001a      	movs	r2, r3
 800874a:	1a09      	subs	r1, r1, r0
 800874c:	408a      	lsls	r2, r1
 800874e:	40c3      	lsrs	r3, r0
 8008750:	4322      	orrs	r2, r4
 8008752:	616a      	str	r2, [r5, #20]
 8008754:	9301      	str	r3, [sp, #4]
 8008756:	9c01      	ldr	r4, [sp, #4]
 8008758:	61ac      	str	r4, [r5, #24]
 800875a:	1e63      	subs	r3, r4, #1
 800875c:	419c      	sbcs	r4, r3
 800875e:	3401      	adds	r4, #1
 8008760:	612c      	str	r4, [r5, #16]
 8008762:	2e00      	cmp	r6, #0
 8008764:	d018      	beq.n	8008798 <__d2b+0x90>
 8008766:	4b17      	ldr	r3, [pc, #92]	; (80087c4 <__d2b+0xbc>)
 8008768:	18f6      	adds	r6, r6, r3
 800876a:	2335      	movs	r3, #53	; 0x35
 800876c:	1836      	adds	r6, r6, r0
 800876e:	1a18      	subs	r0, r3, r0
 8008770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008772:	603e      	str	r6, [r7, #0]
 8008774:	6018      	str	r0, [r3, #0]
 8008776:	0028      	movs	r0, r5
 8008778:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800877a:	2280      	movs	r2, #128	; 0x80
 800877c:	0352      	lsls	r2, r2, #13
 800877e:	4313      	orrs	r3, r2
 8008780:	e7d6      	b.n	8008730 <__d2b+0x28>
 8008782:	616c      	str	r4, [r5, #20]
 8008784:	e7e7      	b.n	8008756 <__d2b+0x4e>
 8008786:	a801      	add	r0, sp, #4
 8008788:	f7ff fd4c 	bl	8008224 <__lo0bits>
 800878c:	2401      	movs	r4, #1
 800878e:	9b01      	ldr	r3, [sp, #4]
 8008790:	612c      	str	r4, [r5, #16]
 8008792:	616b      	str	r3, [r5, #20]
 8008794:	3020      	adds	r0, #32
 8008796:	e7e4      	b.n	8008762 <__d2b+0x5a>
 8008798:	4b0b      	ldr	r3, [pc, #44]	; (80087c8 <__d2b+0xc0>)
 800879a:	18c0      	adds	r0, r0, r3
 800879c:	4b0b      	ldr	r3, [pc, #44]	; (80087cc <__d2b+0xc4>)
 800879e:	6038      	str	r0, [r7, #0]
 80087a0:	18e3      	adds	r3, r4, r3
 80087a2:	009b      	lsls	r3, r3, #2
 80087a4:	18eb      	adds	r3, r5, r3
 80087a6:	6958      	ldr	r0, [r3, #20]
 80087a8:	f7ff fd22 	bl	80081f0 <__hi0bits>
 80087ac:	0164      	lsls	r4, r4, #5
 80087ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087b0:	1a24      	subs	r4, r4, r0
 80087b2:	601c      	str	r4, [r3, #0]
 80087b4:	e7df      	b.n	8008776 <__d2b+0x6e>
 80087b6:	46c0      	nop			; (mov r8, r8)
 80087b8:	08009c9f 	.word	0x08009c9f
 80087bc:	0000030a 	.word	0x0000030a
 80087c0:	08009cb0 	.word	0x08009cb0
 80087c4:	fffffbcd 	.word	0xfffffbcd
 80087c8:	fffffbce 	.word	0xfffffbce
 80087cc:	3fffffff 	.word	0x3fffffff

080087d0 <_calloc_r>:
 80087d0:	b570      	push	{r4, r5, r6, lr}
 80087d2:	0c13      	lsrs	r3, r2, #16
 80087d4:	0c0d      	lsrs	r5, r1, #16
 80087d6:	d11e      	bne.n	8008816 <_calloc_r+0x46>
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d10c      	bne.n	80087f6 <_calloc_r+0x26>
 80087dc:	b289      	uxth	r1, r1
 80087de:	b294      	uxth	r4, r2
 80087e0:	434c      	muls	r4, r1
 80087e2:	0021      	movs	r1, r4
 80087e4:	f000 f88c 	bl	8008900 <_malloc_r>
 80087e8:	1e05      	subs	r5, r0, #0
 80087ea:	d01b      	beq.n	8008824 <_calloc_r+0x54>
 80087ec:	0022      	movs	r2, r4
 80087ee:	2100      	movs	r1, #0
 80087f0:	f7fe f8f4 	bl	80069dc <memset>
 80087f4:	e016      	b.n	8008824 <_calloc_r+0x54>
 80087f6:	1c1d      	adds	r5, r3, #0
 80087f8:	1c0b      	adds	r3, r1, #0
 80087fa:	b292      	uxth	r2, r2
 80087fc:	b289      	uxth	r1, r1
 80087fe:	b29c      	uxth	r4, r3
 8008800:	4351      	muls	r1, r2
 8008802:	b2ab      	uxth	r3, r5
 8008804:	4363      	muls	r3, r4
 8008806:	0c0c      	lsrs	r4, r1, #16
 8008808:	191c      	adds	r4, r3, r4
 800880a:	0c22      	lsrs	r2, r4, #16
 800880c:	d107      	bne.n	800881e <_calloc_r+0x4e>
 800880e:	0424      	lsls	r4, r4, #16
 8008810:	b289      	uxth	r1, r1
 8008812:	430c      	orrs	r4, r1
 8008814:	e7e5      	b.n	80087e2 <_calloc_r+0x12>
 8008816:	2b00      	cmp	r3, #0
 8008818:	d101      	bne.n	800881e <_calloc_r+0x4e>
 800881a:	1c13      	adds	r3, r2, #0
 800881c:	e7ed      	b.n	80087fa <_calloc_r+0x2a>
 800881e:	230c      	movs	r3, #12
 8008820:	2500      	movs	r5, #0
 8008822:	6003      	str	r3, [r0, #0]
 8008824:	0028      	movs	r0, r5
 8008826:	bd70      	pop	{r4, r5, r6, pc}

08008828 <_free_r>:
 8008828:	b570      	push	{r4, r5, r6, lr}
 800882a:	0005      	movs	r5, r0
 800882c:	2900      	cmp	r1, #0
 800882e:	d010      	beq.n	8008852 <_free_r+0x2a>
 8008830:	1f0c      	subs	r4, r1, #4
 8008832:	6823      	ldr	r3, [r4, #0]
 8008834:	2b00      	cmp	r3, #0
 8008836:	da00      	bge.n	800883a <_free_r+0x12>
 8008838:	18e4      	adds	r4, r4, r3
 800883a:	0028      	movs	r0, r5
 800883c:	f000 fa9e 	bl	8008d7c <__malloc_lock>
 8008840:	4a1d      	ldr	r2, [pc, #116]	; (80088b8 <_free_r+0x90>)
 8008842:	6813      	ldr	r3, [r2, #0]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d105      	bne.n	8008854 <_free_r+0x2c>
 8008848:	6063      	str	r3, [r4, #4]
 800884a:	6014      	str	r4, [r2, #0]
 800884c:	0028      	movs	r0, r5
 800884e:	f000 fa9d 	bl	8008d8c <__malloc_unlock>
 8008852:	bd70      	pop	{r4, r5, r6, pc}
 8008854:	42a3      	cmp	r3, r4
 8008856:	d908      	bls.n	800886a <_free_r+0x42>
 8008858:	6821      	ldr	r1, [r4, #0]
 800885a:	1860      	adds	r0, r4, r1
 800885c:	4283      	cmp	r3, r0
 800885e:	d1f3      	bne.n	8008848 <_free_r+0x20>
 8008860:	6818      	ldr	r0, [r3, #0]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	1841      	adds	r1, r0, r1
 8008866:	6021      	str	r1, [r4, #0]
 8008868:	e7ee      	b.n	8008848 <_free_r+0x20>
 800886a:	001a      	movs	r2, r3
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d001      	beq.n	8008876 <_free_r+0x4e>
 8008872:	42a3      	cmp	r3, r4
 8008874:	d9f9      	bls.n	800886a <_free_r+0x42>
 8008876:	6811      	ldr	r1, [r2, #0]
 8008878:	1850      	adds	r0, r2, r1
 800887a:	42a0      	cmp	r0, r4
 800887c:	d10b      	bne.n	8008896 <_free_r+0x6e>
 800887e:	6820      	ldr	r0, [r4, #0]
 8008880:	1809      	adds	r1, r1, r0
 8008882:	1850      	adds	r0, r2, r1
 8008884:	6011      	str	r1, [r2, #0]
 8008886:	4283      	cmp	r3, r0
 8008888:	d1e0      	bne.n	800884c <_free_r+0x24>
 800888a:	6818      	ldr	r0, [r3, #0]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	1841      	adds	r1, r0, r1
 8008890:	6011      	str	r1, [r2, #0]
 8008892:	6053      	str	r3, [r2, #4]
 8008894:	e7da      	b.n	800884c <_free_r+0x24>
 8008896:	42a0      	cmp	r0, r4
 8008898:	d902      	bls.n	80088a0 <_free_r+0x78>
 800889a:	230c      	movs	r3, #12
 800889c:	602b      	str	r3, [r5, #0]
 800889e:	e7d5      	b.n	800884c <_free_r+0x24>
 80088a0:	6821      	ldr	r1, [r4, #0]
 80088a2:	1860      	adds	r0, r4, r1
 80088a4:	4283      	cmp	r3, r0
 80088a6:	d103      	bne.n	80088b0 <_free_r+0x88>
 80088a8:	6818      	ldr	r0, [r3, #0]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	1841      	adds	r1, r0, r1
 80088ae:	6021      	str	r1, [r4, #0]
 80088b0:	6063      	str	r3, [r4, #4]
 80088b2:	6054      	str	r4, [r2, #4]
 80088b4:	e7ca      	b.n	800884c <_free_r+0x24>
 80088b6:	46c0      	nop			; (mov r8, r8)
 80088b8:	20000398 	.word	0x20000398

080088bc <sbrk_aligned>:
 80088bc:	b570      	push	{r4, r5, r6, lr}
 80088be:	4e0f      	ldr	r6, [pc, #60]	; (80088fc <sbrk_aligned+0x40>)
 80088c0:	000d      	movs	r5, r1
 80088c2:	6831      	ldr	r1, [r6, #0]
 80088c4:	0004      	movs	r4, r0
 80088c6:	2900      	cmp	r1, #0
 80088c8:	d102      	bne.n	80088d0 <sbrk_aligned+0x14>
 80088ca:	f000 f9f1 	bl	8008cb0 <_sbrk_r>
 80088ce:	6030      	str	r0, [r6, #0]
 80088d0:	0029      	movs	r1, r5
 80088d2:	0020      	movs	r0, r4
 80088d4:	f000 f9ec 	bl	8008cb0 <_sbrk_r>
 80088d8:	1c43      	adds	r3, r0, #1
 80088da:	d00a      	beq.n	80088f2 <sbrk_aligned+0x36>
 80088dc:	2303      	movs	r3, #3
 80088de:	1cc5      	adds	r5, r0, #3
 80088e0:	439d      	bics	r5, r3
 80088e2:	42a8      	cmp	r0, r5
 80088e4:	d007      	beq.n	80088f6 <sbrk_aligned+0x3a>
 80088e6:	1a29      	subs	r1, r5, r0
 80088e8:	0020      	movs	r0, r4
 80088ea:	f000 f9e1 	bl	8008cb0 <_sbrk_r>
 80088ee:	1c43      	adds	r3, r0, #1
 80088f0:	d101      	bne.n	80088f6 <sbrk_aligned+0x3a>
 80088f2:	2501      	movs	r5, #1
 80088f4:	426d      	negs	r5, r5
 80088f6:	0028      	movs	r0, r5
 80088f8:	bd70      	pop	{r4, r5, r6, pc}
 80088fa:	46c0      	nop			; (mov r8, r8)
 80088fc:	2000039c 	.word	0x2000039c

08008900 <_malloc_r>:
 8008900:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008902:	2203      	movs	r2, #3
 8008904:	1ccb      	adds	r3, r1, #3
 8008906:	4393      	bics	r3, r2
 8008908:	3308      	adds	r3, #8
 800890a:	0006      	movs	r6, r0
 800890c:	001f      	movs	r7, r3
 800890e:	2b0c      	cmp	r3, #12
 8008910:	d232      	bcs.n	8008978 <_malloc_r+0x78>
 8008912:	270c      	movs	r7, #12
 8008914:	42b9      	cmp	r1, r7
 8008916:	d831      	bhi.n	800897c <_malloc_r+0x7c>
 8008918:	0030      	movs	r0, r6
 800891a:	f000 fa2f 	bl	8008d7c <__malloc_lock>
 800891e:	4d32      	ldr	r5, [pc, #200]	; (80089e8 <_malloc_r+0xe8>)
 8008920:	682b      	ldr	r3, [r5, #0]
 8008922:	001c      	movs	r4, r3
 8008924:	2c00      	cmp	r4, #0
 8008926:	d12e      	bne.n	8008986 <_malloc_r+0x86>
 8008928:	0039      	movs	r1, r7
 800892a:	0030      	movs	r0, r6
 800892c:	f7ff ffc6 	bl	80088bc <sbrk_aligned>
 8008930:	0004      	movs	r4, r0
 8008932:	1c43      	adds	r3, r0, #1
 8008934:	d11e      	bne.n	8008974 <_malloc_r+0x74>
 8008936:	682c      	ldr	r4, [r5, #0]
 8008938:	0025      	movs	r5, r4
 800893a:	2d00      	cmp	r5, #0
 800893c:	d14a      	bne.n	80089d4 <_malloc_r+0xd4>
 800893e:	6823      	ldr	r3, [r4, #0]
 8008940:	0029      	movs	r1, r5
 8008942:	18e3      	adds	r3, r4, r3
 8008944:	0030      	movs	r0, r6
 8008946:	9301      	str	r3, [sp, #4]
 8008948:	f000 f9b2 	bl	8008cb0 <_sbrk_r>
 800894c:	9b01      	ldr	r3, [sp, #4]
 800894e:	4283      	cmp	r3, r0
 8008950:	d143      	bne.n	80089da <_malloc_r+0xda>
 8008952:	6823      	ldr	r3, [r4, #0]
 8008954:	3703      	adds	r7, #3
 8008956:	1aff      	subs	r7, r7, r3
 8008958:	2303      	movs	r3, #3
 800895a:	439f      	bics	r7, r3
 800895c:	3708      	adds	r7, #8
 800895e:	2f0c      	cmp	r7, #12
 8008960:	d200      	bcs.n	8008964 <_malloc_r+0x64>
 8008962:	270c      	movs	r7, #12
 8008964:	0039      	movs	r1, r7
 8008966:	0030      	movs	r0, r6
 8008968:	f7ff ffa8 	bl	80088bc <sbrk_aligned>
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	d034      	beq.n	80089da <_malloc_r+0xda>
 8008970:	6823      	ldr	r3, [r4, #0]
 8008972:	19df      	adds	r7, r3, r7
 8008974:	6027      	str	r7, [r4, #0]
 8008976:	e013      	b.n	80089a0 <_malloc_r+0xa0>
 8008978:	2b00      	cmp	r3, #0
 800897a:	dacb      	bge.n	8008914 <_malloc_r+0x14>
 800897c:	230c      	movs	r3, #12
 800897e:	2500      	movs	r5, #0
 8008980:	6033      	str	r3, [r6, #0]
 8008982:	0028      	movs	r0, r5
 8008984:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008986:	6822      	ldr	r2, [r4, #0]
 8008988:	1bd1      	subs	r1, r2, r7
 800898a:	d420      	bmi.n	80089ce <_malloc_r+0xce>
 800898c:	290b      	cmp	r1, #11
 800898e:	d917      	bls.n	80089c0 <_malloc_r+0xc0>
 8008990:	19e2      	adds	r2, r4, r7
 8008992:	6027      	str	r7, [r4, #0]
 8008994:	42a3      	cmp	r3, r4
 8008996:	d111      	bne.n	80089bc <_malloc_r+0xbc>
 8008998:	602a      	str	r2, [r5, #0]
 800899a:	6863      	ldr	r3, [r4, #4]
 800899c:	6011      	str	r1, [r2, #0]
 800899e:	6053      	str	r3, [r2, #4]
 80089a0:	0030      	movs	r0, r6
 80089a2:	0025      	movs	r5, r4
 80089a4:	f000 f9f2 	bl	8008d8c <__malloc_unlock>
 80089a8:	2207      	movs	r2, #7
 80089aa:	350b      	adds	r5, #11
 80089ac:	1d23      	adds	r3, r4, #4
 80089ae:	4395      	bics	r5, r2
 80089b0:	1aea      	subs	r2, r5, r3
 80089b2:	429d      	cmp	r5, r3
 80089b4:	d0e5      	beq.n	8008982 <_malloc_r+0x82>
 80089b6:	1b5b      	subs	r3, r3, r5
 80089b8:	50a3      	str	r3, [r4, r2]
 80089ba:	e7e2      	b.n	8008982 <_malloc_r+0x82>
 80089bc:	605a      	str	r2, [r3, #4]
 80089be:	e7ec      	b.n	800899a <_malloc_r+0x9a>
 80089c0:	6862      	ldr	r2, [r4, #4]
 80089c2:	42a3      	cmp	r3, r4
 80089c4:	d101      	bne.n	80089ca <_malloc_r+0xca>
 80089c6:	602a      	str	r2, [r5, #0]
 80089c8:	e7ea      	b.n	80089a0 <_malloc_r+0xa0>
 80089ca:	605a      	str	r2, [r3, #4]
 80089cc:	e7e8      	b.n	80089a0 <_malloc_r+0xa0>
 80089ce:	0023      	movs	r3, r4
 80089d0:	6864      	ldr	r4, [r4, #4]
 80089d2:	e7a7      	b.n	8008924 <_malloc_r+0x24>
 80089d4:	002c      	movs	r4, r5
 80089d6:	686d      	ldr	r5, [r5, #4]
 80089d8:	e7af      	b.n	800893a <_malloc_r+0x3a>
 80089da:	230c      	movs	r3, #12
 80089dc:	0030      	movs	r0, r6
 80089de:	6033      	str	r3, [r6, #0]
 80089e0:	f000 f9d4 	bl	8008d8c <__malloc_unlock>
 80089e4:	e7cd      	b.n	8008982 <_malloc_r+0x82>
 80089e6:	46c0      	nop			; (mov r8, r8)
 80089e8:	20000398 	.word	0x20000398

080089ec <__ssputs_r>:
 80089ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089ee:	688e      	ldr	r6, [r1, #8]
 80089f0:	b085      	sub	sp, #20
 80089f2:	0007      	movs	r7, r0
 80089f4:	000c      	movs	r4, r1
 80089f6:	9203      	str	r2, [sp, #12]
 80089f8:	9301      	str	r3, [sp, #4]
 80089fa:	429e      	cmp	r6, r3
 80089fc:	d83c      	bhi.n	8008a78 <__ssputs_r+0x8c>
 80089fe:	2390      	movs	r3, #144	; 0x90
 8008a00:	898a      	ldrh	r2, [r1, #12]
 8008a02:	00db      	lsls	r3, r3, #3
 8008a04:	421a      	tst	r2, r3
 8008a06:	d034      	beq.n	8008a72 <__ssputs_r+0x86>
 8008a08:	6909      	ldr	r1, [r1, #16]
 8008a0a:	6823      	ldr	r3, [r4, #0]
 8008a0c:	6960      	ldr	r0, [r4, #20]
 8008a0e:	1a5b      	subs	r3, r3, r1
 8008a10:	9302      	str	r3, [sp, #8]
 8008a12:	2303      	movs	r3, #3
 8008a14:	4343      	muls	r3, r0
 8008a16:	0fdd      	lsrs	r5, r3, #31
 8008a18:	18ed      	adds	r5, r5, r3
 8008a1a:	9b01      	ldr	r3, [sp, #4]
 8008a1c:	9802      	ldr	r0, [sp, #8]
 8008a1e:	3301      	adds	r3, #1
 8008a20:	181b      	adds	r3, r3, r0
 8008a22:	106d      	asrs	r5, r5, #1
 8008a24:	42ab      	cmp	r3, r5
 8008a26:	d900      	bls.n	8008a2a <__ssputs_r+0x3e>
 8008a28:	001d      	movs	r5, r3
 8008a2a:	0553      	lsls	r3, r2, #21
 8008a2c:	d532      	bpl.n	8008a94 <__ssputs_r+0xa8>
 8008a2e:	0029      	movs	r1, r5
 8008a30:	0038      	movs	r0, r7
 8008a32:	f7ff ff65 	bl	8008900 <_malloc_r>
 8008a36:	1e06      	subs	r6, r0, #0
 8008a38:	d109      	bne.n	8008a4e <__ssputs_r+0x62>
 8008a3a:	230c      	movs	r3, #12
 8008a3c:	603b      	str	r3, [r7, #0]
 8008a3e:	2340      	movs	r3, #64	; 0x40
 8008a40:	2001      	movs	r0, #1
 8008a42:	89a2      	ldrh	r2, [r4, #12]
 8008a44:	4240      	negs	r0, r0
 8008a46:	4313      	orrs	r3, r2
 8008a48:	81a3      	strh	r3, [r4, #12]
 8008a4a:	b005      	add	sp, #20
 8008a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a4e:	9a02      	ldr	r2, [sp, #8]
 8008a50:	6921      	ldr	r1, [r4, #16]
 8008a52:	f7ff fb18 	bl	8008086 <memcpy>
 8008a56:	89a3      	ldrh	r3, [r4, #12]
 8008a58:	4a14      	ldr	r2, [pc, #80]	; (8008aac <__ssputs_r+0xc0>)
 8008a5a:	401a      	ands	r2, r3
 8008a5c:	2380      	movs	r3, #128	; 0x80
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	81a3      	strh	r3, [r4, #12]
 8008a62:	9b02      	ldr	r3, [sp, #8]
 8008a64:	6126      	str	r6, [r4, #16]
 8008a66:	18f6      	adds	r6, r6, r3
 8008a68:	6026      	str	r6, [r4, #0]
 8008a6a:	6165      	str	r5, [r4, #20]
 8008a6c:	9e01      	ldr	r6, [sp, #4]
 8008a6e:	1aed      	subs	r5, r5, r3
 8008a70:	60a5      	str	r5, [r4, #8]
 8008a72:	9b01      	ldr	r3, [sp, #4]
 8008a74:	429e      	cmp	r6, r3
 8008a76:	d900      	bls.n	8008a7a <__ssputs_r+0x8e>
 8008a78:	9e01      	ldr	r6, [sp, #4]
 8008a7a:	0032      	movs	r2, r6
 8008a7c:	9903      	ldr	r1, [sp, #12]
 8008a7e:	6820      	ldr	r0, [r4, #0]
 8008a80:	f000 f968 	bl	8008d54 <memmove>
 8008a84:	68a3      	ldr	r3, [r4, #8]
 8008a86:	2000      	movs	r0, #0
 8008a88:	1b9b      	subs	r3, r3, r6
 8008a8a:	60a3      	str	r3, [r4, #8]
 8008a8c:	6823      	ldr	r3, [r4, #0]
 8008a8e:	199e      	adds	r6, r3, r6
 8008a90:	6026      	str	r6, [r4, #0]
 8008a92:	e7da      	b.n	8008a4a <__ssputs_r+0x5e>
 8008a94:	002a      	movs	r2, r5
 8008a96:	0038      	movs	r0, r7
 8008a98:	f000 f980 	bl	8008d9c <_realloc_r>
 8008a9c:	1e06      	subs	r6, r0, #0
 8008a9e:	d1e0      	bne.n	8008a62 <__ssputs_r+0x76>
 8008aa0:	0038      	movs	r0, r7
 8008aa2:	6921      	ldr	r1, [r4, #16]
 8008aa4:	f7ff fec0 	bl	8008828 <_free_r>
 8008aa8:	e7c7      	b.n	8008a3a <__ssputs_r+0x4e>
 8008aaa:	46c0      	nop			; (mov r8, r8)
 8008aac:	fffffb7f 	.word	0xfffffb7f

08008ab0 <_svfiprintf_r>:
 8008ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ab2:	b0a1      	sub	sp, #132	; 0x84
 8008ab4:	9003      	str	r0, [sp, #12]
 8008ab6:	001d      	movs	r5, r3
 8008ab8:	898b      	ldrh	r3, [r1, #12]
 8008aba:	000f      	movs	r7, r1
 8008abc:	0016      	movs	r6, r2
 8008abe:	061b      	lsls	r3, r3, #24
 8008ac0:	d511      	bpl.n	8008ae6 <_svfiprintf_r+0x36>
 8008ac2:	690b      	ldr	r3, [r1, #16]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d10e      	bne.n	8008ae6 <_svfiprintf_r+0x36>
 8008ac8:	2140      	movs	r1, #64	; 0x40
 8008aca:	f7ff ff19 	bl	8008900 <_malloc_r>
 8008ace:	6038      	str	r0, [r7, #0]
 8008ad0:	6138      	str	r0, [r7, #16]
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	d105      	bne.n	8008ae2 <_svfiprintf_r+0x32>
 8008ad6:	230c      	movs	r3, #12
 8008ad8:	9a03      	ldr	r2, [sp, #12]
 8008ada:	3801      	subs	r0, #1
 8008adc:	6013      	str	r3, [r2, #0]
 8008ade:	b021      	add	sp, #132	; 0x84
 8008ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ae2:	2340      	movs	r3, #64	; 0x40
 8008ae4:	617b      	str	r3, [r7, #20]
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	ac08      	add	r4, sp, #32
 8008aea:	6163      	str	r3, [r4, #20]
 8008aec:	3320      	adds	r3, #32
 8008aee:	7663      	strb	r3, [r4, #25]
 8008af0:	3310      	adds	r3, #16
 8008af2:	76a3      	strb	r3, [r4, #26]
 8008af4:	9507      	str	r5, [sp, #28]
 8008af6:	0035      	movs	r5, r6
 8008af8:	782b      	ldrb	r3, [r5, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d001      	beq.n	8008b02 <_svfiprintf_r+0x52>
 8008afe:	2b25      	cmp	r3, #37	; 0x25
 8008b00:	d147      	bne.n	8008b92 <_svfiprintf_r+0xe2>
 8008b02:	1bab      	subs	r3, r5, r6
 8008b04:	9305      	str	r3, [sp, #20]
 8008b06:	42b5      	cmp	r5, r6
 8008b08:	d00c      	beq.n	8008b24 <_svfiprintf_r+0x74>
 8008b0a:	0032      	movs	r2, r6
 8008b0c:	0039      	movs	r1, r7
 8008b0e:	9803      	ldr	r0, [sp, #12]
 8008b10:	f7ff ff6c 	bl	80089ec <__ssputs_r>
 8008b14:	1c43      	adds	r3, r0, #1
 8008b16:	d100      	bne.n	8008b1a <_svfiprintf_r+0x6a>
 8008b18:	e0ae      	b.n	8008c78 <_svfiprintf_r+0x1c8>
 8008b1a:	6962      	ldr	r2, [r4, #20]
 8008b1c:	9b05      	ldr	r3, [sp, #20]
 8008b1e:	4694      	mov	ip, r2
 8008b20:	4463      	add	r3, ip
 8008b22:	6163      	str	r3, [r4, #20]
 8008b24:	782b      	ldrb	r3, [r5, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d100      	bne.n	8008b2c <_svfiprintf_r+0x7c>
 8008b2a:	e0a5      	b.n	8008c78 <_svfiprintf_r+0x1c8>
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	2300      	movs	r3, #0
 8008b30:	4252      	negs	r2, r2
 8008b32:	6062      	str	r2, [r4, #4]
 8008b34:	a904      	add	r1, sp, #16
 8008b36:	3254      	adds	r2, #84	; 0x54
 8008b38:	1852      	adds	r2, r2, r1
 8008b3a:	1c6e      	adds	r6, r5, #1
 8008b3c:	6023      	str	r3, [r4, #0]
 8008b3e:	60e3      	str	r3, [r4, #12]
 8008b40:	60a3      	str	r3, [r4, #8]
 8008b42:	7013      	strb	r3, [r2, #0]
 8008b44:	65a3      	str	r3, [r4, #88]	; 0x58
 8008b46:	2205      	movs	r2, #5
 8008b48:	7831      	ldrb	r1, [r6, #0]
 8008b4a:	4854      	ldr	r0, [pc, #336]	; (8008c9c <_svfiprintf_r+0x1ec>)
 8008b4c:	f7ff fa90 	bl	8008070 <memchr>
 8008b50:	1c75      	adds	r5, r6, #1
 8008b52:	2800      	cmp	r0, #0
 8008b54:	d11f      	bne.n	8008b96 <_svfiprintf_r+0xe6>
 8008b56:	6822      	ldr	r2, [r4, #0]
 8008b58:	06d3      	lsls	r3, r2, #27
 8008b5a:	d504      	bpl.n	8008b66 <_svfiprintf_r+0xb6>
 8008b5c:	2353      	movs	r3, #83	; 0x53
 8008b5e:	a904      	add	r1, sp, #16
 8008b60:	185b      	adds	r3, r3, r1
 8008b62:	2120      	movs	r1, #32
 8008b64:	7019      	strb	r1, [r3, #0]
 8008b66:	0713      	lsls	r3, r2, #28
 8008b68:	d504      	bpl.n	8008b74 <_svfiprintf_r+0xc4>
 8008b6a:	2353      	movs	r3, #83	; 0x53
 8008b6c:	a904      	add	r1, sp, #16
 8008b6e:	185b      	adds	r3, r3, r1
 8008b70:	212b      	movs	r1, #43	; 0x2b
 8008b72:	7019      	strb	r1, [r3, #0]
 8008b74:	7833      	ldrb	r3, [r6, #0]
 8008b76:	2b2a      	cmp	r3, #42	; 0x2a
 8008b78:	d016      	beq.n	8008ba8 <_svfiprintf_r+0xf8>
 8008b7a:	0035      	movs	r5, r6
 8008b7c:	2100      	movs	r1, #0
 8008b7e:	200a      	movs	r0, #10
 8008b80:	68e3      	ldr	r3, [r4, #12]
 8008b82:	782a      	ldrb	r2, [r5, #0]
 8008b84:	1c6e      	adds	r6, r5, #1
 8008b86:	3a30      	subs	r2, #48	; 0x30
 8008b88:	2a09      	cmp	r2, #9
 8008b8a:	d94e      	bls.n	8008c2a <_svfiprintf_r+0x17a>
 8008b8c:	2900      	cmp	r1, #0
 8008b8e:	d111      	bne.n	8008bb4 <_svfiprintf_r+0x104>
 8008b90:	e017      	b.n	8008bc2 <_svfiprintf_r+0x112>
 8008b92:	3501      	adds	r5, #1
 8008b94:	e7b0      	b.n	8008af8 <_svfiprintf_r+0x48>
 8008b96:	4b41      	ldr	r3, [pc, #260]	; (8008c9c <_svfiprintf_r+0x1ec>)
 8008b98:	6822      	ldr	r2, [r4, #0]
 8008b9a:	1ac0      	subs	r0, r0, r3
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	4083      	lsls	r3, r0
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	002e      	movs	r6, r5
 8008ba4:	6023      	str	r3, [r4, #0]
 8008ba6:	e7ce      	b.n	8008b46 <_svfiprintf_r+0x96>
 8008ba8:	9b07      	ldr	r3, [sp, #28]
 8008baa:	1d19      	adds	r1, r3, #4
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	9107      	str	r1, [sp, #28]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	db01      	blt.n	8008bb8 <_svfiprintf_r+0x108>
 8008bb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bb6:	e004      	b.n	8008bc2 <_svfiprintf_r+0x112>
 8008bb8:	425b      	negs	r3, r3
 8008bba:	60e3      	str	r3, [r4, #12]
 8008bbc:	2302      	movs	r3, #2
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	6023      	str	r3, [r4, #0]
 8008bc2:	782b      	ldrb	r3, [r5, #0]
 8008bc4:	2b2e      	cmp	r3, #46	; 0x2e
 8008bc6:	d10a      	bne.n	8008bde <_svfiprintf_r+0x12e>
 8008bc8:	786b      	ldrb	r3, [r5, #1]
 8008bca:	2b2a      	cmp	r3, #42	; 0x2a
 8008bcc:	d135      	bne.n	8008c3a <_svfiprintf_r+0x18a>
 8008bce:	9b07      	ldr	r3, [sp, #28]
 8008bd0:	3502      	adds	r5, #2
 8008bd2:	1d1a      	adds	r2, r3, #4
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	9207      	str	r2, [sp, #28]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	db2b      	blt.n	8008c34 <_svfiprintf_r+0x184>
 8008bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8008bde:	4e30      	ldr	r6, [pc, #192]	; (8008ca0 <_svfiprintf_r+0x1f0>)
 8008be0:	2203      	movs	r2, #3
 8008be2:	0030      	movs	r0, r6
 8008be4:	7829      	ldrb	r1, [r5, #0]
 8008be6:	f7ff fa43 	bl	8008070 <memchr>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	d006      	beq.n	8008bfc <_svfiprintf_r+0x14c>
 8008bee:	2340      	movs	r3, #64	; 0x40
 8008bf0:	1b80      	subs	r0, r0, r6
 8008bf2:	4083      	lsls	r3, r0
 8008bf4:	6822      	ldr	r2, [r4, #0]
 8008bf6:	3501      	adds	r5, #1
 8008bf8:	4313      	orrs	r3, r2
 8008bfa:	6023      	str	r3, [r4, #0]
 8008bfc:	7829      	ldrb	r1, [r5, #0]
 8008bfe:	2206      	movs	r2, #6
 8008c00:	4828      	ldr	r0, [pc, #160]	; (8008ca4 <_svfiprintf_r+0x1f4>)
 8008c02:	1c6e      	adds	r6, r5, #1
 8008c04:	7621      	strb	r1, [r4, #24]
 8008c06:	f7ff fa33 	bl	8008070 <memchr>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	d03c      	beq.n	8008c88 <_svfiprintf_r+0x1d8>
 8008c0e:	4b26      	ldr	r3, [pc, #152]	; (8008ca8 <_svfiprintf_r+0x1f8>)
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d125      	bne.n	8008c60 <_svfiprintf_r+0x1b0>
 8008c14:	2207      	movs	r2, #7
 8008c16:	9b07      	ldr	r3, [sp, #28]
 8008c18:	3307      	adds	r3, #7
 8008c1a:	4393      	bics	r3, r2
 8008c1c:	3308      	adds	r3, #8
 8008c1e:	9307      	str	r3, [sp, #28]
 8008c20:	6963      	ldr	r3, [r4, #20]
 8008c22:	9a04      	ldr	r2, [sp, #16]
 8008c24:	189b      	adds	r3, r3, r2
 8008c26:	6163      	str	r3, [r4, #20]
 8008c28:	e765      	b.n	8008af6 <_svfiprintf_r+0x46>
 8008c2a:	4343      	muls	r3, r0
 8008c2c:	0035      	movs	r5, r6
 8008c2e:	2101      	movs	r1, #1
 8008c30:	189b      	adds	r3, r3, r2
 8008c32:	e7a6      	b.n	8008b82 <_svfiprintf_r+0xd2>
 8008c34:	2301      	movs	r3, #1
 8008c36:	425b      	negs	r3, r3
 8008c38:	e7d0      	b.n	8008bdc <_svfiprintf_r+0x12c>
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	200a      	movs	r0, #10
 8008c3e:	001a      	movs	r2, r3
 8008c40:	3501      	adds	r5, #1
 8008c42:	6063      	str	r3, [r4, #4]
 8008c44:	7829      	ldrb	r1, [r5, #0]
 8008c46:	1c6e      	adds	r6, r5, #1
 8008c48:	3930      	subs	r1, #48	; 0x30
 8008c4a:	2909      	cmp	r1, #9
 8008c4c:	d903      	bls.n	8008c56 <_svfiprintf_r+0x1a6>
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d0c5      	beq.n	8008bde <_svfiprintf_r+0x12e>
 8008c52:	9209      	str	r2, [sp, #36]	; 0x24
 8008c54:	e7c3      	b.n	8008bde <_svfiprintf_r+0x12e>
 8008c56:	4342      	muls	r2, r0
 8008c58:	0035      	movs	r5, r6
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	1852      	adds	r2, r2, r1
 8008c5e:	e7f1      	b.n	8008c44 <_svfiprintf_r+0x194>
 8008c60:	ab07      	add	r3, sp, #28
 8008c62:	9300      	str	r3, [sp, #0]
 8008c64:	003a      	movs	r2, r7
 8008c66:	0021      	movs	r1, r4
 8008c68:	4b10      	ldr	r3, [pc, #64]	; (8008cac <_svfiprintf_r+0x1fc>)
 8008c6a:	9803      	ldr	r0, [sp, #12]
 8008c6c:	f7fd ff68 	bl	8006b40 <_printf_float>
 8008c70:	9004      	str	r0, [sp, #16]
 8008c72:	9b04      	ldr	r3, [sp, #16]
 8008c74:	3301      	adds	r3, #1
 8008c76:	d1d3      	bne.n	8008c20 <_svfiprintf_r+0x170>
 8008c78:	89bb      	ldrh	r3, [r7, #12]
 8008c7a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008c7c:	065b      	lsls	r3, r3, #25
 8008c7e:	d400      	bmi.n	8008c82 <_svfiprintf_r+0x1d2>
 8008c80:	e72d      	b.n	8008ade <_svfiprintf_r+0x2e>
 8008c82:	2001      	movs	r0, #1
 8008c84:	4240      	negs	r0, r0
 8008c86:	e72a      	b.n	8008ade <_svfiprintf_r+0x2e>
 8008c88:	ab07      	add	r3, sp, #28
 8008c8a:	9300      	str	r3, [sp, #0]
 8008c8c:	003a      	movs	r2, r7
 8008c8e:	0021      	movs	r1, r4
 8008c90:	4b06      	ldr	r3, [pc, #24]	; (8008cac <_svfiprintf_r+0x1fc>)
 8008c92:	9803      	ldr	r0, [sp, #12]
 8008c94:	f7fe fa06 	bl	80070a4 <_printf_i>
 8008c98:	e7ea      	b.n	8008c70 <_svfiprintf_r+0x1c0>
 8008c9a:	46c0      	nop			; (mov r8, r8)
 8008c9c:	08009e0c 	.word	0x08009e0c
 8008ca0:	08009e12 	.word	0x08009e12
 8008ca4:	08009e16 	.word	0x08009e16
 8008ca8:	08006b41 	.word	0x08006b41
 8008cac:	080089ed 	.word	0x080089ed

08008cb0 <_sbrk_r>:
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	b570      	push	{r4, r5, r6, lr}
 8008cb4:	4d06      	ldr	r5, [pc, #24]	; (8008cd0 <_sbrk_r+0x20>)
 8008cb6:	0004      	movs	r4, r0
 8008cb8:	0008      	movs	r0, r1
 8008cba:	602b      	str	r3, [r5, #0]
 8008cbc:	f7fa fda2 	bl	8003804 <_sbrk>
 8008cc0:	1c43      	adds	r3, r0, #1
 8008cc2:	d103      	bne.n	8008ccc <_sbrk_r+0x1c>
 8008cc4:	682b      	ldr	r3, [r5, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d000      	beq.n	8008ccc <_sbrk_r+0x1c>
 8008cca:	6023      	str	r3, [r4, #0]
 8008ccc:	bd70      	pop	{r4, r5, r6, pc}
 8008cce:	46c0      	nop			; (mov r8, r8)
 8008cd0:	200003a0 	.word	0x200003a0

08008cd4 <__assert_func>:
 8008cd4:	b530      	push	{r4, r5, lr}
 8008cd6:	0014      	movs	r4, r2
 8008cd8:	001a      	movs	r2, r3
 8008cda:	4b09      	ldr	r3, [pc, #36]	; (8008d00 <__assert_func+0x2c>)
 8008cdc:	0005      	movs	r5, r0
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	b085      	sub	sp, #20
 8008ce2:	68d8      	ldr	r0, [r3, #12]
 8008ce4:	4b07      	ldr	r3, [pc, #28]	; (8008d04 <__assert_func+0x30>)
 8008ce6:	2c00      	cmp	r4, #0
 8008ce8:	d101      	bne.n	8008cee <__assert_func+0x1a>
 8008cea:	4b07      	ldr	r3, [pc, #28]	; (8008d08 <__assert_func+0x34>)
 8008cec:	001c      	movs	r4, r3
 8008cee:	9301      	str	r3, [sp, #4]
 8008cf0:	9100      	str	r1, [sp, #0]
 8008cf2:	002b      	movs	r3, r5
 8008cf4:	4905      	ldr	r1, [pc, #20]	; (8008d0c <__assert_func+0x38>)
 8008cf6:	9402      	str	r4, [sp, #8]
 8008cf8:	f000 f80a 	bl	8008d10 <fiprintf>
 8008cfc:	f000 faba 	bl	8009274 <abort>
 8008d00:	2000000c 	.word	0x2000000c
 8008d04:	08009e1d 	.word	0x08009e1d
 8008d08:	08009e58 	.word	0x08009e58
 8008d0c:	08009e2a 	.word	0x08009e2a

08008d10 <fiprintf>:
 8008d10:	b40e      	push	{r1, r2, r3}
 8008d12:	b503      	push	{r0, r1, lr}
 8008d14:	0001      	movs	r1, r0
 8008d16:	ab03      	add	r3, sp, #12
 8008d18:	4804      	ldr	r0, [pc, #16]	; (8008d2c <fiprintf+0x1c>)
 8008d1a:	cb04      	ldmia	r3!, {r2}
 8008d1c:	6800      	ldr	r0, [r0, #0]
 8008d1e:	9301      	str	r3, [sp, #4]
 8008d20:	f000 f892 	bl	8008e48 <_vfiprintf_r>
 8008d24:	b002      	add	sp, #8
 8008d26:	bc08      	pop	{r3}
 8008d28:	b003      	add	sp, #12
 8008d2a:	4718      	bx	r3
 8008d2c:	2000000c 	.word	0x2000000c

08008d30 <__ascii_mbtowc>:
 8008d30:	b082      	sub	sp, #8
 8008d32:	2900      	cmp	r1, #0
 8008d34:	d100      	bne.n	8008d38 <__ascii_mbtowc+0x8>
 8008d36:	a901      	add	r1, sp, #4
 8008d38:	1e10      	subs	r0, r2, #0
 8008d3a:	d006      	beq.n	8008d4a <__ascii_mbtowc+0x1a>
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d006      	beq.n	8008d4e <__ascii_mbtowc+0x1e>
 8008d40:	7813      	ldrb	r3, [r2, #0]
 8008d42:	600b      	str	r3, [r1, #0]
 8008d44:	7810      	ldrb	r0, [r2, #0]
 8008d46:	1e43      	subs	r3, r0, #1
 8008d48:	4198      	sbcs	r0, r3
 8008d4a:	b002      	add	sp, #8
 8008d4c:	4770      	bx	lr
 8008d4e:	2002      	movs	r0, #2
 8008d50:	4240      	negs	r0, r0
 8008d52:	e7fa      	b.n	8008d4a <__ascii_mbtowc+0x1a>

08008d54 <memmove>:
 8008d54:	b510      	push	{r4, lr}
 8008d56:	4288      	cmp	r0, r1
 8008d58:	d902      	bls.n	8008d60 <memmove+0xc>
 8008d5a:	188b      	adds	r3, r1, r2
 8008d5c:	4298      	cmp	r0, r3
 8008d5e:	d303      	bcc.n	8008d68 <memmove+0x14>
 8008d60:	2300      	movs	r3, #0
 8008d62:	e007      	b.n	8008d74 <memmove+0x20>
 8008d64:	5c8b      	ldrb	r3, [r1, r2]
 8008d66:	5483      	strb	r3, [r0, r2]
 8008d68:	3a01      	subs	r2, #1
 8008d6a:	d2fb      	bcs.n	8008d64 <memmove+0x10>
 8008d6c:	bd10      	pop	{r4, pc}
 8008d6e:	5ccc      	ldrb	r4, [r1, r3]
 8008d70:	54c4      	strb	r4, [r0, r3]
 8008d72:	3301      	adds	r3, #1
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d1fa      	bne.n	8008d6e <memmove+0x1a>
 8008d78:	e7f8      	b.n	8008d6c <memmove+0x18>
	...

08008d7c <__malloc_lock>:
 8008d7c:	b510      	push	{r4, lr}
 8008d7e:	4802      	ldr	r0, [pc, #8]	; (8008d88 <__malloc_lock+0xc>)
 8008d80:	f000 fc4f 	bl	8009622 <__retarget_lock_acquire_recursive>
 8008d84:	bd10      	pop	{r4, pc}
 8008d86:	46c0      	nop			; (mov r8, r8)
 8008d88:	200003a4 	.word	0x200003a4

08008d8c <__malloc_unlock>:
 8008d8c:	b510      	push	{r4, lr}
 8008d8e:	4802      	ldr	r0, [pc, #8]	; (8008d98 <__malloc_unlock+0xc>)
 8008d90:	f000 fc48 	bl	8009624 <__retarget_lock_release_recursive>
 8008d94:	bd10      	pop	{r4, pc}
 8008d96:	46c0      	nop			; (mov r8, r8)
 8008d98:	200003a4 	.word	0x200003a4

08008d9c <_realloc_r>:
 8008d9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d9e:	0007      	movs	r7, r0
 8008da0:	000e      	movs	r6, r1
 8008da2:	0014      	movs	r4, r2
 8008da4:	2900      	cmp	r1, #0
 8008da6:	d105      	bne.n	8008db4 <_realloc_r+0x18>
 8008da8:	0011      	movs	r1, r2
 8008daa:	f7ff fda9 	bl	8008900 <_malloc_r>
 8008dae:	0005      	movs	r5, r0
 8008db0:	0028      	movs	r0, r5
 8008db2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008db4:	2a00      	cmp	r2, #0
 8008db6:	d103      	bne.n	8008dc0 <_realloc_r+0x24>
 8008db8:	f7ff fd36 	bl	8008828 <_free_r>
 8008dbc:	0025      	movs	r5, r4
 8008dbe:	e7f7      	b.n	8008db0 <_realloc_r+0x14>
 8008dc0:	f000 fc9e 	bl	8009700 <_malloc_usable_size_r>
 8008dc4:	9001      	str	r0, [sp, #4]
 8008dc6:	4284      	cmp	r4, r0
 8008dc8:	d803      	bhi.n	8008dd2 <_realloc_r+0x36>
 8008dca:	0035      	movs	r5, r6
 8008dcc:	0843      	lsrs	r3, r0, #1
 8008dce:	42a3      	cmp	r3, r4
 8008dd0:	d3ee      	bcc.n	8008db0 <_realloc_r+0x14>
 8008dd2:	0021      	movs	r1, r4
 8008dd4:	0038      	movs	r0, r7
 8008dd6:	f7ff fd93 	bl	8008900 <_malloc_r>
 8008dda:	1e05      	subs	r5, r0, #0
 8008ddc:	d0e8      	beq.n	8008db0 <_realloc_r+0x14>
 8008dde:	9b01      	ldr	r3, [sp, #4]
 8008de0:	0022      	movs	r2, r4
 8008de2:	429c      	cmp	r4, r3
 8008de4:	d900      	bls.n	8008de8 <_realloc_r+0x4c>
 8008de6:	001a      	movs	r2, r3
 8008de8:	0031      	movs	r1, r6
 8008dea:	0028      	movs	r0, r5
 8008dec:	f7ff f94b 	bl	8008086 <memcpy>
 8008df0:	0031      	movs	r1, r6
 8008df2:	0038      	movs	r0, r7
 8008df4:	f7ff fd18 	bl	8008828 <_free_r>
 8008df8:	e7da      	b.n	8008db0 <_realloc_r+0x14>

08008dfa <__sfputc_r>:
 8008dfa:	6893      	ldr	r3, [r2, #8]
 8008dfc:	b510      	push	{r4, lr}
 8008dfe:	3b01      	subs	r3, #1
 8008e00:	6093      	str	r3, [r2, #8]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	da04      	bge.n	8008e10 <__sfputc_r+0x16>
 8008e06:	6994      	ldr	r4, [r2, #24]
 8008e08:	42a3      	cmp	r3, r4
 8008e0a:	db07      	blt.n	8008e1c <__sfputc_r+0x22>
 8008e0c:	290a      	cmp	r1, #10
 8008e0e:	d005      	beq.n	8008e1c <__sfputc_r+0x22>
 8008e10:	6813      	ldr	r3, [r2, #0]
 8008e12:	1c58      	adds	r0, r3, #1
 8008e14:	6010      	str	r0, [r2, #0]
 8008e16:	7019      	strb	r1, [r3, #0]
 8008e18:	0008      	movs	r0, r1
 8008e1a:	bd10      	pop	{r4, pc}
 8008e1c:	f000 f94e 	bl	80090bc <__swbuf_r>
 8008e20:	0001      	movs	r1, r0
 8008e22:	e7f9      	b.n	8008e18 <__sfputc_r+0x1e>

08008e24 <__sfputs_r>:
 8008e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e26:	0006      	movs	r6, r0
 8008e28:	000f      	movs	r7, r1
 8008e2a:	0014      	movs	r4, r2
 8008e2c:	18d5      	adds	r5, r2, r3
 8008e2e:	42ac      	cmp	r4, r5
 8008e30:	d101      	bne.n	8008e36 <__sfputs_r+0x12>
 8008e32:	2000      	movs	r0, #0
 8008e34:	e007      	b.n	8008e46 <__sfputs_r+0x22>
 8008e36:	7821      	ldrb	r1, [r4, #0]
 8008e38:	003a      	movs	r2, r7
 8008e3a:	0030      	movs	r0, r6
 8008e3c:	f7ff ffdd 	bl	8008dfa <__sfputc_r>
 8008e40:	3401      	adds	r4, #1
 8008e42:	1c43      	adds	r3, r0, #1
 8008e44:	d1f3      	bne.n	8008e2e <__sfputs_r+0xa>
 8008e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008e48 <_vfiprintf_r>:
 8008e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e4a:	b0a1      	sub	sp, #132	; 0x84
 8008e4c:	0006      	movs	r6, r0
 8008e4e:	000c      	movs	r4, r1
 8008e50:	001f      	movs	r7, r3
 8008e52:	9203      	str	r2, [sp, #12]
 8008e54:	2800      	cmp	r0, #0
 8008e56:	d004      	beq.n	8008e62 <_vfiprintf_r+0x1a>
 8008e58:	6983      	ldr	r3, [r0, #24]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d101      	bne.n	8008e62 <_vfiprintf_r+0x1a>
 8008e5e:	f000 fb3f 	bl	80094e0 <__sinit>
 8008e62:	4b8e      	ldr	r3, [pc, #568]	; (800909c <_vfiprintf_r+0x254>)
 8008e64:	429c      	cmp	r4, r3
 8008e66:	d11c      	bne.n	8008ea2 <_vfiprintf_r+0x5a>
 8008e68:	6874      	ldr	r4, [r6, #4]
 8008e6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e6c:	07db      	lsls	r3, r3, #31
 8008e6e:	d405      	bmi.n	8008e7c <_vfiprintf_r+0x34>
 8008e70:	89a3      	ldrh	r3, [r4, #12]
 8008e72:	059b      	lsls	r3, r3, #22
 8008e74:	d402      	bmi.n	8008e7c <_vfiprintf_r+0x34>
 8008e76:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e78:	f000 fbd3 	bl	8009622 <__retarget_lock_acquire_recursive>
 8008e7c:	89a3      	ldrh	r3, [r4, #12]
 8008e7e:	071b      	lsls	r3, r3, #28
 8008e80:	d502      	bpl.n	8008e88 <_vfiprintf_r+0x40>
 8008e82:	6923      	ldr	r3, [r4, #16]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d11d      	bne.n	8008ec4 <_vfiprintf_r+0x7c>
 8008e88:	0021      	movs	r1, r4
 8008e8a:	0030      	movs	r0, r6
 8008e8c:	f000 f97a 	bl	8009184 <__swsetup_r>
 8008e90:	2800      	cmp	r0, #0
 8008e92:	d017      	beq.n	8008ec4 <_vfiprintf_r+0x7c>
 8008e94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e96:	07db      	lsls	r3, r3, #31
 8008e98:	d50d      	bpl.n	8008eb6 <_vfiprintf_r+0x6e>
 8008e9a:	2001      	movs	r0, #1
 8008e9c:	4240      	negs	r0, r0
 8008e9e:	b021      	add	sp, #132	; 0x84
 8008ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ea2:	4b7f      	ldr	r3, [pc, #508]	; (80090a0 <_vfiprintf_r+0x258>)
 8008ea4:	429c      	cmp	r4, r3
 8008ea6:	d101      	bne.n	8008eac <_vfiprintf_r+0x64>
 8008ea8:	68b4      	ldr	r4, [r6, #8]
 8008eaa:	e7de      	b.n	8008e6a <_vfiprintf_r+0x22>
 8008eac:	4b7d      	ldr	r3, [pc, #500]	; (80090a4 <_vfiprintf_r+0x25c>)
 8008eae:	429c      	cmp	r4, r3
 8008eb0:	d1db      	bne.n	8008e6a <_vfiprintf_r+0x22>
 8008eb2:	68f4      	ldr	r4, [r6, #12]
 8008eb4:	e7d9      	b.n	8008e6a <_vfiprintf_r+0x22>
 8008eb6:	89a3      	ldrh	r3, [r4, #12]
 8008eb8:	059b      	lsls	r3, r3, #22
 8008eba:	d4ee      	bmi.n	8008e9a <_vfiprintf_r+0x52>
 8008ebc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ebe:	f000 fbb1 	bl	8009624 <__retarget_lock_release_recursive>
 8008ec2:	e7ea      	b.n	8008e9a <_vfiprintf_r+0x52>
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	ad08      	add	r5, sp, #32
 8008ec8:	616b      	str	r3, [r5, #20]
 8008eca:	3320      	adds	r3, #32
 8008ecc:	766b      	strb	r3, [r5, #25]
 8008ece:	3310      	adds	r3, #16
 8008ed0:	76ab      	strb	r3, [r5, #26]
 8008ed2:	9707      	str	r7, [sp, #28]
 8008ed4:	9f03      	ldr	r7, [sp, #12]
 8008ed6:	783b      	ldrb	r3, [r7, #0]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d001      	beq.n	8008ee0 <_vfiprintf_r+0x98>
 8008edc:	2b25      	cmp	r3, #37	; 0x25
 8008ede:	d14e      	bne.n	8008f7e <_vfiprintf_r+0x136>
 8008ee0:	9b03      	ldr	r3, [sp, #12]
 8008ee2:	1afb      	subs	r3, r7, r3
 8008ee4:	9305      	str	r3, [sp, #20]
 8008ee6:	9b03      	ldr	r3, [sp, #12]
 8008ee8:	429f      	cmp	r7, r3
 8008eea:	d00d      	beq.n	8008f08 <_vfiprintf_r+0xc0>
 8008eec:	9b05      	ldr	r3, [sp, #20]
 8008eee:	0021      	movs	r1, r4
 8008ef0:	0030      	movs	r0, r6
 8008ef2:	9a03      	ldr	r2, [sp, #12]
 8008ef4:	f7ff ff96 	bl	8008e24 <__sfputs_r>
 8008ef8:	1c43      	adds	r3, r0, #1
 8008efa:	d100      	bne.n	8008efe <_vfiprintf_r+0xb6>
 8008efc:	e0b5      	b.n	800906a <_vfiprintf_r+0x222>
 8008efe:	696a      	ldr	r2, [r5, #20]
 8008f00:	9b05      	ldr	r3, [sp, #20]
 8008f02:	4694      	mov	ip, r2
 8008f04:	4463      	add	r3, ip
 8008f06:	616b      	str	r3, [r5, #20]
 8008f08:	783b      	ldrb	r3, [r7, #0]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d100      	bne.n	8008f10 <_vfiprintf_r+0xc8>
 8008f0e:	e0ac      	b.n	800906a <_vfiprintf_r+0x222>
 8008f10:	2201      	movs	r2, #1
 8008f12:	1c7b      	adds	r3, r7, #1
 8008f14:	9303      	str	r3, [sp, #12]
 8008f16:	2300      	movs	r3, #0
 8008f18:	4252      	negs	r2, r2
 8008f1a:	606a      	str	r2, [r5, #4]
 8008f1c:	a904      	add	r1, sp, #16
 8008f1e:	3254      	adds	r2, #84	; 0x54
 8008f20:	1852      	adds	r2, r2, r1
 8008f22:	602b      	str	r3, [r5, #0]
 8008f24:	60eb      	str	r3, [r5, #12]
 8008f26:	60ab      	str	r3, [r5, #8]
 8008f28:	7013      	strb	r3, [r2, #0]
 8008f2a:	65ab      	str	r3, [r5, #88]	; 0x58
 8008f2c:	9b03      	ldr	r3, [sp, #12]
 8008f2e:	2205      	movs	r2, #5
 8008f30:	7819      	ldrb	r1, [r3, #0]
 8008f32:	485d      	ldr	r0, [pc, #372]	; (80090a8 <_vfiprintf_r+0x260>)
 8008f34:	f7ff f89c 	bl	8008070 <memchr>
 8008f38:	9b03      	ldr	r3, [sp, #12]
 8008f3a:	1c5f      	adds	r7, r3, #1
 8008f3c:	2800      	cmp	r0, #0
 8008f3e:	d120      	bne.n	8008f82 <_vfiprintf_r+0x13a>
 8008f40:	682a      	ldr	r2, [r5, #0]
 8008f42:	06d3      	lsls	r3, r2, #27
 8008f44:	d504      	bpl.n	8008f50 <_vfiprintf_r+0x108>
 8008f46:	2353      	movs	r3, #83	; 0x53
 8008f48:	a904      	add	r1, sp, #16
 8008f4a:	185b      	adds	r3, r3, r1
 8008f4c:	2120      	movs	r1, #32
 8008f4e:	7019      	strb	r1, [r3, #0]
 8008f50:	0713      	lsls	r3, r2, #28
 8008f52:	d504      	bpl.n	8008f5e <_vfiprintf_r+0x116>
 8008f54:	2353      	movs	r3, #83	; 0x53
 8008f56:	a904      	add	r1, sp, #16
 8008f58:	185b      	adds	r3, r3, r1
 8008f5a:	212b      	movs	r1, #43	; 0x2b
 8008f5c:	7019      	strb	r1, [r3, #0]
 8008f5e:	9b03      	ldr	r3, [sp, #12]
 8008f60:	781b      	ldrb	r3, [r3, #0]
 8008f62:	2b2a      	cmp	r3, #42	; 0x2a
 8008f64:	d016      	beq.n	8008f94 <_vfiprintf_r+0x14c>
 8008f66:	2100      	movs	r1, #0
 8008f68:	68eb      	ldr	r3, [r5, #12]
 8008f6a:	9f03      	ldr	r7, [sp, #12]
 8008f6c:	783a      	ldrb	r2, [r7, #0]
 8008f6e:	1c78      	adds	r0, r7, #1
 8008f70:	3a30      	subs	r2, #48	; 0x30
 8008f72:	4684      	mov	ip, r0
 8008f74:	2a09      	cmp	r2, #9
 8008f76:	d94f      	bls.n	8009018 <_vfiprintf_r+0x1d0>
 8008f78:	2900      	cmp	r1, #0
 8008f7a:	d111      	bne.n	8008fa0 <_vfiprintf_r+0x158>
 8008f7c:	e017      	b.n	8008fae <_vfiprintf_r+0x166>
 8008f7e:	3701      	adds	r7, #1
 8008f80:	e7a9      	b.n	8008ed6 <_vfiprintf_r+0x8e>
 8008f82:	4b49      	ldr	r3, [pc, #292]	; (80090a8 <_vfiprintf_r+0x260>)
 8008f84:	682a      	ldr	r2, [r5, #0]
 8008f86:	1ac0      	subs	r0, r0, r3
 8008f88:	2301      	movs	r3, #1
 8008f8a:	4083      	lsls	r3, r0
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	602b      	str	r3, [r5, #0]
 8008f90:	9703      	str	r7, [sp, #12]
 8008f92:	e7cb      	b.n	8008f2c <_vfiprintf_r+0xe4>
 8008f94:	9b07      	ldr	r3, [sp, #28]
 8008f96:	1d19      	adds	r1, r3, #4
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	9107      	str	r1, [sp, #28]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	db01      	blt.n	8008fa4 <_vfiprintf_r+0x15c>
 8008fa0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008fa2:	e004      	b.n	8008fae <_vfiprintf_r+0x166>
 8008fa4:	425b      	negs	r3, r3
 8008fa6:	60eb      	str	r3, [r5, #12]
 8008fa8:	2302      	movs	r3, #2
 8008faa:	4313      	orrs	r3, r2
 8008fac:	602b      	str	r3, [r5, #0]
 8008fae:	783b      	ldrb	r3, [r7, #0]
 8008fb0:	2b2e      	cmp	r3, #46	; 0x2e
 8008fb2:	d10a      	bne.n	8008fca <_vfiprintf_r+0x182>
 8008fb4:	787b      	ldrb	r3, [r7, #1]
 8008fb6:	2b2a      	cmp	r3, #42	; 0x2a
 8008fb8:	d137      	bne.n	800902a <_vfiprintf_r+0x1e2>
 8008fba:	9b07      	ldr	r3, [sp, #28]
 8008fbc:	3702      	adds	r7, #2
 8008fbe:	1d1a      	adds	r2, r3, #4
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	9207      	str	r2, [sp, #28]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	db2d      	blt.n	8009024 <_vfiprintf_r+0x1dc>
 8008fc8:	9309      	str	r3, [sp, #36]	; 0x24
 8008fca:	2203      	movs	r2, #3
 8008fcc:	7839      	ldrb	r1, [r7, #0]
 8008fce:	4837      	ldr	r0, [pc, #220]	; (80090ac <_vfiprintf_r+0x264>)
 8008fd0:	f7ff f84e 	bl	8008070 <memchr>
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	d007      	beq.n	8008fe8 <_vfiprintf_r+0x1a0>
 8008fd8:	4b34      	ldr	r3, [pc, #208]	; (80090ac <_vfiprintf_r+0x264>)
 8008fda:	682a      	ldr	r2, [r5, #0]
 8008fdc:	1ac0      	subs	r0, r0, r3
 8008fde:	2340      	movs	r3, #64	; 0x40
 8008fe0:	4083      	lsls	r3, r0
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	3701      	adds	r7, #1
 8008fe6:	602b      	str	r3, [r5, #0]
 8008fe8:	7839      	ldrb	r1, [r7, #0]
 8008fea:	1c7b      	adds	r3, r7, #1
 8008fec:	2206      	movs	r2, #6
 8008fee:	4830      	ldr	r0, [pc, #192]	; (80090b0 <_vfiprintf_r+0x268>)
 8008ff0:	9303      	str	r3, [sp, #12]
 8008ff2:	7629      	strb	r1, [r5, #24]
 8008ff4:	f7ff f83c 	bl	8008070 <memchr>
 8008ff8:	2800      	cmp	r0, #0
 8008ffa:	d045      	beq.n	8009088 <_vfiprintf_r+0x240>
 8008ffc:	4b2d      	ldr	r3, [pc, #180]	; (80090b4 <_vfiprintf_r+0x26c>)
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d127      	bne.n	8009052 <_vfiprintf_r+0x20a>
 8009002:	2207      	movs	r2, #7
 8009004:	9b07      	ldr	r3, [sp, #28]
 8009006:	3307      	adds	r3, #7
 8009008:	4393      	bics	r3, r2
 800900a:	3308      	adds	r3, #8
 800900c:	9307      	str	r3, [sp, #28]
 800900e:	696b      	ldr	r3, [r5, #20]
 8009010:	9a04      	ldr	r2, [sp, #16]
 8009012:	189b      	adds	r3, r3, r2
 8009014:	616b      	str	r3, [r5, #20]
 8009016:	e75d      	b.n	8008ed4 <_vfiprintf_r+0x8c>
 8009018:	210a      	movs	r1, #10
 800901a:	434b      	muls	r3, r1
 800901c:	4667      	mov	r7, ip
 800901e:	189b      	adds	r3, r3, r2
 8009020:	3909      	subs	r1, #9
 8009022:	e7a3      	b.n	8008f6c <_vfiprintf_r+0x124>
 8009024:	2301      	movs	r3, #1
 8009026:	425b      	negs	r3, r3
 8009028:	e7ce      	b.n	8008fc8 <_vfiprintf_r+0x180>
 800902a:	2300      	movs	r3, #0
 800902c:	001a      	movs	r2, r3
 800902e:	3701      	adds	r7, #1
 8009030:	606b      	str	r3, [r5, #4]
 8009032:	7839      	ldrb	r1, [r7, #0]
 8009034:	1c78      	adds	r0, r7, #1
 8009036:	3930      	subs	r1, #48	; 0x30
 8009038:	4684      	mov	ip, r0
 800903a:	2909      	cmp	r1, #9
 800903c:	d903      	bls.n	8009046 <_vfiprintf_r+0x1fe>
 800903e:	2b00      	cmp	r3, #0
 8009040:	d0c3      	beq.n	8008fca <_vfiprintf_r+0x182>
 8009042:	9209      	str	r2, [sp, #36]	; 0x24
 8009044:	e7c1      	b.n	8008fca <_vfiprintf_r+0x182>
 8009046:	230a      	movs	r3, #10
 8009048:	435a      	muls	r2, r3
 800904a:	4667      	mov	r7, ip
 800904c:	1852      	adds	r2, r2, r1
 800904e:	3b09      	subs	r3, #9
 8009050:	e7ef      	b.n	8009032 <_vfiprintf_r+0x1ea>
 8009052:	ab07      	add	r3, sp, #28
 8009054:	9300      	str	r3, [sp, #0]
 8009056:	0022      	movs	r2, r4
 8009058:	0029      	movs	r1, r5
 800905a:	0030      	movs	r0, r6
 800905c:	4b16      	ldr	r3, [pc, #88]	; (80090b8 <_vfiprintf_r+0x270>)
 800905e:	f7fd fd6f 	bl	8006b40 <_printf_float>
 8009062:	9004      	str	r0, [sp, #16]
 8009064:	9b04      	ldr	r3, [sp, #16]
 8009066:	3301      	adds	r3, #1
 8009068:	d1d1      	bne.n	800900e <_vfiprintf_r+0x1c6>
 800906a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800906c:	07db      	lsls	r3, r3, #31
 800906e:	d405      	bmi.n	800907c <_vfiprintf_r+0x234>
 8009070:	89a3      	ldrh	r3, [r4, #12]
 8009072:	059b      	lsls	r3, r3, #22
 8009074:	d402      	bmi.n	800907c <_vfiprintf_r+0x234>
 8009076:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009078:	f000 fad4 	bl	8009624 <__retarget_lock_release_recursive>
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	065b      	lsls	r3, r3, #25
 8009080:	d500      	bpl.n	8009084 <_vfiprintf_r+0x23c>
 8009082:	e70a      	b.n	8008e9a <_vfiprintf_r+0x52>
 8009084:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009086:	e70a      	b.n	8008e9e <_vfiprintf_r+0x56>
 8009088:	ab07      	add	r3, sp, #28
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	0022      	movs	r2, r4
 800908e:	0029      	movs	r1, r5
 8009090:	0030      	movs	r0, r6
 8009092:	4b09      	ldr	r3, [pc, #36]	; (80090b8 <_vfiprintf_r+0x270>)
 8009094:	f7fe f806 	bl	80070a4 <_printf_i>
 8009098:	e7e3      	b.n	8009062 <_vfiprintf_r+0x21a>
 800909a:	46c0      	nop			; (mov r8, r8)
 800909c:	08009f84 	.word	0x08009f84
 80090a0:	08009fa4 	.word	0x08009fa4
 80090a4:	08009f64 	.word	0x08009f64
 80090a8:	08009e0c 	.word	0x08009e0c
 80090ac:	08009e12 	.word	0x08009e12
 80090b0:	08009e16 	.word	0x08009e16
 80090b4:	08006b41 	.word	0x08006b41
 80090b8:	08008e25 	.word	0x08008e25

080090bc <__swbuf_r>:
 80090bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090be:	0005      	movs	r5, r0
 80090c0:	000e      	movs	r6, r1
 80090c2:	0014      	movs	r4, r2
 80090c4:	2800      	cmp	r0, #0
 80090c6:	d004      	beq.n	80090d2 <__swbuf_r+0x16>
 80090c8:	6983      	ldr	r3, [r0, #24]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d101      	bne.n	80090d2 <__swbuf_r+0x16>
 80090ce:	f000 fa07 	bl	80094e0 <__sinit>
 80090d2:	4b22      	ldr	r3, [pc, #136]	; (800915c <__swbuf_r+0xa0>)
 80090d4:	429c      	cmp	r4, r3
 80090d6:	d12e      	bne.n	8009136 <__swbuf_r+0x7a>
 80090d8:	686c      	ldr	r4, [r5, #4]
 80090da:	69a3      	ldr	r3, [r4, #24]
 80090dc:	60a3      	str	r3, [r4, #8]
 80090de:	89a3      	ldrh	r3, [r4, #12]
 80090e0:	071b      	lsls	r3, r3, #28
 80090e2:	d532      	bpl.n	800914a <__swbuf_r+0x8e>
 80090e4:	6923      	ldr	r3, [r4, #16]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d02f      	beq.n	800914a <__swbuf_r+0x8e>
 80090ea:	6823      	ldr	r3, [r4, #0]
 80090ec:	6922      	ldr	r2, [r4, #16]
 80090ee:	b2f7      	uxtb	r7, r6
 80090f0:	1a98      	subs	r0, r3, r2
 80090f2:	6963      	ldr	r3, [r4, #20]
 80090f4:	b2f6      	uxtb	r6, r6
 80090f6:	4283      	cmp	r3, r0
 80090f8:	dc05      	bgt.n	8009106 <__swbuf_r+0x4a>
 80090fa:	0021      	movs	r1, r4
 80090fc:	0028      	movs	r0, r5
 80090fe:	f000 f94d 	bl	800939c <_fflush_r>
 8009102:	2800      	cmp	r0, #0
 8009104:	d127      	bne.n	8009156 <__swbuf_r+0x9a>
 8009106:	68a3      	ldr	r3, [r4, #8]
 8009108:	3001      	adds	r0, #1
 800910a:	3b01      	subs	r3, #1
 800910c:	60a3      	str	r3, [r4, #8]
 800910e:	6823      	ldr	r3, [r4, #0]
 8009110:	1c5a      	adds	r2, r3, #1
 8009112:	6022      	str	r2, [r4, #0]
 8009114:	701f      	strb	r7, [r3, #0]
 8009116:	6963      	ldr	r3, [r4, #20]
 8009118:	4283      	cmp	r3, r0
 800911a:	d004      	beq.n	8009126 <__swbuf_r+0x6a>
 800911c:	89a3      	ldrh	r3, [r4, #12]
 800911e:	07db      	lsls	r3, r3, #31
 8009120:	d507      	bpl.n	8009132 <__swbuf_r+0x76>
 8009122:	2e0a      	cmp	r6, #10
 8009124:	d105      	bne.n	8009132 <__swbuf_r+0x76>
 8009126:	0021      	movs	r1, r4
 8009128:	0028      	movs	r0, r5
 800912a:	f000 f937 	bl	800939c <_fflush_r>
 800912e:	2800      	cmp	r0, #0
 8009130:	d111      	bne.n	8009156 <__swbuf_r+0x9a>
 8009132:	0030      	movs	r0, r6
 8009134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009136:	4b0a      	ldr	r3, [pc, #40]	; (8009160 <__swbuf_r+0xa4>)
 8009138:	429c      	cmp	r4, r3
 800913a:	d101      	bne.n	8009140 <__swbuf_r+0x84>
 800913c:	68ac      	ldr	r4, [r5, #8]
 800913e:	e7cc      	b.n	80090da <__swbuf_r+0x1e>
 8009140:	4b08      	ldr	r3, [pc, #32]	; (8009164 <__swbuf_r+0xa8>)
 8009142:	429c      	cmp	r4, r3
 8009144:	d1c9      	bne.n	80090da <__swbuf_r+0x1e>
 8009146:	68ec      	ldr	r4, [r5, #12]
 8009148:	e7c7      	b.n	80090da <__swbuf_r+0x1e>
 800914a:	0021      	movs	r1, r4
 800914c:	0028      	movs	r0, r5
 800914e:	f000 f819 	bl	8009184 <__swsetup_r>
 8009152:	2800      	cmp	r0, #0
 8009154:	d0c9      	beq.n	80090ea <__swbuf_r+0x2e>
 8009156:	2601      	movs	r6, #1
 8009158:	4276      	negs	r6, r6
 800915a:	e7ea      	b.n	8009132 <__swbuf_r+0x76>
 800915c:	08009f84 	.word	0x08009f84
 8009160:	08009fa4 	.word	0x08009fa4
 8009164:	08009f64 	.word	0x08009f64

08009168 <__ascii_wctomb>:
 8009168:	0003      	movs	r3, r0
 800916a:	1e08      	subs	r0, r1, #0
 800916c:	d005      	beq.n	800917a <__ascii_wctomb+0x12>
 800916e:	2aff      	cmp	r2, #255	; 0xff
 8009170:	d904      	bls.n	800917c <__ascii_wctomb+0x14>
 8009172:	228a      	movs	r2, #138	; 0x8a
 8009174:	2001      	movs	r0, #1
 8009176:	601a      	str	r2, [r3, #0]
 8009178:	4240      	negs	r0, r0
 800917a:	4770      	bx	lr
 800917c:	2001      	movs	r0, #1
 800917e:	700a      	strb	r2, [r1, #0]
 8009180:	e7fb      	b.n	800917a <__ascii_wctomb+0x12>
	...

08009184 <__swsetup_r>:
 8009184:	4b37      	ldr	r3, [pc, #220]	; (8009264 <__swsetup_r+0xe0>)
 8009186:	b570      	push	{r4, r5, r6, lr}
 8009188:	681d      	ldr	r5, [r3, #0]
 800918a:	0006      	movs	r6, r0
 800918c:	000c      	movs	r4, r1
 800918e:	2d00      	cmp	r5, #0
 8009190:	d005      	beq.n	800919e <__swsetup_r+0x1a>
 8009192:	69ab      	ldr	r3, [r5, #24]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d102      	bne.n	800919e <__swsetup_r+0x1a>
 8009198:	0028      	movs	r0, r5
 800919a:	f000 f9a1 	bl	80094e0 <__sinit>
 800919e:	4b32      	ldr	r3, [pc, #200]	; (8009268 <__swsetup_r+0xe4>)
 80091a0:	429c      	cmp	r4, r3
 80091a2:	d10f      	bne.n	80091c4 <__swsetup_r+0x40>
 80091a4:	686c      	ldr	r4, [r5, #4]
 80091a6:	230c      	movs	r3, #12
 80091a8:	5ee2      	ldrsh	r2, [r4, r3]
 80091aa:	b293      	uxth	r3, r2
 80091ac:	0711      	lsls	r1, r2, #28
 80091ae:	d42d      	bmi.n	800920c <__swsetup_r+0x88>
 80091b0:	06d9      	lsls	r1, r3, #27
 80091b2:	d411      	bmi.n	80091d8 <__swsetup_r+0x54>
 80091b4:	2309      	movs	r3, #9
 80091b6:	2001      	movs	r0, #1
 80091b8:	6033      	str	r3, [r6, #0]
 80091ba:	3337      	adds	r3, #55	; 0x37
 80091bc:	4313      	orrs	r3, r2
 80091be:	81a3      	strh	r3, [r4, #12]
 80091c0:	4240      	negs	r0, r0
 80091c2:	bd70      	pop	{r4, r5, r6, pc}
 80091c4:	4b29      	ldr	r3, [pc, #164]	; (800926c <__swsetup_r+0xe8>)
 80091c6:	429c      	cmp	r4, r3
 80091c8:	d101      	bne.n	80091ce <__swsetup_r+0x4a>
 80091ca:	68ac      	ldr	r4, [r5, #8]
 80091cc:	e7eb      	b.n	80091a6 <__swsetup_r+0x22>
 80091ce:	4b28      	ldr	r3, [pc, #160]	; (8009270 <__swsetup_r+0xec>)
 80091d0:	429c      	cmp	r4, r3
 80091d2:	d1e8      	bne.n	80091a6 <__swsetup_r+0x22>
 80091d4:	68ec      	ldr	r4, [r5, #12]
 80091d6:	e7e6      	b.n	80091a6 <__swsetup_r+0x22>
 80091d8:	075b      	lsls	r3, r3, #29
 80091da:	d513      	bpl.n	8009204 <__swsetup_r+0x80>
 80091dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091de:	2900      	cmp	r1, #0
 80091e0:	d008      	beq.n	80091f4 <__swsetup_r+0x70>
 80091e2:	0023      	movs	r3, r4
 80091e4:	3344      	adds	r3, #68	; 0x44
 80091e6:	4299      	cmp	r1, r3
 80091e8:	d002      	beq.n	80091f0 <__swsetup_r+0x6c>
 80091ea:	0030      	movs	r0, r6
 80091ec:	f7ff fb1c 	bl	8008828 <_free_r>
 80091f0:	2300      	movs	r3, #0
 80091f2:	6363      	str	r3, [r4, #52]	; 0x34
 80091f4:	2224      	movs	r2, #36	; 0x24
 80091f6:	89a3      	ldrh	r3, [r4, #12]
 80091f8:	4393      	bics	r3, r2
 80091fa:	81a3      	strh	r3, [r4, #12]
 80091fc:	2300      	movs	r3, #0
 80091fe:	6063      	str	r3, [r4, #4]
 8009200:	6923      	ldr	r3, [r4, #16]
 8009202:	6023      	str	r3, [r4, #0]
 8009204:	2308      	movs	r3, #8
 8009206:	89a2      	ldrh	r2, [r4, #12]
 8009208:	4313      	orrs	r3, r2
 800920a:	81a3      	strh	r3, [r4, #12]
 800920c:	6923      	ldr	r3, [r4, #16]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d10b      	bne.n	800922a <__swsetup_r+0xa6>
 8009212:	21a0      	movs	r1, #160	; 0xa0
 8009214:	2280      	movs	r2, #128	; 0x80
 8009216:	89a3      	ldrh	r3, [r4, #12]
 8009218:	0089      	lsls	r1, r1, #2
 800921a:	0092      	lsls	r2, r2, #2
 800921c:	400b      	ands	r3, r1
 800921e:	4293      	cmp	r3, r2
 8009220:	d003      	beq.n	800922a <__swsetup_r+0xa6>
 8009222:	0021      	movs	r1, r4
 8009224:	0030      	movs	r0, r6
 8009226:	f000 fa27 	bl	8009678 <__smakebuf_r>
 800922a:	220c      	movs	r2, #12
 800922c:	5ea3      	ldrsh	r3, [r4, r2]
 800922e:	2001      	movs	r0, #1
 8009230:	001a      	movs	r2, r3
 8009232:	b299      	uxth	r1, r3
 8009234:	4002      	ands	r2, r0
 8009236:	4203      	tst	r3, r0
 8009238:	d00f      	beq.n	800925a <__swsetup_r+0xd6>
 800923a:	2200      	movs	r2, #0
 800923c:	60a2      	str	r2, [r4, #8]
 800923e:	6962      	ldr	r2, [r4, #20]
 8009240:	4252      	negs	r2, r2
 8009242:	61a2      	str	r2, [r4, #24]
 8009244:	2000      	movs	r0, #0
 8009246:	6922      	ldr	r2, [r4, #16]
 8009248:	4282      	cmp	r2, r0
 800924a:	d1ba      	bne.n	80091c2 <__swsetup_r+0x3e>
 800924c:	060a      	lsls	r2, r1, #24
 800924e:	d5b8      	bpl.n	80091c2 <__swsetup_r+0x3e>
 8009250:	2240      	movs	r2, #64	; 0x40
 8009252:	4313      	orrs	r3, r2
 8009254:	81a3      	strh	r3, [r4, #12]
 8009256:	3801      	subs	r0, #1
 8009258:	e7b3      	b.n	80091c2 <__swsetup_r+0x3e>
 800925a:	0788      	lsls	r0, r1, #30
 800925c:	d400      	bmi.n	8009260 <__swsetup_r+0xdc>
 800925e:	6962      	ldr	r2, [r4, #20]
 8009260:	60a2      	str	r2, [r4, #8]
 8009262:	e7ef      	b.n	8009244 <__swsetup_r+0xc0>
 8009264:	2000000c 	.word	0x2000000c
 8009268:	08009f84 	.word	0x08009f84
 800926c:	08009fa4 	.word	0x08009fa4
 8009270:	08009f64 	.word	0x08009f64

08009274 <abort>:
 8009274:	2006      	movs	r0, #6
 8009276:	b510      	push	{r4, lr}
 8009278:	f000 fa74 	bl	8009764 <raise>
 800927c:	2001      	movs	r0, #1
 800927e:	f7fa fa50 	bl	8003722 <_exit>
	...

08009284 <__sflush_r>:
 8009284:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009286:	898b      	ldrh	r3, [r1, #12]
 8009288:	0005      	movs	r5, r0
 800928a:	000c      	movs	r4, r1
 800928c:	071a      	lsls	r2, r3, #28
 800928e:	d45f      	bmi.n	8009350 <__sflush_r+0xcc>
 8009290:	684a      	ldr	r2, [r1, #4]
 8009292:	2a00      	cmp	r2, #0
 8009294:	dc04      	bgt.n	80092a0 <__sflush_r+0x1c>
 8009296:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009298:	2a00      	cmp	r2, #0
 800929a:	dc01      	bgt.n	80092a0 <__sflush_r+0x1c>
 800929c:	2000      	movs	r0, #0
 800929e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80092a0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80092a2:	2f00      	cmp	r7, #0
 80092a4:	d0fa      	beq.n	800929c <__sflush_r+0x18>
 80092a6:	2200      	movs	r2, #0
 80092a8:	2180      	movs	r1, #128	; 0x80
 80092aa:	682e      	ldr	r6, [r5, #0]
 80092ac:	602a      	str	r2, [r5, #0]
 80092ae:	001a      	movs	r2, r3
 80092b0:	0149      	lsls	r1, r1, #5
 80092b2:	400a      	ands	r2, r1
 80092b4:	420b      	tst	r3, r1
 80092b6:	d034      	beq.n	8009322 <__sflush_r+0x9e>
 80092b8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80092ba:	89a3      	ldrh	r3, [r4, #12]
 80092bc:	075b      	lsls	r3, r3, #29
 80092be:	d506      	bpl.n	80092ce <__sflush_r+0x4a>
 80092c0:	6863      	ldr	r3, [r4, #4]
 80092c2:	1ac0      	subs	r0, r0, r3
 80092c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d001      	beq.n	80092ce <__sflush_r+0x4a>
 80092ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092cc:	1ac0      	subs	r0, r0, r3
 80092ce:	0002      	movs	r2, r0
 80092d0:	6a21      	ldr	r1, [r4, #32]
 80092d2:	2300      	movs	r3, #0
 80092d4:	0028      	movs	r0, r5
 80092d6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80092d8:	47b8      	blx	r7
 80092da:	89a1      	ldrh	r1, [r4, #12]
 80092dc:	1c43      	adds	r3, r0, #1
 80092de:	d106      	bne.n	80092ee <__sflush_r+0x6a>
 80092e0:	682b      	ldr	r3, [r5, #0]
 80092e2:	2b1d      	cmp	r3, #29
 80092e4:	d831      	bhi.n	800934a <__sflush_r+0xc6>
 80092e6:	4a2c      	ldr	r2, [pc, #176]	; (8009398 <__sflush_r+0x114>)
 80092e8:	40da      	lsrs	r2, r3
 80092ea:	07d3      	lsls	r3, r2, #31
 80092ec:	d52d      	bpl.n	800934a <__sflush_r+0xc6>
 80092ee:	2300      	movs	r3, #0
 80092f0:	6063      	str	r3, [r4, #4]
 80092f2:	6923      	ldr	r3, [r4, #16]
 80092f4:	6023      	str	r3, [r4, #0]
 80092f6:	04cb      	lsls	r3, r1, #19
 80092f8:	d505      	bpl.n	8009306 <__sflush_r+0x82>
 80092fa:	1c43      	adds	r3, r0, #1
 80092fc:	d102      	bne.n	8009304 <__sflush_r+0x80>
 80092fe:	682b      	ldr	r3, [r5, #0]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d100      	bne.n	8009306 <__sflush_r+0x82>
 8009304:	6560      	str	r0, [r4, #84]	; 0x54
 8009306:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009308:	602e      	str	r6, [r5, #0]
 800930a:	2900      	cmp	r1, #0
 800930c:	d0c6      	beq.n	800929c <__sflush_r+0x18>
 800930e:	0023      	movs	r3, r4
 8009310:	3344      	adds	r3, #68	; 0x44
 8009312:	4299      	cmp	r1, r3
 8009314:	d002      	beq.n	800931c <__sflush_r+0x98>
 8009316:	0028      	movs	r0, r5
 8009318:	f7ff fa86 	bl	8008828 <_free_r>
 800931c:	2000      	movs	r0, #0
 800931e:	6360      	str	r0, [r4, #52]	; 0x34
 8009320:	e7bd      	b.n	800929e <__sflush_r+0x1a>
 8009322:	2301      	movs	r3, #1
 8009324:	0028      	movs	r0, r5
 8009326:	6a21      	ldr	r1, [r4, #32]
 8009328:	47b8      	blx	r7
 800932a:	1c43      	adds	r3, r0, #1
 800932c:	d1c5      	bne.n	80092ba <__sflush_r+0x36>
 800932e:	682b      	ldr	r3, [r5, #0]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d0c2      	beq.n	80092ba <__sflush_r+0x36>
 8009334:	2b1d      	cmp	r3, #29
 8009336:	d001      	beq.n	800933c <__sflush_r+0xb8>
 8009338:	2b16      	cmp	r3, #22
 800933a:	d101      	bne.n	8009340 <__sflush_r+0xbc>
 800933c:	602e      	str	r6, [r5, #0]
 800933e:	e7ad      	b.n	800929c <__sflush_r+0x18>
 8009340:	2340      	movs	r3, #64	; 0x40
 8009342:	89a2      	ldrh	r2, [r4, #12]
 8009344:	4313      	orrs	r3, r2
 8009346:	81a3      	strh	r3, [r4, #12]
 8009348:	e7a9      	b.n	800929e <__sflush_r+0x1a>
 800934a:	2340      	movs	r3, #64	; 0x40
 800934c:	430b      	orrs	r3, r1
 800934e:	e7fa      	b.n	8009346 <__sflush_r+0xc2>
 8009350:	690f      	ldr	r7, [r1, #16]
 8009352:	2f00      	cmp	r7, #0
 8009354:	d0a2      	beq.n	800929c <__sflush_r+0x18>
 8009356:	680a      	ldr	r2, [r1, #0]
 8009358:	600f      	str	r7, [r1, #0]
 800935a:	1bd2      	subs	r2, r2, r7
 800935c:	9201      	str	r2, [sp, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	079b      	lsls	r3, r3, #30
 8009362:	d100      	bne.n	8009366 <__sflush_r+0xe2>
 8009364:	694a      	ldr	r2, [r1, #20]
 8009366:	60a2      	str	r2, [r4, #8]
 8009368:	9b01      	ldr	r3, [sp, #4]
 800936a:	2b00      	cmp	r3, #0
 800936c:	dc00      	bgt.n	8009370 <__sflush_r+0xec>
 800936e:	e795      	b.n	800929c <__sflush_r+0x18>
 8009370:	003a      	movs	r2, r7
 8009372:	0028      	movs	r0, r5
 8009374:	9b01      	ldr	r3, [sp, #4]
 8009376:	6a21      	ldr	r1, [r4, #32]
 8009378:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800937a:	47b0      	blx	r6
 800937c:	2800      	cmp	r0, #0
 800937e:	dc06      	bgt.n	800938e <__sflush_r+0x10a>
 8009380:	2340      	movs	r3, #64	; 0x40
 8009382:	2001      	movs	r0, #1
 8009384:	89a2      	ldrh	r2, [r4, #12]
 8009386:	4240      	negs	r0, r0
 8009388:	4313      	orrs	r3, r2
 800938a:	81a3      	strh	r3, [r4, #12]
 800938c:	e787      	b.n	800929e <__sflush_r+0x1a>
 800938e:	9b01      	ldr	r3, [sp, #4]
 8009390:	183f      	adds	r7, r7, r0
 8009392:	1a1b      	subs	r3, r3, r0
 8009394:	9301      	str	r3, [sp, #4]
 8009396:	e7e7      	b.n	8009368 <__sflush_r+0xe4>
 8009398:	20400001 	.word	0x20400001

0800939c <_fflush_r>:
 800939c:	690b      	ldr	r3, [r1, #16]
 800939e:	b570      	push	{r4, r5, r6, lr}
 80093a0:	0005      	movs	r5, r0
 80093a2:	000c      	movs	r4, r1
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d102      	bne.n	80093ae <_fflush_r+0x12>
 80093a8:	2500      	movs	r5, #0
 80093aa:	0028      	movs	r0, r5
 80093ac:	bd70      	pop	{r4, r5, r6, pc}
 80093ae:	2800      	cmp	r0, #0
 80093b0:	d004      	beq.n	80093bc <_fflush_r+0x20>
 80093b2:	6983      	ldr	r3, [r0, #24]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d101      	bne.n	80093bc <_fflush_r+0x20>
 80093b8:	f000 f892 	bl	80094e0 <__sinit>
 80093bc:	4b14      	ldr	r3, [pc, #80]	; (8009410 <_fflush_r+0x74>)
 80093be:	429c      	cmp	r4, r3
 80093c0:	d11b      	bne.n	80093fa <_fflush_r+0x5e>
 80093c2:	686c      	ldr	r4, [r5, #4]
 80093c4:	220c      	movs	r2, #12
 80093c6:	5ea3      	ldrsh	r3, [r4, r2]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d0ed      	beq.n	80093a8 <_fflush_r+0xc>
 80093cc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80093ce:	07d2      	lsls	r2, r2, #31
 80093d0:	d404      	bmi.n	80093dc <_fflush_r+0x40>
 80093d2:	059b      	lsls	r3, r3, #22
 80093d4:	d402      	bmi.n	80093dc <_fflush_r+0x40>
 80093d6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093d8:	f000 f923 	bl	8009622 <__retarget_lock_acquire_recursive>
 80093dc:	0028      	movs	r0, r5
 80093de:	0021      	movs	r1, r4
 80093e0:	f7ff ff50 	bl	8009284 <__sflush_r>
 80093e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093e6:	0005      	movs	r5, r0
 80093e8:	07db      	lsls	r3, r3, #31
 80093ea:	d4de      	bmi.n	80093aa <_fflush_r+0xe>
 80093ec:	89a3      	ldrh	r3, [r4, #12]
 80093ee:	059b      	lsls	r3, r3, #22
 80093f0:	d4db      	bmi.n	80093aa <_fflush_r+0xe>
 80093f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093f4:	f000 f916 	bl	8009624 <__retarget_lock_release_recursive>
 80093f8:	e7d7      	b.n	80093aa <_fflush_r+0xe>
 80093fa:	4b06      	ldr	r3, [pc, #24]	; (8009414 <_fflush_r+0x78>)
 80093fc:	429c      	cmp	r4, r3
 80093fe:	d101      	bne.n	8009404 <_fflush_r+0x68>
 8009400:	68ac      	ldr	r4, [r5, #8]
 8009402:	e7df      	b.n	80093c4 <_fflush_r+0x28>
 8009404:	4b04      	ldr	r3, [pc, #16]	; (8009418 <_fflush_r+0x7c>)
 8009406:	429c      	cmp	r4, r3
 8009408:	d1dc      	bne.n	80093c4 <_fflush_r+0x28>
 800940a:	68ec      	ldr	r4, [r5, #12]
 800940c:	e7da      	b.n	80093c4 <_fflush_r+0x28>
 800940e:	46c0      	nop			; (mov r8, r8)
 8009410:	08009f84 	.word	0x08009f84
 8009414:	08009fa4 	.word	0x08009fa4
 8009418:	08009f64 	.word	0x08009f64

0800941c <std>:
 800941c:	2300      	movs	r3, #0
 800941e:	b510      	push	{r4, lr}
 8009420:	0004      	movs	r4, r0
 8009422:	6003      	str	r3, [r0, #0]
 8009424:	6043      	str	r3, [r0, #4]
 8009426:	6083      	str	r3, [r0, #8]
 8009428:	8181      	strh	r1, [r0, #12]
 800942a:	6643      	str	r3, [r0, #100]	; 0x64
 800942c:	0019      	movs	r1, r3
 800942e:	81c2      	strh	r2, [r0, #14]
 8009430:	6103      	str	r3, [r0, #16]
 8009432:	6143      	str	r3, [r0, #20]
 8009434:	6183      	str	r3, [r0, #24]
 8009436:	2208      	movs	r2, #8
 8009438:	305c      	adds	r0, #92	; 0x5c
 800943a:	f7fd facf 	bl	80069dc <memset>
 800943e:	4b05      	ldr	r3, [pc, #20]	; (8009454 <std+0x38>)
 8009440:	6224      	str	r4, [r4, #32]
 8009442:	6263      	str	r3, [r4, #36]	; 0x24
 8009444:	4b04      	ldr	r3, [pc, #16]	; (8009458 <std+0x3c>)
 8009446:	62a3      	str	r3, [r4, #40]	; 0x28
 8009448:	4b04      	ldr	r3, [pc, #16]	; (800945c <std+0x40>)
 800944a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800944c:	4b04      	ldr	r3, [pc, #16]	; (8009460 <std+0x44>)
 800944e:	6323      	str	r3, [r4, #48]	; 0x30
 8009450:	bd10      	pop	{r4, pc}
 8009452:	46c0      	nop			; (mov r8, r8)
 8009454:	080097a5 	.word	0x080097a5
 8009458:	080097cd 	.word	0x080097cd
 800945c:	08009805 	.word	0x08009805
 8009460:	08009831 	.word	0x08009831

08009464 <_cleanup_r>:
 8009464:	b510      	push	{r4, lr}
 8009466:	4902      	ldr	r1, [pc, #8]	; (8009470 <_cleanup_r+0xc>)
 8009468:	f000 f8ba 	bl	80095e0 <_fwalk_reent>
 800946c:	bd10      	pop	{r4, pc}
 800946e:	46c0      	nop			; (mov r8, r8)
 8009470:	0800939d 	.word	0x0800939d

08009474 <__sfmoreglue>:
 8009474:	b570      	push	{r4, r5, r6, lr}
 8009476:	2568      	movs	r5, #104	; 0x68
 8009478:	1e4a      	subs	r2, r1, #1
 800947a:	4355      	muls	r5, r2
 800947c:	000e      	movs	r6, r1
 800947e:	0029      	movs	r1, r5
 8009480:	3174      	adds	r1, #116	; 0x74
 8009482:	f7ff fa3d 	bl	8008900 <_malloc_r>
 8009486:	1e04      	subs	r4, r0, #0
 8009488:	d008      	beq.n	800949c <__sfmoreglue+0x28>
 800948a:	2100      	movs	r1, #0
 800948c:	002a      	movs	r2, r5
 800948e:	6001      	str	r1, [r0, #0]
 8009490:	6046      	str	r6, [r0, #4]
 8009492:	300c      	adds	r0, #12
 8009494:	60a0      	str	r0, [r4, #8]
 8009496:	3268      	adds	r2, #104	; 0x68
 8009498:	f7fd faa0 	bl	80069dc <memset>
 800949c:	0020      	movs	r0, r4
 800949e:	bd70      	pop	{r4, r5, r6, pc}

080094a0 <__sfp_lock_acquire>:
 80094a0:	b510      	push	{r4, lr}
 80094a2:	4802      	ldr	r0, [pc, #8]	; (80094ac <__sfp_lock_acquire+0xc>)
 80094a4:	f000 f8bd 	bl	8009622 <__retarget_lock_acquire_recursive>
 80094a8:	bd10      	pop	{r4, pc}
 80094aa:	46c0      	nop			; (mov r8, r8)
 80094ac:	200003a5 	.word	0x200003a5

080094b0 <__sfp_lock_release>:
 80094b0:	b510      	push	{r4, lr}
 80094b2:	4802      	ldr	r0, [pc, #8]	; (80094bc <__sfp_lock_release+0xc>)
 80094b4:	f000 f8b6 	bl	8009624 <__retarget_lock_release_recursive>
 80094b8:	bd10      	pop	{r4, pc}
 80094ba:	46c0      	nop			; (mov r8, r8)
 80094bc:	200003a5 	.word	0x200003a5

080094c0 <__sinit_lock_acquire>:
 80094c0:	b510      	push	{r4, lr}
 80094c2:	4802      	ldr	r0, [pc, #8]	; (80094cc <__sinit_lock_acquire+0xc>)
 80094c4:	f000 f8ad 	bl	8009622 <__retarget_lock_acquire_recursive>
 80094c8:	bd10      	pop	{r4, pc}
 80094ca:	46c0      	nop			; (mov r8, r8)
 80094cc:	200003a6 	.word	0x200003a6

080094d0 <__sinit_lock_release>:
 80094d0:	b510      	push	{r4, lr}
 80094d2:	4802      	ldr	r0, [pc, #8]	; (80094dc <__sinit_lock_release+0xc>)
 80094d4:	f000 f8a6 	bl	8009624 <__retarget_lock_release_recursive>
 80094d8:	bd10      	pop	{r4, pc}
 80094da:	46c0      	nop			; (mov r8, r8)
 80094dc:	200003a6 	.word	0x200003a6

080094e0 <__sinit>:
 80094e0:	b513      	push	{r0, r1, r4, lr}
 80094e2:	0004      	movs	r4, r0
 80094e4:	f7ff ffec 	bl	80094c0 <__sinit_lock_acquire>
 80094e8:	69a3      	ldr	r3, [r4, #24]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d002      	beq.n	80094f4 <__sinit+0x14>
 80094ee:	f7ff ffef 	bl	80094d0 <__sinit_lock_release>
 80094f2:	bd13      	pop	{r0, r1, r4, pc}
 80094f4:	64a3      	str	r3, [r4, #72]	; 0x48
 80094f6:	64e3      	str	r3, [r4, #76]	; 0x4c
 80094f8:	6523      	str	r3, [r4, #80]	; 0x50
 80094fa:	4b13      	ldr	r3, [pc, #76]	; (8009548 <__sinit+0x68>)
 80094fc:	4a13      	ldr	r2, [pc, #76]	; (800954c <__sinit+0x6c>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	62a2      	str	r2, [r4, #40]	; 0x28
 8009502:	9301      	str	r3, [sp, #4]
 8009504:	42a3      	cmp	r3, r4
 8009506:	d101      	bne.n	800950c <__sinit+0x2c>
 8009508:	2301      	movs	r3, #1
 800950a:	61a3      	str	r3, [r4, #24]
 800950c:	0020      	movs	r0, r4
 800950e:	f000 f81f 	bl	8009550 <__sfp>
 8009512:	6060      	str	r0, [r4, #4]
 8009514:	0020      	movs	r0, r4
 8009516:	f000 f81b 	bl	8009550 <__sfp>
 800951a:	60a0      	str	r0, [r4, #8]
 800951c:	0020      	movs	r0, r4
 800951e:	f000 f817 	bl	8009550 <__sfp>
 8009522:	2200      	movs	r2, #0
 8009524:	2104      	movs	r1, #4
 8009526:	60e0      	str	r0, [r4, #12]
 8009528:	6860      	ldr	r0, [r4, #4]
 800952a:	f7ff ff77 	bl	800941c <std>
 800952e:	2201      	movs	r2, #1
 8009530:	2109      	movs	r1, #9
 8009532:	68a0      	ldr	r0, [r4, #8]
 8009534:	f7ff ff72 	bl	800941c <std>
 8009538:	2202      	movs	r2, #2
 800953a:	2112      	movs	r1, #18
 800953c:	68e0      	ldr	r0, [r4, #12]
 800953e:	f7ff ff6d 	bl	800941c <std>
 8009542:	2301      	movs	r3, #1
 8009544:	61a3      	str	r3, [r4, #24]
 8009546:	e7d2      	b.n	80094ee <__sinit+0xe>
 8009548:	08009be8 	.word	0x08009be8
 800954c:	08009465 	.word	0x08009465

08009550 <__sfp>:
 8009550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009552:	0007      	movs	r7, r0
 8009554:	f7ff ffa4 	bl	80094a0 <__sfp_lock_acquire>
 8009558:	4b1f      	ldr	r3, [pc, #124]	; (80095d8 <__sfp+0x88>)
 800955a:	681e      	ldr	r6, [r3, #0]
 800955c:	69b3      	ldr	r3, [r6, #24]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d102      	bne.n	8009568 <__sfp+0x18>
 8009562:	0030      	movs	r0, r6
 8009564:	f7ff ffbc 	bl	80094e0 <__sinit>
 8009568:	3648      	adds	r6, #72	; 0x48
 800956a:	68b4      	ldr	r4, [r6, #8]
 800956c:	6873      	ldr	r3, [r6, #4]
 800956e:	3b01      	subs	r3, #1
 8009570:	d504      	bpl.n	800957c <__sfp+0x2c>
 8009572:	6833      	ldr	r3, [r6, #0]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d022      	beq.n	80095be <__sfp+0x6e>
 8009578:	6836      	ldr	r6, [r6, #0]
 800957a:	e7f6      	b.n	800956a <__sfp+0x1a>
 800957c:	220c      	movs	r2, #12
 800957e:	5ea5      	ldrsh	r5, [r4, r2]
 8009580:	2d00      	cmp	r5, #0
 8009582:	d11a      	bne.n	80095ba <__sfp+0x6a>
 8009584:	0020      	movs	r0, r4
 8009586:	4b15      	ldr	r3, [pc, #84]	; (80095dc <__sfp+0x8c>)
 8009588:	3058      	adds	r0, #88	; 0x58
 800958a:	60e3      	str	r3, [r4, #12]
 800958c:	6665      	str	r5, [r4, #100]	; 0x64
 800958e:	f000 f847 	bl	8009620 <__retarget_lock_init_recursive>
 8009592:	f7ff ff8d 	bl	80094b0 <__sfp_lock_release>
 8009596:	0020      	movs	r0, r4
 8009598:	2208      	movs	r2, #8
 800959a:	0029      	movs	r1, r5
 800959c:	6025      	str	r5, [r4, #0]
 800959e:	60a5      	str	r5, [r4, #8]
 80095a0:	6065      	str	r5, [r4, #4]
 80095a2:	6125      	str	r5, [r4, #16]
 80095a4:	6165      	str	r5, [r4, #20]
 80095a6:	61a5      	str	r5, [r4, #24]
 80095a8:	305c      	adds	r0, #92	; 0x5c
 80095aa:	f7fd fa17 	bl	80069dc <memset>
 80095ae:	6365      	str	r5, [r4, #52]	; 0x34
 80095b0:	63a5      	str	r5, [r4, #56]	; 0x38
 80095b2:	64a5      	str	r5, [r4, #72]	; 0x48
 80095b4:	64e5      	str	r5, [r4, #76]	; 0x4c
 80095b6:	0020      	movs	r0, r4
 80095b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095ba:	3468      	adds	r4, #104	; 0x68
 80095bc:	e7d7      	b.n	800956e <__sfp+0x1e>
 80095be:	2104      	movs	r1, #4
 80095c0:	0038      	movs	r0, r7
 80095c2:	f7ff ff57 	bl	8009474 <__sfmoreglue>
 80095c6:	1e04      	subs	r4, r0, #0
 80095c8:	6030      	str	r0, [r6, #0]
 80095ca:	d1d5      	bne.n	8009578 <__sfp+0x28>
 80095cc:	f7ff ff70 	bl	80094b0 <__sfp_lock_release>
 80095d0:	230c      	movs	r3, #12
 80095d2:	603b      	str	r3, [r7, #0]
 80095d4:	e7ef      	b.n	80095b6 <__sfp+0x66>
 80095d6:	46c0      	nop			; (mov r8, r8)
 80095d8:	08009be8 	.word	0x08009be8
 80095dc:	ffff0001 	.word	0xffff0001

080095e0 <_fwalk_reent>:
 80095e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095e2:	0004      	movs	r4, r0
 80095e4:	0006      	movs	r6, r0
 80095e6:	2700      	movs	r7, #0
 80095e8:	9101      	str	r1, [sp, #4]
 80095ea:	3448      	adds	r4, #72	; 0x48
 80095ec:	6863      	ldr	r3, [r4, #4]
 80095ee:	68a5      	ldr	r5, [r4, #8]
 80095f0:	9300      	str	r3, [sp, #0]
 80095f2:	9b00      	ldr	r3, [sp, #0]
 80095f4:	3b01      	subs	r3, #1
 80095f6:	9300      	str	r3, [sp, #0]
 80095f8:	d504      	bpl.n	8009604 <_fwalk_reent+0x24>
 80095fa:	6824      	ldr	r4, [r4, #0]
 80095fc:	2c00      	cmp	r4, #0
 80095fe:	d1f5      	bne.n	80095ec <_fwalk_reent+0xc>
 8009600:	0038      	movs	r0, r7
 8009602:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009604:	89ab      	ldrh	r3, [r5, #12]
 8009606:	2b01      	cmp	r3, #1
 8009608:	d908      	bls.n	800961c <_fwalk_reent+0x3c>
 800960a:	220e      	movs	r2, #14
 800960c:	5eab      	ldrsh	r3, [r5, r2]
 800960e:	3301      	adds	r3, #1
 8009610:	d004      	beq.n	800961c <_fwalk_reent+0x3c>
 8009612:	0029      	movs	r1, r5
 8009614:	0030      	movs	r0, r6
 8009616:	9b01      	ldr	r3, [sp, #4]
 8009618:	4798      	blx	r3
 800961a:	4307      	orrs	r7, r0
 800961c:	3568      	adds	r5, #104	; 0x68
 800961e:	e7e8      	b.n	80095f2 <_fwalk_reent+0x12>

08009620 <__retarget_lock_init_recursive>:
 8009620:	4770      	bx	lr

08009622 <__retarget_lock_acquire_recursive>:
 8009622:	4770      	bx	lr

08009624 <__retarget_lock_release_recursive>:
 8009624:	4770      	bx	lr
	...

08009628 <__swhatbuf_r>:
 8009628:	b570      	push	{r4, r5, r6, lr}
 800962a:	000e      	movs	r6, r1
 800962c:	001d      	movs	r5, r3
 800962e:	230e      	movs	r3, #14
 8009630:	5ec9      	ldrsh	r1, [r1, r3]
 8009632:	0014      	movs	r4, r2
 8009634:	b096      	sub	sp, #88	; 0x58
 8009636:	2900      	cmp	r1, #0
 8009638:	da08      	bge.n	800964c <__swhatbuf_r+0x24>
 800963a:	220c      	movs	r2, #12
 800963c:	5eb3      	ldrsh	r3, [r6, r2]
 800963e:	2200      	movs	r2, #0
 8009640:	602a      	str	r2, [r5, #0]
 8009642:	061b      	lsls	r3, r3, #24
 8009644:	d411      	bmi.n	800966a <__swhatbuf_r+0x42>
 8009646:	2380      	movs	r3, #128	; 0x80
 8009648:	00db      	lsls	r3, r3, #3
 800964a:	e00f      	b.n	800966c <__swhatbuf_r+0x44>
 800964c:	466a      	mov	r2, sp
 800964e:	f000 f91b 	bl	8009888 <_fstat_r>
 8009652:	2800      	cmp	r0, #0
 8009654:	dbf1      	blt.n	800963a <__swhatbuf_r+0x12>
 8009656:	23f0      	movs	r3, #240	; 0xf0
 8009658:	9901      	ldr	r1, [sp, #4]
 800965a:	021b      	lsls	r3, r3, #8
 800965c:	4019      	ands	r1, r3
 800965e:	4b05      	ldr	r3, [pc, #20]	; (8009674 <__swhatbuf_r+0x4c>)
 8009660:	18c9      	adds	r1, r1, r3
 8009662:	424b      	negs	r3, r1
 8009664:	4159      	adcs	r1, r3
 8009666:	6029      	str	r1, [r5, #0]
 8009668:	e7ed      	b.n	8009646 <__swhatbuf_r+0x1e>
 800966a:	2340      	movs	r3, #64	; 0x40
 800966c:	2000      	movs	r0, #0
 800966e:	6023      	str	r3, [r4, #0]
 8009670:	b016      	add	sp, #88	; 0x58
 8009672:	bd70      	pop	{r4, r5, r6, pc}
 8009674:	ffffe000 	.word	0xffffe000

08009678 <__smakebuf_r>:
 8009678:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800967a:	2602      	movs	r6, #2
 800967c:	898b      	ldrh	r3, [r1, #12]
 800967e:	0005      	movs	r5, r0
 8009680:	000c      	movs	r4, r1
 8009682:	4233      	tst	r3, r6
 8009684:	d006      	beq.n	8009694 <__smakebuf_r+0x1c>
 8009686:	0023      	movs	r3, r4
 8009688:	3347      	adds	r3, #71	; 0x47
 800968a:	6023      	str	r3, [r4, #0]
 800968c:	6123      	str	r3, [r4, #16]
 800968e:	2301      	movs	r3, #1
 8009690:	6163      	str	r3, [r4, #20]
 8009692:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009694:	466a      	mov	r2, sp
 8009696:	ab01      	add	r3, sp, #4
 8009698:	f7ff ffc6 	bl	8009628 <__swhatbuf_r>
 800969c:	9900      	ldr	r1, [sp, #0]
 800969e:	0007      	movs	r7, r0
 80096a0:	0028      	movs	r0, r5
 80096a2:	f7ff f92d 	bl	8008900 <_malloc_r>
 80096a6:	2800      	cmp	r0, #0
 80096a8:	d108      	bne.n	80096bc <__smakebuf_r+0x44>
 80096aa:	220c      	movs	r2, #12
 80096ac:	5ea3      	ldrsh	r3, [r4, r2]
 80096ae:	059a      	lsls	r2, r3, #22
 80096b0:	d4ef      	bmi.n	8009692 <__smakebuf_r+0x1a>
 80096b2:	2203      	movs	r2, #3
 80096b4:	4393      	bics	r3, r2
 80096b6:	431e      	orrs	r6, r3
 80096b8:	81a6      	strh	r6, [r4, #12]
 80096ba:	e7e4      	b.n	8009686 <__smakebuf_r+0xe>
 80096bc:	4b0f      	ldr	r3, [pc, #60]	; (80096fc <__smakebuf_r+0x84>)
 80096be:	62ab      	str	r3, [r5, #40]	; 0x28
 80096c0:	2380      	movs	r3, #128	; 0x80
 80096c2:	89a2      	ldrh	r2, [r4, #12]
 80096c4:	6020      	str	r0, [r4, #0]
 80096c6:	4313      	orrs	r3, r2
 80096c8:	81a3      	strh	r3, [r4, #12]
 80096ca:	9b00      	ldr	r3, [sp, #0]
 80096cc:	6120      	str	r0, [r4, #16]
 80096ce:	6163      	str	r3, [r4, #20]
 80096d0:	9b01      	ldr	r3, [sp, #4]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d00d      	beq.n	80096f2 <__smakebuf_r+0x7a>
 80096d6:	0028      	movs	r0, r5
 80096d8:	230e      	movs	r3, #14
 80096da:	5ee1      	ldrsh	r1, [r4, r3]
 80096dc:	f000 f8e6 	bl	80098ac <_isatty_r>
 80096e0:	2800      	cmp	r0, #0
 80096e2:	d006      	beq.n	80096f2 <__smakebuf_r+0x7a>
 80096e4:	2203      	movs	r2, #3
 80096e6:	89a3      	ldrh	r3, [r4, #12]
 80096e8:	4393      	bics	r3, r2
 80096ea:	001a      	movs	r2, r3
 80096ec:	2301      	movs	r3, #1
 80096ee:	4313      	orrs	r3, r2
 80096f0:	81a3      	strh	r3, [r4, #12]
 80096f2:	89a0      	ldrh	r0, [r4, #12]
 80096f4:	4307      	orrs	r7, r0
 80096f6:	81a7      	strh	r7, [r4, #12]
 80096f8:	e7cb      	b.n	8009692 <__smakebuf_r+0x1a>
 80096fa:	46c0      	nop			; (mov r8, r8)
 80096fc:	08009465 	.word	0x08009465

08009700 <_malloc_usable_size_r>:
 8009700:	1f0b      	subs	r3, r1, #4
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	1f18      	subs	r0, r3, #4
 8009706:	2b00      	cmp	r3, #0
 8009708:	da01      	bge.n	800970e <_malloc_usable_size_r+0xe>
 800970a:	580b      	ldr	r3, [r1, r0]
 800970c:	18c0      	adds	r0, r0, r3
 800970e:	4770      	bx	lr

08009710 <_raise_r>:
 8009710:	b570      	push	{r4, r5, r6, lr}
 8009712:	0004      	movs	r4, r0
 8009714:	000d      	movs	r5, r1
 8009716:	291f      	cmp	r1, #31
 8009718:	d904      	bls.n	8009724 <_raise_r+0x14>
 800971a:	2316      	movs	r3, #22
 800971c:	6003      	str	r3, [r0, #0]
 800971e:	2001      	movs	r0, #1
 8009720:	4240      	negs	r0, r0
 8009722:	bd70      	pop	{r4, r5, r6, pc}
 8009724:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009726:	2b00      	cmp	r3, #0
 8009728:	d004      	beq.n	8009734 <_raise_r+0x24>
 800972a:	008a      	lsls	r2, r1, #2
 800972c:	189b      	adds	r3, r3, r2
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	2a00      	cmp	r2, #0
 8009732:	d108      	bne.n	8009746 <_raise_r+0x36>
 8009734:	0020      	movs	r0, r4
 8009736:	f000 f831 	bl	800979c <_getpid_r>
 800973a:	002a      	movs	r2, r5
 800973c:	0001      	movs	r1, r0
 800973e:	0020      	movs	r0, r4
 8009740:	f000 f81a 	bl	8009778 <_kill_r>
 8009744:	e7ed      	b.n	8009722 <_raise_r+0x12>
 8009746:	2000      	movs	r0, #0
 8009748:	2a01      	cmp	r2, #1
 800974a:	d0ea      	beq.n	8009722 <_raise_r+0x12>
 800974c:	1c51      	adds	r1, r2, #1
 800974e:	d103      	bne.n	8009758 <_raise_r+0x48>
 8009750:	2316      	movs	r3, #22
 8009752:	3001      	adds	r0, #1
 8009754:	6023      	str	r3, [r4, #0]
 8009756:	e7e4      	b.n	8009722 <_raise_r+0x12>
 8009758:	2400      	movs	r4, #0
 800975a:	0028      	movs	r0, r5
 800975c:	601c      	str	r4, [r3, #0]
 800975e:	4790      	blx	r2
 8009760:	0020      	movs	r0, r4
 8009762:	e7de      	b.n	8009722 <_raise_r+0x12>

08009764 <raise>:
 8009764:	b510      	push	{r4, lr}
 8009766:	4b03      	ldr	r3, [pc, #12]	; (8009774 <raise+0x10>)
 8009768:	0001      	movs	r1, r0
 800976a:	6818      	ldr	r0, [r3, #0]
 800976c:	f7ff ffd0 	bl	8009710 <_raise_r>
 8009770:	bd10      	pop	{r4, pc}
 8009772:	46c0      	nop			; (mov r8, r8)
 8009774:	2000000c 	.word	0x2000000c

08009778 <_kill_r>:
 8009778:	2300      	movs	r3, #0
 800977a:	b570      	push	{r4, r5, r6, lr}
 800977c:	4d06      	ldr	r5, [pc, #24]	; (8009798 <_kill_r+0x20>)
 800977e:	0004      	movs	r4, r0
 8009780:	0008      	movs	r0, r1
 8009782:	0011      	movs	r1, r2
 8009784:	602b      	str	r3, [r5, #0]
 8009786:	f7f9 ffbc 	bl	8003702 <_kill>
 800978a:	1c43      	adds	r3, r0, #1
 800978c:	d103      	bne.n	8009796 <_kill_r+0x1e>
 800978e:	682b      	ldr	r3, [r5, #0]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d000      	beq.n	8009796 <_kill_r+0x1e>
 8009794:	6023      	str	r3, [r4, #0]
 8009796:	bd70      	pop	{r4, r5, r6, pc}
 8009798:	200003a0 	.word	0x200003a0

0800979c <_getpid_r>:
 800979c:	b510      	push	{r4, lr}
 800979e:	f7f9 ffaa 	bl	80036f6 <_getpid>
 80097a2:	bd10      	pop	{r4, pc}

080097a4 <__sread>:
 80097a4:	b570      	push	{r4, r5, r6, lr}
 80097a6:	000c      	movs	r4, r1
 80097a8:	250e      	movs	r5, #14
 80097aa:	5f49      	ldrsh	r1, [r1, r5]
 80097ac:	f000 f8a4 	bl	80098f8 <_read_r>
 80097b0:	2800      	cmp	r0, #0
 80097b2:	db03      	blt.n	80097bc <__sread+0x18>
 80097b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80097b6:	181b      	adds	r3, r3, r0
 80097b8:	6563      	str	r3, [r4, #84]	; 0x54
 80097ba:	bd70      	pop	{r4, r5, r6, pc}
 80097bc:	89a3      	ldrh	r3, [r4, #12]
 80097be:	4a02      	ldr	r2, [pc, #8]	; (80097c8 <__sread+0x24>)
 80097c0:	4013      	ands	r3, r2
 80097c2:	81a3      	strh	r3, [r4, #12]
 80097c4:	e7f9      	b.n	80097ba <__sread+0x16>
 80097c6:	46c0      	nop			; (mov r8, r8)
 80097c8:	ffffefff 	.word	0xffffefff

080097cc <__swrite>:
 80097cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ce:	001f      	movs	r7, r3
 80097d0:	898b      	ldrh	r3, [r1, #12]
 80097d2:	0005      	movs	r5, r0
 80097d4:	000c      	movs	r4, r1
 80097d6:	0016      	movs	r6, r2
 80097d8:	05db      	lsls	r3, r3, #23
 80097da:	d505      	bpl.n	80097e8 <__swrite+0x1c>
 80097dc:	230e      	movs	r3, #14
 80097de:	5ec9      	ldrsh	r1, [r1, r3]
 80097e0:	2200      	movs	r2, #0
 80097e2:	2302      	movs	r3, #2
 80097e4:	f000 f874 	bl	80098d0 <_lseek_r>
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	4a05      	ldr	r2, [pc, #20]	; (8009800 <__swrite+0x34>)
 80097ec:	0028      	movs	r0, r5
 80097ee:	4013      	ands	r3, r2
 80097f0:	81a3      	strh	r3, [r4, #12]
 80097f2:	0032      	movs	r2, r6
 80097f4:	230e      	movs	r3, #14
 80097f6:	5ee1      	ldrsh	r1, [r4, r3]
 80097f8:	003b      	movs	r3, r7
 80097fa:	f000 f81f 	bl	800983c <_write_r>
 80097fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009800:	ffffefff 	.word	0xffffefff

08009804 <__sseek>:
 8009804:	b570      	push	{r4, r5, r6, lr}
 8009806:	000c      	movs	r4, r1
 8009808:	250e      	movs	r5, #14
 800980a:	5f49      	ldrsh	r1, [r1, r5]
 800980c:	f000 f860 	bl	80098d0 <_lseek_r>
 8009810:	89a3      	ldrh	r3, [r4, #12]
 8009812:	1c42      	adds	r2, r0, #1
 8009814:	d103      	bne.n	800981e <__sseek+0x1a>
 8009816:	4a05      	ldr	r2, [pc, #20]	; (800982c <__sseek+0x28>)
 8009818:	4013      	ands	r3, r2
 800981a:	81a3      	strh	r3, [r4, #12]
 800981c:	bd70      	pop	{r4, r5, r6, pc}
 800981e:	2280      	movs	r2, #128	; 0x80
 8009820:	0152      	lsls	r2, r2, #5
 8009822:	4313      	orrs	r3, r2
 8009824:	81a3      	strh	r3, [r4, #12]
 8009826:	6560      	str	r0, [r4, #84]	; 0x54
 8009828:	e7f8      	b.n	800981c <__sseek+0x18>
 800982a:	46c0      	nop			; (mov r8, r8)
 800982c:	ffffefff 	.word	0xffffefff

08009830 <__sclose>:
 8009830:	b510      	push	{r4, lr}
 8009832:	230e      	movs	r3, #14
 8009834:	5ec9      	ldrsh	r1, [r1, r3]
 8009836:	f000 f815 	bl	8009864 <_close_r>
 800983a:	bd10      	pop	{r4, pc}

0800983c <_write_r>:
 800983c:	b570      	push	{r4, r5, r6, lr}
 800983e:	0004      	movs	r4, r0
 8009840:	0008      	movs	r0, r1
 8009842:	0011      	movs	r1, r2
 8009844:	001a      	movs	r2, r3
 8009846:	2300      	movs	r3, #0
 8009848:	4d05      	ldr	r5, [pc, #20]	; (8009860 <_write_r+0x24>)
 800984a:	602b      	str	r3, [r5, #0]
 800984c:	f7f9 ff92 	bl	8003774 <_write>
 8009850:	1c43      	adds	r3, r0, #1
 8009852:	d103      	bne.n	800985c <_write_r+0x20>
 8009854:	682b      	ldr	r3, [r5, #0]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d000      	beq.n	800985c <_write_r+0x20>
 800985a:	6023      	str	r3, [r4, #0]
 800985c:	bd70      	pop	{r4, r5, r6, pc}
 800985e:	46c0      	nop			; (mov r8, r8)
 8009860:	200003a0 	.word	0x200003a0

08009864 <_close_r>:
 8009864:	2300      	movs	r3, #0
 8009866:	b570      	push	{r4, r5, r6, lr}
 8009868:	4d06      	ldr	r5, [pc, #24]	; (8009884 <_close_r+0x20>)
 800986a:	0004      	movs	r4, r0
 800986c:	0008      	movs	r0, r1
 800986e:	602b      	str	r3, [r5, #0]
 8009870:	f7f9 ff9c 	bl	80037ac <_close>
 8009874:	1c43      	adds	r3, r0, #1
 8009876:	d103      	bne.n	8009880 <_close_r+0x1c>
 8009878:	682b      	ldr	r3, [r5, #0]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d000      	beq.n	8009880 <_close_r+0x1c>
 800987e:	6023      	str	r3, [r4, #0]
 8009880:	bd70      	pop	{r4, r5, r6, pc}
 8009882:	46c0      	nop			; (mov r8, r8)
 8009884:	200003a0 	.word	0x200003a0

08009888 <_fstat_r>:
 8009888:	2300      	movs	r3, #0
 800988a:	b570      	push	{r4, r5, r6, lr}
 800988c:	4d06      	ldr	r5, [pc, #24]	; (80098a8 <_fstat_r+0x20>)
 800988e:	0004      	movs	r4, r0
 8009890:	0008      	movs	r0, r1
 8009892:	0011      	movs	r1, r2
 8009894:	602b      	str	r3, [r5, #0]
 8009896:	f7f9 ff93 	bl	80037c0 <_fstat>
 800989a:	1c43      	adds	r3, r0, #1
 800989c:	d103      	bne.n	80098a6 <_fstat_r+0x1e>
 800989e:	682b      	ldr	r3, [r5, #0]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d000      	beq.n	80098a6 <_fstat_r+0x1e>
 80098a4:	6023      	str	r3, [r4, #0]
 80098a6:	bd70      	pop	{r4, r5, r6, pc}
 80098a8:	200003a0 	.word	0x200003a0

080098ac <_isatty_r>:
 80098ac:	2300      	movs	r3, #0
 80098ae:	b570      	push	{r4, r5, r6, lr}
 80098b0:	4d06      	ldr	r5, [pc, #24]	; (80098cc <_isatty_r+0x20>)
 80098b2:	0004      	movs	r4, r0
 80098b4:	0008      	movs	r0, r1
 80098b6:	602b      	str	r3, [r5, #0]
 80098b8:	f7f9 ff90 	bl	80037dc <_isatty>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	d103      	bne.n	80098c8 <_isatty_r+0x1c>
 80098c0:	682b      	ldr	r3, [r5, #0]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d000      	beq.n	80098c8 <_isatty_r+0x1c>
 80098c6:	6023      	str	r3, [r4, #0]
 80098c8:	bd70      	pop	{r4, r5, r6, pc}
 80098ca:	46c0      	nop			; (mov r8, r8)
 80098cc:	200003a0 	.word	0x200003a0

080098d0 <_lseek_r>:
 80098d0:	b570      	push	{r4, r5, r6, lr}
 80098d2:	0004      	movs	r4, r0
 80098d4:	0008      	movs	r0, r1
 80098d6:	0011      	movs	r1, r2
 80098d8:	001a      	movs	r2, r3
 80098da:	2300      	movs	r3, #0
 80098dc:	4d05      	ldr	r5, [pc, #20]	; (80098f4 <_lseek_r+0x24>)
 80098de:	602b      	str	r3, [r5, #0]
 80098e0:	f7f9 ff85 	bl	80037ee <_lseek>
 80098e4:	1c43      	adds	r3, r0, #1
 80098e6:	d103      	bne.n	80098f0 <_lseek_r+0x20>
 80098e8:	682b      	ldr	r3, [r5, #0]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d000      	beq.n	80098f0 <_lseek_r+0x20>
 80098ee:	6023      	str	r3, [r4, #0]
 80098f0:	bd70      	pop	{r4, r5, r6, pc}
 80098f2:	46c0      	nop			; (mov r8, r8)
 80098f4:	200003a0 	.word	0x200003a0

080098f8 <_read_r>:
 80098f8:	b570      	push	{r4, r5, r6, lr}
 80098fa:	0004      	movs	r4, r0
 80098fc:	0008      	movs	r0, r1
 80098fe:	0011      	movs	r1, r2
 8009900:	001a      	movs	r2, r3
 8009902:	2300      	movs	r3, #0
 8009904:	4d05      	ldr	r5, [pc, #20]	; (800991c <_read_r+0x24>)
 8009906:	602b      	str	r3, [r5, #0]
 8009908:	f7f9 ff17 	bl	800373a <_read>
 800990c:	1c43      	adds	r3, r0, #1
 800990e:	d103      	bne.n	8009918 <_read_r+0x20>
 8009910:	682b      	ldr	r3, [r5, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d000      	beq.n	8009918 <_read_r+0x20>
 8009916:	6023      	str	r3, [r4, #0]
 8009918:	bd70      	pop	{r4, r5, r6, pc}
 800991a:	46c0      	nop			; (mov r8, r8)
 800991c:	200003a0 	.word	0x200003a0

08009920 <_init>:
 8009920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009922:	46c0      	nop			; (mov r8, r8)
 8009924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009926:	bc08      	pop	{r3}
 8009928:	469e      	mov	lr, r3
 800992a:	4770      	bx	lr

0800992c <_fini>:
 800992c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800992e:	46c0      	nop			; (mov r8, r8)
 8009930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009932:	bc08      	pop	{r3}
 8009934:	469e      	mov	lr, r3
 8009936:	4770      	bx	lr
