ARM GAS  /tmp/ccBcCiqI.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "src/system/tim.c"
  18              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_Base_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_TIM_Base_MspInit:
  26              	.LVL0:
  27              	.LFB219:
   1:src/system/tim.c **** /* USER CODE BEGIN Header */
   2:src/system/tim.c **** /**
   3:src/system/tim.c ****   ******************************************************************************
   4:src/system/tim.c ****   * @file    tim.c
   5:src/system/tim.c ****   * @brief   This file provides code for the configuration
   6:src/system/tim.c ****   *          of the TIM instances.
   7:src/system/tim.c ****   ******************************************************************************
   8:src/system/tim.c ****   * @attention
   9:src/system/tim.c ****   *
  10:src/system/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:src/system/tim.c ****   * All rights reserved.
  12:src/system/tim.c ****   *
  13:src/system/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:src/system/tim.c ****   * in the root directory of this software component.
  15:src/system/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:src/system/tim.c ****   *
  17:src/system/tim.c ****   ******************************************************************************
  18:src/system/tim.c ****   */
  19:src/system/tim.c **** /* USER CODE END Header */
  20:src/system/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:src/system/tim.c **** #include "tim.h"
  22:src/system/tim.c **** 
  23:src/system/tim.c **** /* USER CODE BEGIN 0 */
  24:src/system/tim.c **** 
  25:src/system/tim.c **** /* USER CODE END 0 */
  26:src/system/tim.c **** 
  27:src/system/tim.c **** TIM_HandleTypeDef htim1;
  28:src/system/tim.c **** TIM_HandleTypeDef htim3;
  29:src/system/tim.c **** TIM_HandleTypeDef htim14;
  30:src/system/tim.c **** TIM_HandleTypeDef htim16;
  31:src/system/tim.c **** TIM_HandleTypeDef htim17;
ARM GAS  /tmp/ccBcCiqI.s 			page 2


  32:src/system/tim.c **** 
  33:src/system/tim.c **** /* TIM1 init function */
  34:src/system/tim.c **** void MX_TIM1_Init(void)
  35:src/system/tim.c **** {
  36:src/system/tim.c **** 
  37:src/system/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  38:src/system/tim.c **** 
  39:src/system/tim.c ****   /* USER CODE END TIM1_Init 0 */
  40:src/system/tim.c **** 
  41:src/system/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  42:src/system/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43:src/system/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  44:src/system/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  45:src/system/tim.c **** 
  46:src/system/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  47:src/system/tim.c **** 
  48:src/system/tim.c ****   /* USER CODE END TIM1_Init 1 */
  49:src/system/tim.c ****   htim1.Instance = TIM1;
  50:src/system/tim.c ****   htim1.Init.Prescaler = 0;
  51:src/system/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  52:src/system/tim.c ****   htim1.Init.Period = 65535;
  53:src/system/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  54:src/system/tim.c ****   htim1.Init.RepetitionCounter = 0;
  55:src/system/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  56:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  57:src/system/tim.c ****   {
  58:src/system/tim.c ****     Error_Handler();
  59:src/system/tim.c ****   }
  60:src/system/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  61:src/system/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  62:src/system/tim.c ****   {
  63:src/system/tim.c ****     Error_Handler();
  64:src/system/tim.c ****   }
  65:src/system/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  66:src/system/tim.c ****   {
  67:src/system/tim.c ****     Error_Handler();
  68:src/system/tim.c ****   }
  69:src/system/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  70:src/system/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  71:src/system/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  72:src/system/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  73:src/system/tim.c ****   {
  74:src/system/tim.c ****     Error_Handler();
  75:src/system/tim.c ****   }
  76:src/system/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  77:src/system/tim.c ****   sConfigOC.Pulse = 0;
  78:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  79:src/system/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  80:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  81:src/system/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  82:src/system/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  83:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  84:src/system/tim.c ****   {
  85:src/system/tim.c ****     Error_Handler();
  86:src/system/tim.c ****   }
  87:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  88:src/system/tim.c ****   {
ARM GAS  /tmp/ccBcCiqI.s 			page 3


  89:src/system/tim.c ****     Error_Handler();
  90:src/system/tim.c ****   }
  91:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  92:src/system/tim.c ****   {
  93:src/system/tim.c ****     Error_Handler();
  94:src/system/tim.c ****   }
  95:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  96:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  97:src/system/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  98:src/system/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  99:src/system/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 100:src/system/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 101:src/system/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 102:src/system/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 103:src/system/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 104:src/system/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 105:src/system/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 106:src/system/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 107:src/system/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 108:src/system/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 109:src/system/tim.c ****   {
 110:src/system/tim.c ****     Error_Handler();
 111:src/system/tim.c ****   }
 112:src/system/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 113:src/system/tim.c **** 
 114:src/system/tim.c ****   /* USER CODE END TIM1_Init 2 */
 115:src/system/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 116:src/system/tim.c **** 
 117:src/system/tim.c **** }
 118:src/system/tim.c **** /* TIM3 init function */
 119:src/system/tim.c **** void MX_TIM3_Init(void)
 120:src/system/tim.c **** {
 121:src/system/tim.c **** 
 122:src/system/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 123:src/system/tim.c **** 
 124:src/system/tim.c ****   /* USER CODE END TIM3_Init 0 */
 125:src/system/tim.c **** 
 126:src/system/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 127:src/system/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 128:src/system/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 129:src/system/tim.c **** 
 130:src/system/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 131:src/system/tim.c **** 
 132:src/system/tim.c ****   /* USER CODE END TIM3_Init 1 */
 133:src/system/tim.c ****   htim3.Instance = TIM3;
 134:src/system/tim.c ****   htim3.Init.Prescaler = 0;
 135:src/system/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 136:src/system/tim.c ****   htim3.Init.Period = 65535;
 137:src/system/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 138:src/system/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 139:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 140:src/system/tim.c ****   {
 141:src/system/tim.c ****     Error_Handler();
 142:src/system/tim.c ****   }
 143:src/system/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 144:src/system/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 145:src/system/tim.c ****   {
ARM GAS  /tmp/ccBcCiqI.s 			page 4


 146:src/system/tim.c ****     Error_Handler();
 147:src/system/tim.c ****   }
 148:src/system/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 149:src/system/tim.c ****   {
 150:src/system/tim.c ****     Error_Handler();
 151:src/system/tim.c ****   }
 152:src/system/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 153:src/system/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 154:src/system/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 155:src/system/tim.c ****   {
 156:src/system/tim.c ****     Error_Handler();
 157:src/system/tim.c ****   }
 158:src/system/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 159:src/system/tim.c ****   sConfigOC.Pulse = 0;
 160:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 161:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 162:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 163:src/system/tim.c ****   {
 164:src/system/tim.c ****     Error_Handler();
 165:src/system/tim.c ****   }
 166:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 167:src/system/tim.c ****   {
 168:src/system/tim.c ****     Error_Handler();
 169:src/system/tim.c ****   }
 170:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 171:src/system/tim.c ****   {
 172:src/system/tim.c ****     Error_Handler();
 173:src/system/tim.c ****   }
 174:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 175:src/system/tim.c ****   {
 176:src/system/tim.c ****     Error_Handler();
 177:src/system/tim.c ****   }
 178:src/system/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 179:src/system/tim.c **** 
 180:src/system/tim.c ****   /* USER CODE END TIM3_Init 2 */
 181:src/system/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 182:src/system/tim.c **** 
 183:src/system/tim.c **** }
 184:src/system/tim.c **** /* TIM14 init function */
 185:src/system/tim.c **** void MX_TIM14_Init(void)
 186:src/system/tim.c **** {
 187:src/system/tim.c **** 
 188:src/system/tim.c ****   /* USER CODE BEGIN TIM14_Init 0 */
 189:src/system/tim.c **** 
 190:src/system/tim.c ****   /* USER CODE END TIM14_Init 0 */
 191:src/system/tim.c **** 
 192:src/system/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 193:src/system/tim.c **** 
 194:src/system/tim.c ****   /* USER CODE BEGIN TIM14_Init 1 */
 195:src/system/tim.c **** 
 196:src/system/tim.c ****   /* USER CODE END TIM14_Init 1 */
 197:src/system/tim.c ****   htim14.Instance = TIM14;
 198:src/system/tim.c ****   htim14.Init.Prescaler = 0;
 199:src/system/tim.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 200:src/system/tim.c ****   htim14.Init.Period = 65535;
 201:src/system/tim.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 202:src/system/tim.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /tmp/ccBcCiqI.s 			page 5


 203:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 204:src/system/tim.c ****   {
 205:src/system/tim.c ****     Error_Handler();
 206:src/system/tim.c ****   }
 207:src/system/tim.c ****   if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 208:src/system/tim.c ****   {
 209:src/system/tim.c ****     Error_Handler();
 210:src/system/tim.c ****   }
 211:src/system/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 212:src/system/tim.c ****   sConfigOC.Pulse = 0;
 213:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 214:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 215:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 216:src/system/tim.c ****   {
 217:src/system/tim.c ****     Error_Handler();
 218:src/system/tim.c ****   }
 219:src/system/tim.c ****   /* USER CODE BEGIN TIM14_Init 2 */
 220:src/system/tim.c **** 
 221:src/system/tim.c ****   /* USER CODE END TIM14_Init 2 */
 222:src/system/tim.c ****   HAL_TIM_MspPostInit(&htim14);
 223:src/system/tim.c **** 
 224:src/system/tim.c **** }
 225:src/system/tim.c **** /* TIM16 init function */
 226:src/system/tim.c **** void MX_TIM16_Init(void)
 227:src/system/tim.c **** {
 228:src/system/tim.c **** 
 229:src/system/tim.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 230:src/system/tim.c **** 
 231:src/system/tim.c ****   /* USER CODE END TIM16_Init 0 */
 232:src/system/tim.c **** 
 233:src/system/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 234:src/system/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 235:src/system/tim.c **** 
 236:src/system/tim.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 237:src/system/tim.c **** 
 238:src/system/tim.c ****   /* USER CODE END TIM16_Init 1 */
 239:src/system/tim.c ****   htim16.Instance = TIM16;
 240:src/system/tim.c ****   htim16.Init.Prescaler = 0;
 241:src/system/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 242:src/system/tim.c ****   htim16.Init.Period = 65535;
 243:src/system/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 244:src/system/tim.c ****   htim16.Init.RepetitionCounter = 0;
 245:src/system/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 246:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 247:src/system/tim.c ****   {
 248:src/system/tim.c ****     Error_Handler();
 249:src/system/tim.c ****   }
 250:src/system/tim.c ****   if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 251:src/system/tim.c ****   {
 252:src/system/tim.c ****     Error_Handler();
 253:src/system/tim.c ****   }
 254:src/system/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 255:src/system/tim.c ****   sConfigOC.Pulse = 0;
 256:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 257:src/system/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 258:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 259:src/system/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
ARM GAS  /tmp/ccBcCiqI.s 			page 6


 260:src/system/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 261:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 262:src/system/tim.c ****   {
 263:src/system/tim.c ****     Error_Handler();
 264:src/system/tim.c ****   }
 265:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 266:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 267:src/system/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 268:src/system/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 269:src/system/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 270:src/system/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 271:src/system/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 272:src/system/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 273:src/system/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 274:src/system/tim.c ****   {
 275:src/system/tim.c ****     Error_Handler();
 276:src/system/tim.c ****   }
 277:src/system/tim.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 278:src/system/tim.c **** 
 279:src/system/tim.c ****   /* USER CODE END TIM16_Init 2 */
 280:src/system/tim.c ****   HAL_TIM_MspPostInit(&htim16);
 281:src/system/tim.c **** 
 282:src/system/tim.c **** }
 283:src/system/tim.c **** /* TIM17 init function */
 284:src/system/tim.c **** void MX_TIM17_Init(void)
 285:src/system/tim.c **** {
 286:src/system/tim.c **** 
 287:src/system/tim.c ****   /* USER CODE BEGIN TIM17_Init 0 */
 288:src/system/tim.c **** 
 289:src/system/tim.c ****   /* USER CODE END TIM17_Init 0 */
 290:src/system/tim.c **** 
 291:src/system/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 292:src/system/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 293:src/system/tim.c **** 
 294:src/system/tim.c ****   /* USER CODE BEGIN TIM17_Init 1 */
 295:src/system/tim.c **** 
 296:src/system/tim.c ****   /* USER CODE END TIM17_Init 1 */
 297:src/system/tim.c ****   htim17.Instance = TIM17;
 298:src/system/tim.c ****   htim17.Init.Prescaler = 0;
 299:src/system/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 300:src/system/tim.c ****   htim17.Init.Period = 65535;
 301:src/system/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 302:src/system/tim.c ****   htim17.Init.RepetitionCounter = 0;
 303:src/system/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 304:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 305:src/system/tim.c ****   {
 306:src/system/tim.c ****     Error_Handler();
 307:src/system/tim.c ****   }
 308:src/system/tim.c ****   if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 309:src/system/tim.c ****   {
 310:src/system/tim.c ****     Error_Handler();
 311:src/system/tim.c ****   }
 312:src/system/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 313:src/system/tim.c ****   sConfigOC.Pulse = 0;
 314:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 315:src/system/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 316:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  /tmp/ccBcCiqI.s 			page 7


 317:src/system/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 318:src/system/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 319:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 320:src/system/tim.c ****   {
 321:src/system/tim.c ****     Error_Handler();
 322:src/system/tim.c ****   }
 323:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 324:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 325:src/system/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 326:src/system/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 327:src/system/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 328:src/system/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 329:src/system/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 330:src/system/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 331:src/system/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 332:src/system/tim.c ****   {
 333:src/system/tim.c ****     Error_Handler();
 334:src/system/tim.c ****   }
 335:src/system/tim.c ****   /* USER CODE BEGIN TIM17_Init 2 */
 336:src/system/tim.c **** 
 337:src/system/tim.c ****   /* USER CODE END TIM17_Init 2 */
 338:src/system/tim.c ****   HAL_TIM_MspPostInit(&htim17);
 339:src/system/tim.c **** 
 340:src/system/tim.c **** }
 341:src/system/tim.c **** 
 342:src/system/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 343:src/system/tim.c **** {
  28              		.loc 1 343 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              		.loc 1 343 1 is_stmt 0 view .LVU1
  34 0000 86B0     		sub	sp, sp, #24
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 24
 344:src/system/tim.c **** 
 345:src/system/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  37              		.loc 1 345 3 is_stmt 1 view .LVU2
  38              		.loc 1 345 20 is_stmt 0 view .LVU3
  39 0002 0368     		ldr	r3, [r0]
  40              		.loc 1 345 5 view .LVU4
  41 0004 224A     		ldr	r2, .L11
  42 0006 9342     		cmp	r3, r2
  43 0008 16D0     		beq	.L7
 346:src/system/tim.c ****   {
 347:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 348:src/system/tim.c **** 
 349:src/system/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 350:src/system/tim.c ****     /* TIM1 clock enable */
 351:src/system/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 352:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 353:src/system/tim.c **** 
 354:src/system/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 355:src/system/tim.c ****   }
 356:src/system/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
  44              		.loc 1 356 8 is_stmt 1 view .LVU5
ARM GAS  /tmp/ccBcCiqI.s 			page 8


  45              		.loc 1 356 10 is_stmt 0 view .LVU6
  46 000a 224A     		ldr	r2, .L11+4
  47 000c 9342     		cmp	r3, r2
  48 000e 1FD0     		beq	.L8
 357:src/system/tim.c ****   {
 358:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 359:src/system/tim.c **** 
 360:src/system/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 361:src/system/tim.c ****     /* TIM3 clock enable */
 362:src/system/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 363:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 364:src/system/tim.c **** 
 365:src/system/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 366:src/system/tim.c ****   }
 367:src/system/tim.c ****   else if(tim_baseHandle->Instance==TIM14)
  49              		.loc 1 367 8 is_stmt 1 view .LVU7
  50              		.loc 1 367 10 is_stmt 0 view .LVU8
  51 0010 214A     		ldr	r2, .L11+8
  52 0012 9342     		cmp	r3, r2
  53 0014 26D0     		beq	.L9
 368:src/system/tim.c ****   {
 369:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 370:src/system/tim.c **** 
 371:src/system/tim.c ****   /* USER CODE END TIM14_MspInit 0 */
 372:src/system/tim.c ****     /* TIM14 clock enable */
 373:src/system/tim.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 374:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 375:src/system/tim.c **** 
 376:src/system/tim.c ****   /* USER CODE END TIM14_MspInit 1 */
 377:src/system/tim.c ****   }
 378:src/system/tim.c ****   else if(tim_baseHandle->Instance==TIM16)
  54              		.loc 1 378 8 is_stmt 1 view .LVU9
  55              		.loc 1 378 10 is_stmt 0 view .LVU10
  56 0016 214A     		ldr	r2, .L11+12
  57 0018 9342     		cmp	r3, r2
  58 001a 2ED0     		beq	.L10
 379:src/system/tim.c ****   {
 380:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 381:src/system/tim.c **** 
 382:src/system/tim.c ****   /* USER CODE END TIM16_MspInit 0 */
 383:src/system/tim.c ****     /* TIM16 clock enable */
 384:src/system/tim.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 385:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 386:src/system/tim.c **** 
 387:src/system/tim.c ****   /* USER CODE END TIM16_MspInit 1 */
 388:src/system/tim.c ****   }
 389:src/system/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
  59              		.loc 1 389 8 is_stmt 1 view .LVU11
  60              		.loc 1 389 10 is_stmt 0 view .LVU12
  61 001c 204A     		ldr	r2, .L11+16
  62 001e 9342     		cmp	r3, r2
  63 0020 14D1     		bne	.L1
 390:src/system/tim.c ****   {
 391:src/system/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 392:src/system/tim.c **** 
 393:src/system/tim.c ****   /* USER CODE END TIM17_MspInit 0 */
 394:src/system/tim.c ****     /* TIM17 clock enable */
ARM GAS  /tmp/ccBcCiqI.s 			page 9


 395:src/system/tim.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
  64              		.loc 1 395 5 is_stmt 1 view .LVU13
  65              	.LBB2:
  66              		.loc 1 395 5 view .LVU14
  67              		.loc 1 395 5 view .LVU15
  68 0022 204B     		ldr	r3, .L11+20
  69 0024 1A6C     		ldr	r2, [r3, #64]
  70 0026 8021     		movs	r1, #128
  71 0028 C902     		lsls	r1, r1, #11
  72 002a 0A43     		orrs	r2, r1
  73 002c 1A64     		str	r2, [r3, #64]
  74              		.loc 1 395 5 view .LVU16
  75 002e 1B6C     		ldr	r3, [r3, #64]
  76 0030 0B40     		ands	r3, r1
  77 0032 0593     		str	r3, [sp, #20]
  78              		.loc 1 395 5 view .LVU17
  79 0034 059B     		ldr	r3, [sp, #20]
  80              	.LBE2:
  81              		.loc 1 395 5 view .LVU18
 396:src/system/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 397:src/system/tim.c **** 
 398:src/system/tim.c ****   /* USER CODE END TIM17_MspInit 1 */
 399:src/system/tim.c ****   }
 400:src/system/tim.c **** }
  82              		.loc 1 400 1 is_stmt 0 view .LVU19
  83 0036 09E0     		b	.L1
  84              	.L7:
 351:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  85              		.loc 1 351 5 is_stmt 1 view .LVU20
  86              	.LBB3:
 351:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  87              		.loc 1 351 5 view .LVU21
 351:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  88              		.loc 1 351 5 view .LVU22
  89 0038 1A4B     		ldr	r3, .L11+20
  90 003a 1A6C     		ldr	r2, [r3, #64]
  91 003c 8021     		movs	r1, #128
  92 003e 0901     		lsls	r1, r1, #4
  93 0040 0A43     		orrs	r2, r1
  94 0042 1A64     		str	r2, [r3, #64]
 351:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  95              		.loc 1 351 5 view .LVU23
  96 0044 1B6C     		ldr	r3, [r3, #64]
  97 0046 0B40     		ands	r3, r1
  98 0048 0193     		str	r3, [sp, #4]
 351:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  99              		.loc 1 351 5 view .LVU24
 100 004a 019B     		ldr	r3, [sp, #4]
 101              	.LBE3:
 351:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 102              		.loc 1 351 5 view .LVU25
 103              	.L1:
 104              		.loc 1 400 1 is_stmt 0 view .LVU26
 105 004c 06B0     		add	sp, sp, #24
 106              		@ sp needed
 107 004e 7047     		bx	lr
 108              	.L8:
ARM GAS  /tmp/ccBcCiqI.s 			page 10


 362:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 109              		.loc 1 362 5 is_stmt 1 view .LVU27
 110              	.LBB4:
 362:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 111              		.loc 1 362 5 view .LVU28
 362:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 112              		.loc 1 362 5 view .LVU29
 113 0050 144A     		ldr	r2, .L11+20
 114 0052 D16B     		ldr	r1, [r2, #60]
 115 0054 0223     		movs	r3, #2
 116 0056 1943     		orrs	r1, r3
 117 0058 D163     		str	r1, [r2, #60]
 362:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 118              		.loc 1 362 5 view .LVU30
 119 005a D26B     		ldr	r2, [r2, #60]
 120 005c 1340     		ands	r3, r2
 121 005e 0293     		str	r3, [sp, #8]
 362:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 122              		.loc 1 362 5 view .LVU31
 123 0060 029B     		ldr	r3, [sp, #8]
 124              	.LBE4:
 362:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 125              		.loc 1 362 5 view .LVU32
 126 0062 F3E7     		b	.L1
 127              	.L9:
 373:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 128              		.loc 1 373 5 view .LVU33
 129              	.LBB5:
 373:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 130              		.loc 1 373 5 view .LVU34
 373:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 131              		.loc 1 373 5 view .LVU35
 132 0064 0F4B     		ldr	r3, .L11+20
 133 0066 1A6C     		ldr	r2, [r3, #64]
 134 0068 8021     		movs	r1, #128
 135 006a 0902     		lsls	r1, r1, #8
 136 006c 0A43     		orrs	r2, r1
 137 006e 1A64     		str	r2, [r3, #64]
 373:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 138              		.loc 1 373 5 view .LVU36
 139 0070 1B6C     		ldr	r3, [r3, #64]
 140 0072 0B40     		ands	r3, r1
 141 0074 0393     		str	r3, [sp, #12]
 373:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 142              		.loc 1 373 5 view .LVU37
 143 0076 039B     		ldr	r3, [sp, #12]
 144              	.LBE5:
 373:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 145              		.loc 1 373 5 view .LVU38
 146 0078 E8E7     		b	.L1
 147              	.L10:
 384:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 148              		.loc 1 384 5 view .LVU39
 149              	.LBB6:
 384:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 150              		.loc 1 384 5 view .LVU40
 384:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
ARM GAS  /tmp/ccBcCiqI.s 			page 11


 151              		.loc 1 384 5 view .LVU41
 152 007a 0A4B     		ldr	r3, .L11+20
 153 007c 1A6C     		ldr	r2, [r3, #64]
 154 007e 8021     		movs	r1, #128
 155 0080 8902     		lsls	r1, r1, #10
 156 0082 0A43     		orrs	r2, r1
 157 0084 1A64     		str	r2, [r3, #64]
 384:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 158              		.loc 1 384 5 view .LVU42
 159 0086 1B6C     		ldr	r3, [r3, #64]
 160 0088 0B40     		ands	r3, r1
 161 008a 0493     		str	r3, [sp, #16]
 384:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 162              		.loc 1 384 5 view .LVU43
 163 008c 049B     		ldr	r3, [sp, #16]
 164              	.LBE6:
 384:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 165              		.loc 1 384 5 view .LVU44
 166 008e DDE7     		b	.L1
 167              	.L12:
 168              		.align	2
 169              	.L11:
 170 0090 002C0140 		.word	1073818624
 171 0094 00040040 		.word	1073742848
 172 0098 00200040 		.word	1073750016
 173 009c 00440140 		.word	1073824768
 174 00a0 00480140 		.word	1073825792
 175 00a4 00100240 		.word	1073876992
 176              		.cfi_endproc
 177              	.LFE219:
 179              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 180              		.align	1
 181              		.global	HAL_TIM_MspPostInit
 182              		.syntax unified
 183              		.code	16
 184              		.thumb_func
 186              	HAL_TIM_MspPostInit:
 187              	.LVL1:
 188              	.LFB220:
 401:src/system/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 402:src/system/tim.c **** {
 189              		.loc 1 402 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 56
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		.loc 1 402 1 is_stmt 0 view .LVU46
 194 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 195              	.LCFI1:
 196              		.cfi_def_cfa_offset 20
 197              		.cfi_offset 4, -20
 198              		.cfi_offset 5, -16
 199              		.cfi_offset 6, -12
 200              		.cfi_offset 7, -8
 201              		.cfi_offset 14, -4
 202 0002 8FB0     		sub	sp, sp, #60
 203              	.LCFI2:
 204              		.cfi_def_cfa_offset 80
ARM GAS  /tmp/ccBcCiqI.s 			page 12


 205 0004 0400     		movs	r4, r0
 403:src/system/tim.c **** 
 404:src/system/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 206              		.loc 1 404 3 is_stmt 1 view .LVU47
 207              		.loc 1 404 20 is_stmt 0 view .LVU48
 208 0006 1422     		movs	r2, #20
 209 0008 0021     		movs	r1, #0
 210 000a 09A8     		add	r0, sp, #36
 211              	.LVL2:
 212              		.loc 1 404 20 view .LVU49
 213 000c FFF7FEFF 		bl	memset
 214              	.LVL3:
 405:src/system/tim.c ****   if(timHandle->Instance==TIM1)
 215              		.loc 1 405 3 is_stmt 1 view .LVU50
 216              		.loc 1 405 15 is_stmt 0 view .LVU51
 217 0010 2368     		ldr	r3, [r4]
 218              		.loc 1 405 5 view .LVU52
 219 0012 5E4A     		ldr	r2, .L24
 220 0014 9342     		cmp	r3, r2
 221 0016 10D0     		beq	.L19
 406:src/system/tim.c ****   {
 407:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 408:src/system/tim.c **** 
 409:src/system/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 410:src/system/tim.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 411:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 412:src/system/tim.c ****     /**TIM1 GPIO Configuration
 413:src/system/tim.c ****     PF2-NRST     ------> TIM1_CH4
 414:src/system/tim.c ****     PA0     ------> TIM1_CH1
 415:src/system/tim.c ****     PA1     ------> TIM1_CH2
 416:src/system/tim.c ****     */
 417:src/system/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 418:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 419:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 420:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 421:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 422:src/system/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 423:src/system/tim.c **** 
 424:src/system/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 425:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 427:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 428:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM1;
 429:src/system/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 430:src/system/tim.c **** 
 431:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 432:src/system/tim.c **** 
 433:src/system/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 434:src/system/tim.c ****   }
 435:src/system/tim.c ****   else if(timHandle->Instance==TIM3)
 222              		.loc 1 435 8 is_stmt 1 view .LVU53
 223              		.loc 1 435 10 is_stmt 0 view .LVU54
 224 0018 5D4A     		ldr	r2, .L24+4
 225 001a 9342     		cmp	r3, r2
 226 001c 35D0     		beq	.L20
 436:src/system/tim.c ****   {
 437:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
ARM GAS  /tmp/ccBcCiqI.s 			page 13


 438:src/system/tim.c **** 
 439:src/system/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 440:src/system/tim.c **** 
 441:src/system/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 442:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 443:src/system/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 444:src/system/tim.c ****     /**TIM3 GPIO Configuration
 445:src/system/tim.c ****     PC14-OSCX_IN (PC14)     ------> TIM3_CH2
 446:src/system/tim.c ****     PC15-OSCX_OUT (PC15)     ------> TIM3_CH3
 447:src/system/tim.c ****     PA6     ------> TIM3_CH1
 448:src/system/tim.c ****     PB1     ------> TIM3_CH4
 449:src/system/tim.c ****     */
 450:src/system/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 451:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 452:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 453:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 454:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM3;
 455:src/system/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 456:src/system/tim.c **** 
 457:src/system/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 458:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 459:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 460:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 461:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM3;
 462:src/system/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 463:src/system/tim.c **** 
 464:src/system/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 465:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 466:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 467:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 468:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 469:src/system/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 470:src/system/tim.c **** 
 471:src/system/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 472:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 473:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 474:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 475:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 476:src/system/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 477:src/system/tim.c **** 
 478:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 479:src/system/tim.c **** 
 480:src/system/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 481:src/system/tim.c ****   }
 482:src/system/tim.c ****   else if(timHandle->Instance==TIM14)
 227              		.loc 1 482 8 is_stmt 1 view .LVU55
 228              		.loc 1 482 10 is_stmt 0 view .LVU56
 229 001e 5D4A     		ldr	r2, .L24+8
 230 0020 9342     		cmp	r3, r2
 231 0022 00D1     		bne	.LCB191
 232 0024 77E0     		b	.L21	@long jump
 233              	.LCB191:
 483:src/system/tim.c ****   {
 484:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspPostInit 0 */
 485:src/system/tim.c **** 
 486:src/system/tim.c ****   /* USER CODE END TIM14_MspPostInit 0 */
 487:src/system/tim.c **** 
ARM GAS  /tmp/ccBcCiqI.s 			page 14


 488:src/system/tim.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 489:src/system/tim.c ****     /**TIM14 GPIO Configuration
 490:src/system/tim.c ****     PF0-OSC_IN (PF0)     ------> TIM14_CH1
 491:src/system/tim.c ****     */
 492:src/system/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 493:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 494:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 495:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 496:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM14;
 497:src/system/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 498:src/system/tim.c **** 
 499:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspPostInit 1 */
 500:src/system/tim.c **** 
 501:src/system/tim.c ****   /* USER CODE END TIM14_MspPostInit 1 */
 502:src/system/tim.c ****   }
 503:src/system/tim.c ****   else if(timHandle->Instance==TIM16)
 234              		.loc 1 503 8 is_stmt 1 view .LVU57
 235              		.loc 1 503 10 is_stmt 0 view .LVU58
 236 0026 5C4A     		ldr	r2, .L24+12
 237 0028 9342     		cmp	r3, r2
 238 002a 00D1     		bne	.LCB195
 239 002c 86E0     		b	.L22	@long jump
 240              	.LCB195:
 504:src/system/tim.c ****   {
 505:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspPostInit 0 */
 506:src/system/tim.c **** 
 507:src/system/tim.c ****   /* USER CODE END TIM16_MspPostInit 0 */
 508:src/system/tim.c **** 
 509:src/system/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 510:src/system/tim.c ****     /**TIM16 GPIO Configuration
 511:src/system/tim.c ****     PD0     ------> TIM16_CH1
 512:src/system/tim.c ****     */
 513:src/system/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 514:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 515:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 516:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 517:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 518:src/system/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 519:src/system/tim.c **** 
 520:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspPostInit 1 */
 521:src/system/tim.c **** 
 522:src/system/tim.c ****   /* USER CODE END TIM16_MspPostInit 1 */
 523:src/system/tim.c ****   }
 524:src/system/tim.c ****   else if(timHandle->Instance==TIM17)
 241              		.loc 1 524 8 is_stmt 1 view .LVU59
 242              		.loc 1 524 10 is_stmt 0 view .LVU60
 243 002e 5B4A     		ldr	r2, .L24+16
 244 0030 9342     		cmp	r3, r2
 245 0032 00D1     		bne	.LCB199
 246 0034 95E0     		b	.L23	@long jump
 247              	.LCB199:
 248              	.LVL4:
 249              	.L13:
 525:src/system/tim.c ****   {
 526:src/system/tim.c ****   /* USER CODE BEGIN TIM17_MspPostInit 0 */
 527:src/system/tim.c **** 
 528:src/system/tim.c ****   /* USER CODE END TIM17_MspPostInit 0 */
ARM GAS  /tmp/ccBcCiqI.s 			page 15


 529:src/system/tim.c **** 
 530:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 531:src/system/tim.c ****     /**TIM17 GPIO Configuration
 532:src/system/tim.c ****     PA7     ------> TIM17_CH1
 533:src/system/tim.c ****     */
 534:src/system/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 535:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 536:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 537:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 538:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 539:src/system/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 540:src/system/tim.c **** 
 541:src/system/tim.c ****   /* USER CODE BEGIN TIM17_MspPostInit 1 */
 542:src/system/tim.c **** 
 543:src/system/tim.c ****   /* USER CODE END TIM17_MspPostInit 1 */
 544:src/system/tim.c ****   }
 545:src/system/tim.c **** 
 546:src/system/tim.c **** }
 250              		.loc 1 546 1 view .LVU61
 251 0036 0FB0     		add	sp, sp, #60
 252              		@ sp needed
 253 0038 F0BD     		pop	{r4, r5, r6, r7, pc}
 254              	.LVL5:
 255              	.L19:
 410:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 256              		.loc 1 410 5 is_stmt 1 view .LVU62
 257              	.LBB7:
 410:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 258              		.loc 1 410 5 view .LVU63
 410:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 259              		.loc 1 410 5 view .LVU64
 260 003a 594B     		ldr	r3, .L24+20
 261 003c 596B     		ldr	r1, [r3, #52]
 262 003e 2022     		movs	r2, #32
 263 0040 1143     		orrs	r1, r2
 264 0042 5963     		str	r1, [r3, #52]
 410:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 265              		.loc 1 410 5 view .LVU65
 266 0044 596B     		ldr	r1, [r3, #52]
 267 0046 0A40     		ands	r2, r1
 268 0048 0192     		str	r2, [sp, #4]
 410:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 269              		.loc 1 410 5 view .LVU66
 270 004a 019A     		ldr	r2, [sp, #4]
 271              	.LBE7:
 410:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 272              		.loc 1 410 5 view .LVU67
 411:src/system/tim.c ****     /**TIM1 GPIO Configuration
 273              		.loc 1 411 5 view .LVU68
 274              	.LBB8:
 411:src/system/tim.c ****     /**TIM1 GPIO Configuration
 275              		.loc 1 411 5 view .LVU69
 411:src/system/tim.c ****     /**TIM1 GPIO Configuration
 276              		.loc 1 411 5 view .LVU70
 277 004c 596B     		ldr	r1, [r3, #52]
 278 004e 0122     		movs	r2, #1
 279 0050 1143     		orrs	r1, r2
ARM GAS  /tmp/ccBcCiqI.s 			page 16


 280 0052 5963     		str	r1, [r3, #52]
 411:src/system/tim.c ****     /**TIM1 GPIO Configuration
 281              		.loc 1 411 5 view .LVU71
 282 0054 5B6B     		ldr	r3, [r3, #52]
 283 0056 1340     		ands	r3, r2
 284 0058 0293     		str	r3, [sp, #8]
 411:src/system/tim.c ****     /**TIM1 GPIO Configuration
 285              		.loc 1 411 5 view .LVU72
 286 005a 029B     		ldr	r3, [sp, #8]
 287              	.LBE8:
 411:src/system/tim.c ****     /**TIM1 GPIO Configuration
 288              		.loc 1 411 5 view .LVU73
 417:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289              		.loc 1 417 5 view .LVU74
 417:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 290              		.loc 1 417 25 is_stmt 0 view .LVU75
 291 005c 0423     		movs	r3, #4
 292 005e 0993     		str	r3, [sp, #36]
 418:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 418 5 is_stmt 1 view .LVU76
 418:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 418 26 is_stmt 0 view .LVU77
 295 0060 0224     		movs	r4, #2
 296              	.LVL6:
 418:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 297              		.loc 1 418 26 view .LVU78
 298 0062 0A94     		str	r4, [sp, #40]
 419:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 299              		.loc 1 419 5 is_stmt 1 view .LVU79
 420:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 300              		.loc 1 420 5 view .LVU80
 421:src/system/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 301              		.loc 1 421 5 view .LVU81
 421:src/system/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 302              		.loc 1 421 31 is_stmt 0 view .LVU82
 303 0064 0D92     		str	r2, [sp, #52]
 422:src/system/tim.c **** 
 304              		.loc 1 422 5 is_stmt 1 view .LVU83
 305 0066 09A9     		add	r1, sp, #36
 306 0068 4E48     		ldr	r0, .L24+24
 307 006a FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL7:
 424:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 309              		.loc 1 424 5 view .LVU84
 424:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 310              		.loc 1 424 25 is_stmt 0 view .LVU85
 311 006e 0323     		movs	r3, #3
 312 0070 0993     		str	r3, [sp, #36]
 425:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 313              		.loc 1 425 5 is_stmt 1 view .LVU86
 425:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 314              		.loc 1 425 26 is_stmt 0 view .LVU87
 315 0072 0A94     		str	r4, [sp, #40]
 426:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 316              		.loc 1 426 5 is_stmt 1 view .LVU88
 426:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 317              		.loc 1 426 26 is_stmt 0 view .LVU89
ARM GAS  /tmp/ccBcCiqI.s 			page 17


 318 0074 0023     		movs	r3, #0
 319 0076 0B93     		str	r3, [sp, #44]
 427:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM1;
 320              		.loc 1 427 5 is_stmt 1 view .LVU90
 427:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM1;
 321              		.loc 1 427 27 is_stmt 0 view .LVU91
 322 0078 0C93     		str	r3, [sp, #48]
 428:src/system/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 323              		.loc 1 428 5 is_stmt 1 view .LVU92
 428:src/system/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 324              		.loc 1 428 31 is_stmt 0 view .LVU93
 325 007a 0533     		adds	r3, r3, #5
 326 007c 0D93     		str	r3, [sp, #52]
 429:src/system/tim.c **** 
 327              		.loc 1 429 5 is_stmt 1 view .LVU94
 328 007e A020     		movs	r0, #160
 329 0080 09A9     		add	r1, sp, #36
 330 0082 C005     		lsls	r0, r0, #23
 331 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 332              	.LVL8:
 333 0088 D5E7     		b	.L13
 334              	.LVL9:
 335              	.L20:
 441:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 336              		.loc 1 441 5 view .LVU95
 337              	.LBB9:
 441:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 338              		.loc 1 441 5 view .LVU96
 441:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 339              		.loc 1 441 5 view .LVU97
 340 008a 454B     		ldr	r3, .L24+20
 341 008c 596B     		ldr	r1, [r3, #52]
 342 008e 0422     		movs	r2, #4
 343 0090 1143     		orrs	r1, r2
 344 0092 5963     		str	r1, [r3, #52]
 441:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 345              		.loc 1 441 5 view .LVU98
 346 0094 596B     		ldr	r1, [r3, #52]
 347 0096 0A40     		ands	r2, r1
 348 0098 0392     		str	r2, [sp, #12]
 441:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 349              		.loc 1 441 5 view .LVU99
 350 009a 039A     		ldr	r2, [sp, #12]
 351              	.LBE9:
 441:src/system/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 352              		.loc 1 441 5 view .LVU100
 442:src/system/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 353              		.loc 1 442 5 view .LVU101
 354              	.LBB10:
 442:src/system/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 355              		.loc 1 442 5 view .LVU102
 442:src/system/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 356              		.loc 1 442 5 view .LVU103
 357 009c 5A6B     		ldr	r2, [r3, #52]
 358 009e 0126     		movs	r6, #1
 359 00a0 3243     		orrs	r2, r6
 360 00a2 5A63     		str	r2, [r3, #52]
ARM GAS  /tmp/ccBcCiqI.s 			page 18


 442:src/system/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 361              		.loc 1 442 5 view .LVU104
 362 00a4 5A6B     		ldr	r2, [r3, #52]
 363 00a6 3240     		ands	r2, r6
 364 00a8 0492     		str	r2, [sp, #16]
 442:src/system/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 365              		.loc 1 442 5 view .LVU105
 366 00aa 049A     		ldr	r2, [sp, #16]
 367              	.LBE10:
 442:src/system/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 368              		.loc 1 442 5 view .LVU106
 443:src/system/tim.c ****     /**TIM3 GPIO Configuration
 369              		.loc 1 443 5 view .LVU107
 370              	.LBB11:
 443:src/system/tim.c ****     /**TIM3 GPIO Configuration
 371              		.loc 1 443 5 view .LVU108
 443:src/system/tim.c ****     /**TIM3 GPIO Configuration
 372              		.loc 1 443 5 view .LVU109
 373 00ac 5A6B     		ldr	r2, [r3, #52]
 374 00ae 0224     		movs	r4, #2
 375              	.LVL10:
 443:src/system/tim.c ****     /**TIM3 GPIO Configuration
 376              		.loc 1 443 5 is_stmt 0 view .LVU110
 377 00b0 2243     		orrs	r2, r4
 378 00b2 5A63     		str	r2, [r3, #52]
 443:src/system/tim.c ****     /**TIM3 GPIO Configuration
 379              		.loc 1 443 5 is_stmt 1 view .LVU111
 380 00b4 5B6B     		ldr	r3, [r3, #52]
 381 00b6 2340     		ands	r3, r4
 382 00b8 0593     		str	r3, [sp, #20]
 443:src/system/tim.c ****     /**TIM3 GPIO Configuration
 383              		.loc 1 443 5 view .LVU112
 384 00ba 059B     		ldr	r3, [sp, #20]
 385              	.LBE11:
 443:src/system/tim.c ****     /**TIM3 GPIO Configuration
 386              		.loc 1 443 5 view .LVU113
 450:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 387              		.loc 1 450 5 view .LVU114
 450:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 388              		.loc 1 450 25 is_stmt 0 view .LVU115
 389 00bc 8023     		movs	r3, #128
 390 00be DB01     		lsls	r3, r3, #7
 391 00c0 0993     		str	r3, [sp, #36]
 451:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 392              		.loc 1 451 5 is_stmt 1 view .LVU116
 451:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 393              		.loc 1 451 26 is_stmt 0 view .LVU117
 394 00c2 0A94     		str	r4, [sp, #40]
 452:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 395              		.loc 1 452 5 is_stmt 1 view .LVU118
 453:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM3;
 396              		.loc 1 453 5 view .LVU119
 454:src/system/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 397              		.loc 1 454 5 view .LVU120
 454:src/system/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 398              		.loc 1 454 31 is_stmt 0 view .LVU121
 399 00c4 0B23     		movs	r3, #11
ARM GAS  /tmp/ccBcCiqI.s 			page 19


 400 00c6 0D93     		str	r3, [sp, #52]
 455:src/system/tim.c **** 
 401              		.loc 1 455 5 is_stmt 1 view .LVU122
 402 00c8 374F     		ldr	r7, .L24+28
 403 00ca 09A9     		add	r1, sp, #36
 404 00cc 3800     		movs	r0, r7
 405 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 406              	.LVL11:
 457:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 407              		.loc 1 457 5 view .LVU123
 457:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 408              		.loc 1 457 25 is_stmt 0 view .LVU124
 409 00d2 8023     		movs	r3, #128
 410 00d4 1B02     		lsls	r3, r3, #8
 411 00d6 0993     		str	r3, [sp, #36]
 458:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 412              		.loc 1 458 5 is_stmt 1 view .LVU125
 458:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 413              		.loc 1 458 26 is_stmt 0 view .LVU126
 414 00d8 0A94     		str	r4, [sp, #40]
 459:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 415              		.loc 1 459 5 is_stmt 1 view .LVU127
 459:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 416              		.loc 1 459 26 is_stmt 0 view .LVU128
 417 00da 0025     		movs	r5, #0
 418 00dc 0B95     		str	r5, [sp, #44]
 460:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM3;
 419              		.loc 1 460 5 is_stmt 1 view .LVU129
 460:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM3;
 420              		.loc 1 460 27 is_stmt 0 view .LVU130
 421 00de 0C95     		str	r5, [sp, #48]
 461:src/system/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 422              		.loc 1 461 5 is_stmt 1 view .LVU131
 461:src/system/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 423              		.loc 1 461 31 is_stmt 0 view .LVU132
 424 00e0 0323     		movs	r3, #3
 425 00e2 0D93     		str	r3, [sp, #52]
 462:src/system/tim.c **** 
 426              		.loc 1 462 5 is_stmt 1 view .LVU133
 427 00e4 09A9     		add	r1, sp, #36
 428 00e6 3800     		movs	r0, r7
 429 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 430              	.LVL12:
 464:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 431              		.loc 1 464 5 view .LVU134
 464:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 432              		.loc 1 464 25 is_stmt 0 view .LVU135
 433 00ec 4023     		movs	r3, #64
 434 00ee 0993     		str	r3, [sp, #36]
 465:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 435              		.loc 1 465 5 is_stmt 1 view .LVU136
 465:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 436              		.loc 1 465 26 is_stmt 0 view .LVU137
 437 00f0 0A94     		str	r4, [sp, #40]
 466:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 438              		.loc 1 466 5 is_stmt 1 view .LVU138
 466:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccBcCiqI.s 			page 20


 439              		.loc 1 466 26 is_stmt 0 view .LVU139
 440 00f2 0B95     		str	r5, [sp, #44]
 467:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 441              		.loc 1 467 5 is_stmt 1 view .LVU140
 467:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 442              		.loc 1 467 27 is_stmt 0 view .LVU141
 443 00f4 0C95     		str	r5, [sp, #48]
 468:src/system/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 444              		.loc 1 468 5 is_stmt 1 view .LVU142
 468:src/system/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 445              		.loc 1 468 31 is_stmt 0 view .LVU143
 446 00f6 0D96     		str	r6, [sp, #52]
 469:src/system/tim.c **** 
 447              		.loc 1 469 5 is_stmt 1 view .LVU144
 448 00f8 A020     		movs	r0, #160
 449 00fa 09A9     		add	r1, sp, #36
 450 00fc C005     		lsls	r0, r0, #23
 451 00fe FFF7FEFF 		bl	HAL_GPIO_Init
 452              	.LVL13:
 471:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 453              		.loc 1 471 5 view .LVU145
 471:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 454              		.loc 1 471 25 is_stmt 0 view .LVU146
 455 0102 0994     		str	r4, [sp, #36]
 472:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 456              		.loc 1 472 5 is_stmt 1 view .LVU147
 472:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 457              		.loc 1 472 26 is_stmt 0 view .LVU148
 458 0104 0A94     		str	r4, [sp, #40]
 473:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 459              		.loc 1 473 5 is_stmt 1 view .LVU149
 473:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 460              		.loc 1 473 26 is_stmt 0 view .LVU150
 461 0106 0B95     		str	r5, [sp, #44]
 474:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 462              		.loc 1 474 5 is_stmt 1 view .LVU151
 474:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 463              		.loc 1 474 27 is_stmt 0 view .LVU152
 464 0108 0C95     		str	r5, [sp, #48]
 475:src/system/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 465              		.loc 1 475 5 is_stmt 1 view .LVU153
 475:src/system/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 466              		.loc 1 475 31 is_stmt 0 view .LVU154
 467 010a 0D96     		str	r6, [sp, #52]
 476:src/system/tim.c **** 
 468              		.loc 1 476 5 is_stmt 1 view .LVU155
 469 010c 09A9     		add	r1, sp, #36
 470 010e 2748     		ldr	r0, .L24+32
 471 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 472              	.LVL14:
 473 0114 8FE7     		b	.L13
 474              	.LVL15:
 475              	.L21:
 488:src/system/tim.c ****     /**TIM14 GPIO Configuration
 476              		.loc 1 488 5 view .LVU156
 477              	.LBB12:
 488:src/system/tim.c ****     /**TIM14 GPIO Configuration
ARM GAS  /tmp/ccBcCiqI.s 			page 21


 478              		.loc 1 488 5 view .LVU157
 488:src/system/tim.c ****     /**TIM14 GPIO Configuration
 479              		.loc 1 488 5 view .LVU158
 480 0116 224A     		ldr	r2, .L24+20
 481 0118 516B     		ldr	r1, [r2, #52]
 482 011a 2023     		movs	r3, #32
 483 011c 1943     		orrs	r1, r3
 484 011e 5163     		str	r1, [r2, #52]
 488:src/system/tim.c ****     /**TIM14 GPIO Configuration
 485              		.loc 1 488 5 view .LVU159
 486 0120 526B     		ldr	r2, [r2, #52]
 487 0122 1340     		ands	r3, r2
 488 0124 0693     		str	r3, [sp, #24]
 488:src/system/tim.c ****     /**TIM14 GPIO Configuration
 489              		.loc 1 488 5 view .LVU160
 490 0126 069B     		ldr	r3, [sp, #24]
 491              	.LBE12:
 488:src/system/tim.c ****     /**TIM14 GPIO Configuration
 492              		.loc 1 488 5 view .LVU161
 492:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 493              		.loc 1 492 5 view .LVU162
 492:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 494              		.loc 1 492 25 is_stmt 0 view .LVU163
 495 0128 0123     		movs	r3, #1
 496 012a 0993     		str	r3, [sp, #36]
 493:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 497              		.loc 1 493 5 is_stmt 1 view .LVU164
 493:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 498              		.loc 1 493 26 is_stmt 0 view .LVU165
 499 012c 0133     		adds	r3, r3, #1
 500 012e 0A93     		str	r3, [sp, #40]
 494:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 501              		.loc 1 494 5 is_stmt 1 view .LVU166
 495:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM14;
 502              		.loc 1 495 5 view .LVU167
 496:src/system/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 503              		.loc 1 496 5 view .LVU168
 496:src/system/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 504              		.loc 1 496 31 is_stmt 0 view .LVU169
 505 0130 0D93     		str	r3, [sp, #52]
 497:src/system/tim.c **** 
 506              		.loc 1 497 5 is_stmt 1 view .LVU170
 507 0132 09A9     		add	r1, sp, #36
 508 0134 1B48     		ldr	r0, .L24+24
 509 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 510              	.LVL16:
 511 013a 7CE7     		b	.L13
 512              	.L22:
 509:src/system/tim.c ****     /**TIM16 GPIO Configuration
 513              		.loc 1 509 5 view .LVU171
 514              	.LBB13:
 509:src/system/tim.c ****     /**TIM16 GPIO Configuration
 515              		.loc 1 509 5 view .LVU172
 509:src/system/tim.c ****     /**TIM16 GPIO Configuration
 516              		.loc 1 509 5 view .LVU173
 517 013c 184A     		ldr	r2, .L24+20
 518 013e 516B     		ldr	r1, [r2, #52]
ARM GAS  /tmp/ccBcCiqI.s 			page 22


 519 0140 0823     		movs	r3, #8
 520 0142 1943     		orrs	r1, r3
 521 0144 5163     		str	r1, [r2, #52]
 509:src/system/tim.c ****     /**TIM16 GPIO Configuration
 522              		.loc 1 509 5 view .LVU174
 523 0146 526B     		ldr	r2, [r2, #52]
 524 0148 1340     		ands	r3, r2
 525 014a 0793     		str	r3, [sp, #28]
 509:src/system/tim.c ****     /**TIM16 GPIO Configuration
 526              		.loc 1 509 5 view .LVU175
 527 014c 079B     		ldr	r3, [sp, #28]
 528              	.LBE13:
 509:src/system/tim.c ****     /**TIM16 GPIO Configuration
 529              		.loc 1 509 5 view .LVU176
 513:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 530              		.loc 1 513 5 view .LVU177
 513:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 531              		.loc 1 513 25 is_stmt 0 view .LVU178
 532 014e 0123     		movs	r3, #1
 533 0150 0993     		str	r3, [sp, #36]
 514:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 534              		.loc 1 514 5 is_stmt 1 view .LVU179
 514:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 535              		.loc 1 514 26 is_stmt 0 view .LVU180
 536 0152 0133     		adds	r3, r3, #1
 537 0154 0A93     		str	r3, [sp, #40]
 515:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 538              		.loc 1 515 5 is_stmt 1 view .LVU181
 516:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 539              		.loc 1 516 5 view .LVU182
 517:src/system/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 540              		.loc 1 517 5 view .LVU183
 517:src/system/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 541              		.loc 1 517 31 is_stmt 0 view .LVU184
 542 0156 0D93     		str	r3, [sp, #52]
 518:src/system/tim.c **** 
 543              		.loc 1 518 5 is_stmt 1 view .LVU185
 544 0158 09A9     		add	r1, sp, #36
 545 015a 1548     		ldr	r0, .L24+36
 546 015c FFF7FEFF 		bl	HAL_GPIO_Init
 547              	.LVL17:
 548 0160 69E7     		b	.L13
 549              	.L23:
 530:src/system/tim.c ****     /**TIM17 GPIO Configuration
 550              		.loc 1 530 5 view .LVU186
 551              	.LBB14:
 530:src/system/tim.c ****     /**TIM17 GPIO Configuration
 552              		.loc 1 530 5 view .LVU187
 530:src/system/tim.c ****     /**TIM17 GPIO Configuration
 553              		.loc 1 530 5 view .LVU188
 554 0162 0F4A     		ldr	r2, .L24+20
 555 0164 516B     		ldr	r1, [r2, #52]
 556 0166 0123     		movs	r3, #1
 557 0168 1943     		orrs	r1, r3
 558 016a 5163     		str	r1, [r2, #52]
 530:src/system/tim.c ****     /**TIM17 GPIO Configuration
 559              		.loc 1 530 5 view .LVU189
ARM GAS  /tmp/ccBcCiqI.s 			page 23


 560 016c 526B     		ldr	r2, [r2, #52]
 561 016e 1340     		ands	r3, r2
 562 0170 0893     		str	r3, [sp, #32]
 530:src/system/tim.c ****     /**TIM17 GPIO Configuration
 563              		.loc 1 530 5 view .LVU190
 564 0172 089B     		ldr	r3, [sp, #32]
 565              	.LBE14:
 530:src/system/tim.c ****     /**TIM17 GPIO Configuration
 566              		.loc 1 530 5 view .LVU191
 534:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 567              		.loc 1 534 5 view .LVU192
 534:src/system/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 568              		.loc 1 534 25 is_stmt 0 view .LVU193
 569 0174 8023     		movs	r3, #128
 570 0176 0993     		str	r3, [sp, #36]
 535:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 571              		.loc 1 535 5 is_stmt 1 view .LVU194
 535:src/system/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 572              		.loc 1 535 26 is_stmt 0 view .LVU195
 573 0178 7E3B     		subs	r3, r3, #126
 574 017a 0A93     		str	r3, [sp, #40]
 536:src/system/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 575              		.loc 1 536 5 is_stmt 1 view .LVU196
 537:src/system/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 576              		.loc 1 537 5 view .LVU197
 538:src/system/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 577              		.loc 1 538 5 view .LVU198
 538:src/system/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 578              		.loc 1 538 31 is_stmt 0 view .LVU199
 579 017c 0333     		adds	r3, r3, #3
 580 017e 0D93     		str	r3, [sp, #52]
 539:src/system/tim.c **** 
 581              		.loc 1 539 5 is_stmt 1 view .LVU200
 582 0180 A020     		movs	r0, #160
 583 0182 09A9     		add	r1, sp, #36
 584 0184 C005     		lsls	r0, r0, #23
 585 0186 FFF7FEFF 		bl	HAL_GPIO_Init
 586              	.LVL18:
 587              		.loc 1 546 1 is_stmt 0 view .LVU201
 588 018a 54E7     		b	.L13
 589              	.L25:
 590              		.align	2
 591              	.L24:
 592 018c 002C0140 		.word	1073818624
 593 0190 00040040 		.word	1073742848
 594 0194 00200040 		.word	1073750016
 595 0198 00440140 		.word	1073824768
 596 019c 00480140 		.word	1073825792
 597 01a0 00100240 		.word	1073876992
 598 01a4 00140050 		.word	1342182400
 599 01a8 00080050 		.word	1342179328
 600 01ac 00040050 		.word	1342178304
 601 01b0 000C0050 		.word	1342180352
 602              		.cfi_endproc
 603              	.LFE220:
 605              		.section	.text.MX_TIM1_Init,"ax",%progbits
 606              		.align	1
ARM GAS  /tmp/ccBcCiqI.s 			page 24


 607              		.global	MX_TIM1_Init
 608              		.syntax unified
 609              		.code	16
 610              		.thumb_func
 612              	MX_TIM1_Init:
 613              	.LFB214:
  35:src/system/tim.c **** 
 614              		.loc 1 35 1 is_stmt 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 112
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618 0000 00B5     		push	{lr}
 619              	.LCFI3:
 620              		.cfi_def_cfa_offset 4
 621              		.cfi_offset 14, -4
 622 0002 9DB0     		sub	sp, sp, #116
 623              	.LCFI4:
 624              		.cfi_def_cfa_offset 120
  41:src/system/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 625              		.loc 1 41 3 view .LVU203
  41:src/system/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 626              		.loc 1 41 26 is_stmt 0 view .LVU204
 627 0004 1022     		movs	r2, #16
 628 0006 0021     		movs	r1, #0
 629 0008 18A8     		add	r0, sp, #96
 630 000a FFF7FEFF 		bl	memset
 631              	.LVL19:
  42:src/system/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 632              		.loc 1 42 3 is_stmt 1 view .LVU205
  42:src/system/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 633              		.loc 1 42 27 is_stmt 0 view .LVU206
 634 000e 0C22     		movs	r2, #12
 635 0010 0021     		movs	r1, #0
 636 0012 15A8     		add	r0, sp, #84
 637 0014 FFF7FEFF 		bl	memset
 638              	.LVL20:
  43:src/system/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 639              		.loc 1 43 3 is_stmt 1 view .LVU207
  43:src/system/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 640              		.loc 1 43 22 is_stmt 0 view .LVU208
 641 0018 1C22     		movs	r2, #28
 642 001a 0021     		movs	r1, #0
 643 001c 0EA8     		add	r0, sp, #56
 644 001e FFF7FEFF 		bl	memset
 645              	.LVL21:
  44:src/system/tim.c **** 
 646              		.loc 1 44 3 is_stmt 1 view .LVU209
  44:src/system/tim.c **** 
 647              		.loc 1 44 34 is_stmt 0 view .LVU210
 648 0022 3422     		movs	r2, #52
 649 0024 0021     		movs	r1, #0
 650 0026 01A8     		add	r0, sp, #4
 651 0028 FFF7FEFF 		bl	memset
 652              	.LVL22:
  49:src/system/tim.c ****   htim1.Init.Prescaler = 0;
 653              		.loc 1 49 3 is_stmt 1 view .LVU211
  49:src/system/tim.c ****   htim1.Init.Prescaler = 0;
ARM GAS  /tmp/ccBcCiqI.s 			page 25


 654              		.loc 1 49 18 is_stmt 0 view .LVU212
 655 002c 3C48     		ldr	r0, .L43
 656 002e 3D4B     		ldr	r3, .L43+4
 657 0030 0360     		str	r3, [r0]
  50:src/system/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 658              		.loc 1 50 3 is_stmt 1 view .LVU213
  50:src/system/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 659              		.loc 1 50 24 is_stmt 0 view .LVU214
 660 0032 0023     		movs	r3, #0
 661 0034 4360     		str	r3, [r0, #4]
  51:src/system/tim.c ****   htim1.Init.Period = 65535;
 662              		.loc 1 51 3 is_stmt 1 view .LVU215
  51:src/system/tim.c ****   htim1.Init.Period = 65535;
 663              		.loc 1 51 26 is_stmt 0 view .LVU216
 664 0036 8360     		str	r3, [r0, #8]
  52:src/system/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 665              		.loc 1 52 3 is_stmt 1 view .LVU217
  52:src/system/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 666              		.loc 1 52 21 is_stmt 0 view .LVU218
 667 0038 3B4A     		ldr	r2, .L43+8
 668 003a C260     		str	r2, [r0, #12]
  53:src/system/tim.c ****   htim1.Init.RepetitionCounter = 0;
 669              		.loc 1 53 3 is_stmt 1 view .LVU219
  53:src/system/tim.c ****   htim1.Init.RepetitionCounter = 0;
 670              		.loc 1 53 28 is_stmt 0 view .LVU220
 671 003c 0361     		str	r3, [r0, #16]
  54:src/system/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 672              		.loc 1 54 3 is_stmt 1 view .LVU221
  54:src/system/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 673              		.loc 1 54 32 is_stmt 0 view .LVU222
 674 003e 4361     		str	r3, [r0, #20]
  55:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 675              		.loc 1 55 3 is_stmt 1 view .LVU223
  55:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 676              		.loc 1 55 32 is_stmt 0 view .LVU224
 677 0040 8361     		str	r3, [r0, #24]
  56:src/system/tim.c ****   {
 678              		.loc 1 56 3 is_stmt 1 view .LVU225
  56:src/system/tim.c ****   {
 679              		.loc 1 56 7 is_stmt 0 view .LVU226
 680 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 681              	.LVL23:
  56:src/system/tim.c ****   {
 682              		.loc 1 56 6 view .LVU227
 683 0046 0028     		cmp	r0, #0
 684 0048 52D1     		bne	.L35
 685              	.L27:
  60:src/system/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 686              		.loc 1 60 3 is_stmt 1 view .LVU228
  60:src/system/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 687              		.loc 1 60 34 is_stmt 0 view .LVU229
 688 004a 8023     		movs	r3, #128
 689 004c 5B01     		lsls	r3, r3, #5
 690 004e 1893     		str	r3, [sp, #96]
  61:src/system/tim.c ****   {
 691              		.loc 1 61 3 is_stmt 1 view .LVU230
  61:src/system/tim.c ****   {
ARM GAS  /tmp/ccBcCiqI.s 			page 26


 692              		.loc 1 61 7 is_stmt 0 view .LVU231
 693 0050 3348     		ldr	r0, .L43
 694 0052 18A9     		add	r1, sp, #96
 695 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 696              	.LVL24:
  61:src/system/tim.c ****   {
 697              		.loc 1 61 6 view .LVU232
 698 0058 0028     		cmp	r0, #0
 699 005a 4CD1     		bne	.L36
 700              	.L28:
  65:src/system/tim.c ****   {
 701              		.loc 1 65 3 is_stmt 1 view .LVU233
  65:src/system/tim.c ****   {
 702              		.loc 1 65 7 is_stmt 0 view .LVU234
 703 005c 3048     		ldr	r0, .L43
 704 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 705              	.LVL25:
  65:src/system/tim.c ****   {
 706              		.loc 1 65 6 view .LVU235
 707 0062 0028     		cmp	r0, #0
 708 0064 4AD1     		bne	.L37
 709              	.L29:
  69:src/system/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 710              		.loc 1 69 3 is_stmt 1 view .LVU236
  69:src/system/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 711              		.loc 1 69 37 is_stmt 0 view .LVU237
 712 0066 0023     		movs	r3, #0
 713 0068 1593     		str	r3, [sp, #84]
  70:src/system/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 714              		.loc 1 70 3 is_stmt 1 view .LVU238
  70:src/system/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 715              		.loc 1 70 38 is_stmt 0 view .LVU239
 716 006a 1693     		str	r3, [sp, #88]
  71:src/system/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 717              		.loc 1 71 3 is_stmt 1 view .LVU240
  71:src/system/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 718              		.loc 1 71 33 is_stmt 0 view .LVU241
 719 006c 1793     		str	r3, [sp, #92]
  72:src/system/tim.c ****   {
 720              		.loc 1 72 3 is_stmt 1 view .LVU242
  72:src/system/tim.c ****   {
 721              		.loc 1 72 7 is_stmt 0 view .LVU243
 722 006e 2C48     		ldr	r0, .L43
 723 0070 15A9     		add	r1, sp, #84
 724 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 725              	.LVL26:
  72:src/system/tim.c ****   {
 726              		.loc 1 72 6 view .LVU244
 727 0076 0028     		cmp	r0, #0
 728 0078 43D1     		bne	.L38
 729              	.L30:
  76:src/system/tim.c ****   sConfigOC.Pulse = 0;
 730              		.loc 1 76 3 is_stmt 1 view .LVU245
  76:src/system/tim.c ****   sConfigOC.Pulse = 0;
 731              		.loc 1 76 20 is_stmt 0 view .LVU246
 732 007a 6023     		movs	r3, #96
 733 007c 0E93     		str	r3, [sp, #56]
ARM GAS  /tmp/ccBcCiqI.s 			page 27


  77:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 734              		.loc 1 77 3 is_stmt 1 view .LVU247
  77:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 735              		.loc 1 77 19 is_stmt 0 view .LVU248
 736 007e 0023     		movs	r3, #0
 737 0080 0F93     		str	r3, [sp, #60]
  78:src/system/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 738              		.loc 1 78 3 is_stmt 1 view .LVU249
  78:src/system/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 739              		.loc 1 78 24 is_stmt 0 view .LVU250
 740 0082 1093     		str	r3, [sp, #64]
  79:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 741              		.loc 1 79 3 is_stmt 1 view .LVU251
  79:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 742              		.loc 1 79 25 is_stmt 0 view .LVU252
 743 0084 1193     		str	r3, [sp, #68]
  80:src/system/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 744              		.loc 1 80 3 is_stmt 1 view .LVU253
  80:src/system/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 745              		.loc 1 80 24 is_stmt 0 view .LVU254
 746 0086 1293     		str	r3, [sp, #72]
  81:src/system/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 747              		.loc 1 81 3 is_stmt 1 view .LVU255
  81:src/system/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 748              		.loc 1 81 25 is_stmt 0 view .LVU256
 749 0088 1393     		str	r3, [sp, #76]
  82:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 750              		.loc 1 82 3 is_stmt 1 view .LVU257
  82:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 751              		.loc 1 82 26 is_stmt 0 view .LVU258
 752 008a 1493     		str	r3, [sp, #80]
  83:src/system/tim.c ****   {
 753              		.loc 1 83 3 is_stmt 1 view .LVU259
  83:src/system/tim.c ****   {
 754              		.loc 1 83 7 is_stmt 0 view .LVU260
 755 008c 2448     		ldr	r0, .L43
 756 008e 0022     		movs	r2, #0
 757 0090 0EA9     		add	r1, sp, #56
 758 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 759              	.LVL27:
  83:src/system/tim.c ****   {
 760              		.loc 1 83 6 view .LVU261
 761 0096 0028     		cmp	r0, #0
 762 0098 36D1     		bne	.L39
 763              	.L31:
  87:src/system/tim.c ****   {
 764              		.loc 1 87 3 is_stmt 1 view .LVU262
  87:src/system/tim.c ****   {
 765              		.loc 1 87 7 is_stmt 0 view .LVU263
 766 009a 2148     		ldr	r0, .L43
 767 009c 0422     		movs	r2, #4
 768 009e 0EA9     		add	r1, sp, #56
 769 00a0 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 770              	.LVL28:
  87:src/system/tim.c ****   {
 771              		.loc 1 87 6 view .LVU264
 772 00a4 0028     		cmp	r0, #0
ARM GAS  /tmp/ccBcCiqI.s 			page 28


 773 00a6 32D1     		bne	.L40
 774              	.L32:
  91:src/system/tim.c ****   {
 775              		.loc 1 91 3 is_stmt 1 view .LVU265
  91:src/system/tim.c ****   {
 776              		.loc 1 91 7 is_stmt 0 view .LVU266
 777 00a8 1D48     		ldr	r0, .L43
 778 00aa 0C22     		movs	r2, #12
 779 00ac 0EA9     		add	r1, sp, #56
 780 00ae FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 781              	.LVL29:
  91:src/system/tim.c ****   {
 782              		.loc 1 91 6 view .LVU267
 783 00b2 0028     		cmp	r0, #0
 784 00b4 2ED1     		bne	.L41
 785              	.L33:
  95:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 786              		.loc 1 95 3 is_stmt 1 view .LVU268
  95:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 787              		.loc 1 95 40 is_stmt 0 view .LVU269
 788 00b6 0023     		movs	r3, #0
 789 00b8 0193     		str	r3, [sp, #4]
  96:src/system/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 790              		.loc 1 96 3 is_stmt 1 view .LVU270
  96:src/system/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 791              		.loc 1 96 41 is_stmt 0 view .LVU271
 792 00ba 0293     		str	r3, [sp, #8]
  97:src/system/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 793              		.loc 1 97 3 is_stmt 1 view .LVU272
  97:src/system/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 794              		.loc 1 97 34 is_stmt 0 view .LVU273
 795 00bc 0393     		str	r3, [sp, #12]
  98:src/system/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 796              		.loc 1 98 3 is_stmt 1 view .LVU274
  98:src/system/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 797              		.loc 1 98 33 is_stmt 0 view .LVU275
 798 00be 0493     		str	r3, [sp, #16]
  99:src/system/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 799              		.loc 1 99 3 is_stmt 1 view .LVU276
  99:src/system/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800              		.loc 1 99 35 is_stmt 0 view .LVU277
 801 00c0 0593     		str	r3, [sp, #20]
 100:src/system/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 802              		.loc 1 100 3 is_stmt 1 view .LVU278
 100:src/system/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 803              		.loc 1 100 38 is_stmt 0 view .LVU279
 804 00c2 8022     		movs	r2, #128
 805 00c4 9201     		lsls	r2, r2, #6
 806 00c6 0692     		str	r2, [sp, #24]
 101:src/system/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 807              		.loc 1 101 3 is_stmt 1 view .LVU280
 101:src/system/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 808              		.loc 1 101 36 is_stmt 0 view .LVU281
 809 00c8 0793     		str	r3, [sp, #28]
 102:src/system/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 810              		.loc 1 102 3 is_stmt 1 view .LVU282
 102:src/system/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
ARM GAS  /tmp/ccBcCiqI.s 			page 29


 811              		.loc 1 102 36 is_stmt 0 view .LVU283
 812 00ca 0893     		str	r3, [sp, #32]
 103:src/system/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 813              		.loc 1 103 3 is_stmt 1 view .LVU284
 103:src/system/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 814              		.loc 1 103 36 is_stmt 0 view .LVU285
 815 00cc 0993     		str	r3, [sp, #36]
 104:src/system/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 816              		.loc 1 104 3 is_stmt 1 view .LVU286
 104:src/system/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 817              		.loc 1 104 39 is_stmt 0 view .LVU287
 818 00ce 8022     		movs	r2, #128
 819 00d0 9204     		lsls	r2, r2, #18
 820 00d2 0A92     		str	r2, [sp, #40]
 105:src/system/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 821              		.loc 1 105 3 is_stmt 1 view .LVU288
 105:src/system/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 822              		.loc 1 105 37 is_stmt 0 view .LVU289
 823 00d4 0B93     		str	r3, [sp, #44]
 106:src/system/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 824              		.loc 1 106 3 is_stmt 1 view .LVU290
 106:src/system/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 825              		.loc 1 106 37 is_stmt 0 view .LVU291
 826 00d6 0C93     		str	r3, [sp, #48]
 107:src/system/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 827              		.loc 1 107 3 is_stmt 1 view .LVU292
 107:src/system/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 828              		.loc 1 107 40 is_stmt 0 view .LVU293
 829 00d8 0D93     		str	r3, [sp, #52]
 108:src/system/tim.c ****   {
 830              		.loc 1 108 3 is_stmt 1 view .LVU294
 108:src/system/tim.c ****   {
 831              		.loc 1 108 7 is_stmt 0 view .LVU295
 832 00da 1148     		ldr	r0, .L43
 833 00dc 01A9     		add	r1, sp, #4
 834 00de FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 835              	.LVL30:
 108:src/system/tim.c ****   {
 836              		.loc 1 108 6 view .LVU296
 837 00e2 0028     		cmp	r0, #0
 838 00e4 19D1     		bne	.L42
 839              	.L34:
 115:src/system/tim.c **** 
 840              		.loc 1 115 3 is_stmt 1 view .LVU297
 841 00e6 0E48     		ldr	r0, .L43
 842 00e8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 843              	.LVL31:
 117:src/system/tim.c **** /* TIM3 init function */
 844              		.loc 1 117 1 is_stmt 0 view .LVU298
 845 00ec 1DB0     		add	sp, sp, #116
 846              		@ sp needed
 847 00ee 00BD     		pop	{pc}
 848              	.L35:
  58:src/system/tim.c ****   }
 849              		.loc 1 58 5 is_stmt 1 view .LVU299
 850 00f0 FFF7FEFF 		bl	Error_Handler
 851              	.LVL32:
ARM GAS  /tmp/ccBcCiqI.s 			page 30


 852 00f4 A9E7     		b	.L27
 853              	.L36:
  63:src/system/tim.c ****   }
 854              		.loc 1 63 5 view .LVU300
 855 00f6 FFF7FEFF 		bl	Error_Handler
 856              	.LVL33:
 857 00fa AFE7     		b	.L28
 858              	.L37:
  67:src/system/tim.c ****   }
 859              		.loc 1 67 5 view .LVU301
 860 00fc FFF7FEFF 		bl	Error_Handler
 861              	.LVL34:
 862 0100 B1E7     		b	.L29
 863              	.L38:
  74:src/system/tim.c ****   }
 864              		.loc 1 74 5 view .LVU302
 865 0102 FFF7FEFF 		bl	Error_Handler
 866              	.LVL35:
 867 0106 B8E7     		b	.L30
 868              	.L39:
  85:src/system/tim.c ****   }
 869              		.loc 1 85 5 view .LVU303
 870 0108 FFF7FEFF 		bl	Error_Handler
 871              	.LVL36:
 872 010c C5E7     		b	.L31
 873              	.L40:
  89:src/system/tim.c ****   }
 874              		.loc 1 89 5 view .LVU304
 875 010e FFF7FEFF 		bl	Error_Handler
 876              	.LVL37:
 877 0112 C9E7     		b	.L32
 878              	.L41:
  93:src/system/tim.c ****   }
 879              		.loc 1 93 5 view .LVU305
 880 0114 FFF7FEFF 		bl	Error_Handler
 881              	.LVL38:
 882 0118 CDE7     		b	.L33
 883              	.L42:
 110:src/system/tim.c ****   }
 884              		.loc 1 110 5 view .LVU306
 885 011a FFF7FEFF 		bl	Error_Handler
 886              	.LVL39:
 887 011e E2E7     		b	.L34
 888              	.L44:
 889              		.align	2
 890              	.L43:
 891 0120 00000000 		.word	htim1
 892 0124 002C0140 		.word	1073818624
 893 0128 FFFF0000 		.word	65535
 894              		.cfi_endproc
 895              	.LFE214:
 897              		.section	.text.MX_TIM3_Init,"ax",%progbits
 898              		.align	1
 899              		.global	MX_TIM3_Init
 900              		.syntax unified
 901              		.code	16
 902              		.thumb_func
ARM GAS  /tmp/ccBcCiqI.s 			page 31


 904              	MX_TIM3_Init:
 905              	.LFB215:
 120:src/system/tim.c **** 
 906              		.loc 1 120 1 view -0
 907              		.cfi_startproc
 908              		@ args = 0, pretend = 0, frame = 56
 909              		@ frame_needed = 0, uses_anonymous_args = 0
 910 0000 00B5     		push	{lr}
 911              	.LCFI5:
 912              		.cfi_def_cfa_offset 4
 913              		.cfi_offset 14, -4
 914 0002 8FB0     		sub	sp, sp, #60
 915              	.LCFI6:
 916              		.cfi_def_cfa_offset 64
 126:src/system/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 917              		.loc 1 126 3 view .LVU308
 126:src/system/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 918              		.loc 1 126 26 is_stmt 0 view .LVU309
 919 0004 1022     		movs	r2, #16
 920 0006 0021     		movs	r1, #0
 921 0008 0AA8     		add	r0, sp, #40
 922 000a FFF7FEFF 		bl	memset
 923              	.LVL40:
 127:src/system/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 924              		.loc 1 127 3 is_stmt 1 view .LVU310
 127:src/system/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 925              		.loc 1 127 27 is_stmt 0 view .LVU311
 926 000e 0C22     		movs	r2, #12
 927 0010 0021     		movs	r1, #0
 928 0012 07A8     		add	r0, sp, #28
 929 0014 FFF7FEFF 		bl	memset
 930              	.LVL41:
 128:src/system/tim.c **** 
 931              		.loc 1 128 3 is_stmt 1 view .LVU312
 128:src/system/tim.c **** 
 932              		.loc 1 128 22 is_stmt 0 view .LVU313
 933 0018 1C22     		movs	r2, #28
 934 001a 0021     		movs	r1, #0
 935 001c 6846     		mov	r0, sp
 936 001e FFF7FEFF 		bl	memset
 937              	.LVL42:
 133:src/system/tim.c ****   htim3.Init.Prescaler = 0;
 938              		.loc 1 133 3 is_stmt 1 view .LVU314
 133:src/system/tim.c ****   htim3.Init.Prescaler = 0;
 939              		.loc 1 133 18 is_stmt 0 view .LVU315
 940 0022 3248     		ldr	r0, .L62
 941 0024 324B     		ldr	r3, .L62+4
 942 0026 0360     		str	r3, [r0]
 134:src/system/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 943              		.loc 1 134 3 is_stmt 1 view .LVU316
 134:src/system/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 944              		.loc 1 134 24 is_stmt 0 view .LVU317
 945 0028 0023     		movs	r3, #0
 946 002a 4360     		str	r3, [r0, #4]
 135:src/system/tim.c ****   htim3.Init.Period = 65535;
 947              		.loc 1 135 3 is_stmt 1 view .LVU318
 135:src/system/tim.c ****   htim3.Init.Period = 65535;
ARM GAS  /tmp/ccBcCiqI.s 			page 32


 948              		.loc 1 135 26 is_stmt 0 view .LVU319
 949 002c 8360     		str	r3, [r0, #8]
 136:src/system/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 950              		.loc 1 136 3 is_stmt 1 view .LVU320
 136:src/system/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 951              		.loc 1 136 21 is_stmt 0 view .LVU321
 952 002e 314A     		ldr	r2, .L62+8
 953 0030 C260     		str	r2, [r0, #12]
 137:src/system/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 954              		.loc 1 137 3 is_stmt 1 view .LVU322
 137:src/system/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 955              		.loc 1 137 28 is_stmt 0 view .LVU323
 956 0032 0361     		str	r3, [r0, #16]
 138:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 957              		.loc 1 138 3 is_stmt 1 view .LVU324
 138:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 958              		.loc 1 138 32 is_stmt 0 view .LVU325
 959 0034 8361     		str	r3, [r0, #24]
 139:src/system/tim.c ****   {
 960              		.loc 1 139 3 is_stmt 1 view .LVU326
 139:src/system/tim.c ****   {
 961              		.loc 1 139 7 is_stmt 0 view .LVU327
 962 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 963              	.LVL43:
 139:src/system/tim.c ****   {
 964              		.loc 1 139 6 view .LVU328
 965 003a 0028     		cmp	r0, #0
 966 003c 3DD1     		bne	.L54
 967              	.L46:
 143:src/system/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 968              		.loc 1 143 3 is_stmt 1 view .LVU329
 143:src/system/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 969              		.loc 1 143 34 is_stmt 0 view .LVU330
 970 003e 8023     		movs	r3, #128
 971 0040 5B01     		lsls	r3, r3, #5
 972 0042 0A93     		str	r3, [sp, #40]
 144:src/system/tim.c ****   {
 973              		.loc 1 144 3 is_stmt 1 view .LVU331
 144:src/system/tim.c ****   {
 974              		.loc 1 144 7 is_stmt 0 view .LVU332
 975 0044 2948     		ldr	r0, .L62
 976 0046 0AA9     		add	r1, sp, #40
 977 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 978              	.LVL44:
 144:src/system/tim.c ****   {
 979              		.loc 1 144 6 view .LVU333
 980 004c 0028     		cmp	r0, #0
 981 004e 37D1     		bne	.L55
 982              	.L47:
 148:src/system/tim.c ****   {
 983              		.loc 1 148 3 is_stmt 1 view .LVU334
 148:src/system/tim.c ****   {
 984              		.loc 1 148 7 is_stmt 0 view .LVU335
 985 0050 2648     		ldr	r0, .L62
 986 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 987              	.LVL45:
 148:src/system/tim.c ****   {
ARM GAS  /tmp/ccBcCiqI.s 			page 33


 988              		.loc 1 148 6 view .LVU336
 989 0056 0028     		cmp	r0, #0
 990 0058 35D1     		bne	.L56
 991              	.L48:
 152:src/system/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 992              		.loc 1 152 3 is_stmt 1 view .LVU337
 152:src/system/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 993              		.loc 1 152 37 is_stmt 0 view .LVU338
 994 005a 0023     		movs	r3, #0
 995 005c 0793     		str	r3, [sp, #28]
 153:src/system/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 996              		.loc 1 153 3 is_stmt 1 view .LVU339
 153:src/system/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 997              		.loc 1 153 33 is_stmt 0 view .LVU340
 998 005e 0993     		str	r3, [sp, #36]
 154:src/system/tim.c ****   {
 999              		.loc 1 154 3 is_stmt 1 view .LVU341
 154:src/system/tim.c ****   {
 1000              		.loc 1 154 7 is_stmt 0 view .LVU342
 1001 0060 2248     		ldr	r0, .L62
 1002 0062 07A9     		add	r1, sp, #28
 1003 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1004              	.LVL46:
 154:src/system/tim.c ****   {
 1005              		.loc 1 154 6 view .LVU343
 1006 0068 0028     		cmp	r0, #0
 1007 006a 2FD1     		bne	.L57
 1008              	.L49:
 158:src/system/tim.c ****   sConfigOC.Pulse = 0;
 1009              		.loc 1 158 3 is_stmt 1 view .LVU344
 158:src/system/tim.c ****   sConfigOC.Pulse = 0;
 1010              		.loc 1 158 20 is_stmt 0 view .LVU345
 1011 006c 6023     		movs	r3, #96
 1012 006e 0093     		str	r3, [sp]
 159:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1013              		.loc 1 159 3 is_stmt 1 view .LVU346
 159:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1014              		.loc 1 159 19 is_stmt 0 view .LVU347
 1015 0070 0023     		movs	r3, #0
 1016 0072 0193     		str	r3, [sp, #4]
 160:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1017              		.loc 1 160 3 is_stmt 1 view .LVU348
 160:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1018              		.loc 1 160 24 is_stmt 0 view .LVU349
 1019 0074 0293     		str	r3, [sp, #8]
 161:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1020              		.loc 1 161 3 is_stmt 1 view .LVU350
 161:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1021              		.loc 1 161 24 is_stmt 0 view .LVU351
 1022 0076 0493     		str	r3, [sp, #16]
 162:src/system/tim.c ****   {
 1023              		.loc 1 162 3 is_stmt 1 view .LVU352
 162:src/system/tim.c ****   {
 1024              		.loc 1 162 7 is_stmt 0 view .LVU353
 1025 0078 1C48     		ldr	r0, .L62
 1026 007a 0022     		movs	r2, #0
 1027 007c 6946     		mov	r1, sp
ARM GAS  /tmp/ccBcCiqI.s 			page 34


 1028 007e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1029              	.LVL47:
 162:src/system/tim.c ****   {
 1030              		.loc 1 162 6 view .LVU354
 1031 0082 0028     		cmp	r0, #0
 1032 0084 25D1     		bne	.L58
 1033              	.L50:
 166:src/system/tim.c ****   {
 1034              		.loc 1 166 3 is_stmt 1 view .LVU355
 166:src/system/tim.c ****   {
 1035              		.loc 1 166 7 is_stmt 0 view .LVU356
 1036 0086 1948     		ldr	r0, .L62
 1037 0088 0422     		movs	r2, #4
 1038 008a 6946     		mov	r1, sp
 1039 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1040              	.LVL48:
 166:src/system/tim.c ****   {
 1041              		.loc 1 166 6 view .LVU357
 1042 0090 0028     		cmp	r0, #0
 1043 0092 21D1     		bne	.L59
 1044              	.L51:
 170:src/system/tim.c ****   {
 1045              		.loc 1 170 3 is_stmt 1 view .LVU358
 170:src/system/tim.c ****   {
 1046              		.loc 1 170 7 is_stmt 0 view .LVU359
 1047 0094 1548     		ldr	r0, .L62
 1048 0096 0822     		movs	r2, #8
 1049 0098 6946     		mov	r1, sp
 1050 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1051              	.LVL49:
 170:src/system/tim.c ****   {
 1052              		.loc 1 170 6 view .LVU360
 1053 009e 0028     		cmp	r0, #0
 1054 00a0 1DD1     		bne	.L60
 1055              	.L52:
 174:src/system/tim.c ****   {
 1056              		.loc 1 174 3 is_stmt 1 view .LVU361
 174:src/system/tim.c ****   {
 1057              		.loc 1 174 7 is_stmt 0 view .LVU362
 1058 00a2 1248     		ldr	r0, .L62
 1059 00a4 0C22     		movs	r2, #12
 1060 00a6 6946     		mov	r1, sp
 1061 00a8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1062              	.LVL50:
 174:src/system/tim.c ****   {
 1063              		.loc 1 174 6 view .LVU363
 1064 00ac 0028     		cmp	r0, #0
 1065 00ae 19D1     		bne	.L61
 1066              	.L53:
 181:src/system/tim.c **** 
 1067              		.loc 1 181 3 is_stmt 1 view .LVU364
 1068 00b0 0E48     		ldr	r0, .L62
 1069 00b2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1070              	.LVL51:
 183:src/system/tim.c **** /* TIM14 init function */
 1071              		.loc 1 183 1 is_stmt 0 view .LVU365
 1072 00b6 0FB0     		add	sp, sp, #60
ARM GAS  /tmp/ccBcCiqI.s 			page 35


 1073              		@ sp needed
 1074 00b8 00BD     		pop	{pc}
 1075              	.L54:
 141:src/system/tim.c ****   }
 1076              		.loc 1 141 5 is_stmt 1 view .LVU366
 1077 00ba FFF7FEFF 		bl	Error_Handler
 1078              	.LVL52:
 1079 00be BEE7     		b	.L46
 1080              	.L55:
 146:src/system/tim.c ****   }
 1081              		.loc 1 146 5 view .LVU367
 1082 00c0 FFF7FEFF 		bl	Error_Handler
 1083              	.LVL53:
 1084 00c4 C4E7     		b	.L47
 1085              	.L56:
 150:src/system/tim.c ****   }
 1086              		.loc 1 150 5 view .LVU368
 1087 00c6 FFF7FEFF 		bl	Error_Handler
 1088              	.LVL54:
 1089 00ca C6E7     		b	.L48
 1090              	.L57:
 156:src/system/tim.c ****   }
 1091              		.loc 1 156 5 view .LVU369
 1092 00cc FFF7FEFF 		bl	Error_Handler
 1093              	.LVL55:
 1094 00d0 CCE7     		b	.L49
 1095              	.L58:
 164:src/system/tim.c ****   }
 1096              		.loc 1 164 5 view .LVU370
 1097 00d2 FFF7FEFF 		bl	Error_Handler
 1098              	.LVL56:
 1099 00d6 D6E7     		b	.L50
 1100              	.L59:
 168:src/system/tim.c ****   }
 1101              		.loc 1 168 5 view .LVU371
 1102 00d8 FFF7FEFF 		bl	Error_Handler
 1103              	.LVL57:
 1104 00dc DAE7     		b	.L51
 1105              	.L60:
 172:src/system/tim.c ****   }
 1106              		.loc 1 172 5 view .LVU372
 1107 00de FFF7FEFF 		bl	Error_Handler
 1108              	.LVL58:
 1109 00e2 DEE7     		b	.L52
 1110              	.L61:
 176:src/system/tim.c ****   }
 1111              		.loc 1 176 5 view .LVU373
 1112 00e4 FFF7FEFF 		bl	Error_Handler
 1113              	.LVL59:
 1114 00e8 E2E7     		b	.L53
 1115              	.L63:
 1116 00ea C046     		.align	2
 1117              	.L62:
 1118 00ec 00000000 		.word	htim3
 1119 00f0 00040040 		.word	1073742848
 1120 00f4 FFFF0000 		.word	65535
 1121              		.cfi_endproc
ARM GAS  /tmp/ccBcCiqI.s 			page 36


 1122              	.LFE215:
 1124              		.section	.text.MX_TIM14_Init,"ax",%progbits
 1125              		.align	1
 1126              		.global	MX_TIM14_Init
 1127              		.syntax unified
 1128              		.code	16
 1129              		.thumb_func
 1131              	MX_TIM14_Init:
 1132              	.LFB216:
 186:src/system/tim.c **** 
 1133              		.loc 1 186 1 view -0
 1134              		.cfi_startproc
 1135              		@ args = 0, pretend = 0, frame = 32
 1136              		@ frame_needed = 0, uses_anonymous_args = 0
 1137 0000 00B5     		push	{lr}
 1138              	.LCFI7:
 1139              		.cfi_def_cfa_offset 4
 1140              		.cfi_offset 14, -4
 1141 0002 89B0     		sub	sp, sp, #36
 1142              	.LCFI8:
 1143              		.cfi_def_cfa_offset 40
 192:src/system/tim.c **** 
 1144              		.loc 1 192 3 view .LVU375
 192:src/system/tim.c **** 
 1145              		.loc 1 192 22 is_stmt 0 view .LVU376
 1146 0004 1C22     		movs	r2, #28
 1147 0006 0021     		movs	r1, #0
 1148 0008 01A8     		add	r0, sp, #4
 1149 000a FFF7FEFF 		bl	memset
 1150              	.LVL60:
 197:src/system/tim.c ****   htim14.Init.Prescaler = 0;
 1151              		.loc 1 197 3 is_stmt 1 view .LVU377
 197:src/system/tim.c ****   htim14.Init.Prescaler = 0;
 1152              		.loc 1 197 19 is_stmt 0 view .LVU378
 1153 000e 1748     		ldr	r0, .L71
 1154 0010 174B     		ldr	r3, .L71+4
 1155 0012 0360     		str	r3, [r0]
 198:src/system/tim.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 1156              		.loc 1 198 3 is_stmt 1 view .LVU379
 198:src/system/tim.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 1157              		.loc 1 198 25 is_stmt 0 view .LVU380
 1158 0014 0023     		movs	r3, #0
 1159 0016 4360     		str	r3, [r0, #4]
 199:src/system/tim.c ****   htim14.Init.Period = 65535;
 1160              		.loc 1 199 3 is_stmt 1 view .LVU381
 199:src/system/tim.c ****   htim14.Init.Period = 65535;
 1161              		.loc 1 199 27 is_stmt 0 view .LVU382
 1162 0018 8360     		str	r3, [r0, #8]
 200:src/system/tim.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1163              		.loc 1 200 3 is_stmt 1 view .LVU383
 200:src/system/tim.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1164              		.loc 1 200 22 is_stmt 0 view .LVU384
 1165 001a 164A     		ldr	r2, .L71+8
 1166 001c C260     		str	r2, [r0, #12]
 201:src/system/tim.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1167              		.loc 1 201 3 is_stmt 1 view .LVU385
 201:src/system/tim.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /tmp/ccBcCiqI.s 			page 37


 1168              		.loc 1 201 29 is_stmt 0 view .LVU386
 1169 001e 0361     		str	r3, [r0, #16]
 202:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 1170              		.loc 1 202 3 is_stmt 1 view .LVU387
 202:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 1171              		.loc 1 202 33 is_stmt 0 view .LVU388
 1172 0020 8361     		str	r3, [r0, #24]
 203:src/system/tim.c ****   {
 1173              		.loc 1 203 3 is_stmt 1 view .LVU389
 203:src/system/tim.c ****   {
 1174              		.loc 1 203 7 is_stmt 0 view .LVU390
 1175 0022 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1176              	.LVL61:
 203:src/system/tim.c ****   {
 1177              		.loc 1 203 6 view .LVU391
 1178 0026 0028     		cmp	r0, #0
 1179 0028 16D1     		bne	.L68
 1180              	.L65:
 207:src/system/tim.c ****   {
 1181              		.loc 1 207 3 is_stmt 1 view .LVU392
 207:src/system/tim.c ****   {
 1182              		.loc 1 207 7 is_stmt 0 view .LVU393
 1183 002a 1048     		ldr	r0, .L71
 1184 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1185              	.LVL62:
 207:src/system/tim.c ****   {
 1186              		.loc 1 207 6 view .LVU394
 1187 0030 0028     		cmp	r0, #0
 1188 0032 14D1     		bne	.L69
 1189              	.L66:
 211:src/system/tim.c ****   sConfigOC.Pulse = 0;
 1190              		.loc 1 211 3 is_stmt 1 view .LVU395
 211:src/system/tim.c ****   sConfigOC.Pulse = 0;
 1191              		.loc 1 211 20 is_stmt 0 view .LVU396
 1192 0034 6023     		movs	r3, #96
 1193 0036 0193     		str	r3, [sp, #4]
 212:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1194              		.loc 1 212 3 is_stmt 1 view .LVU397
 212:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1195              		.loc 1 212 19 is_stmt 0 view .LVU398
 1196 0038 0023     		movs	r3, #0
 1197 003a 0293     		str	r3, [sp, #8]
 213:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1198              		.loc 1 213 3 is_stmt 1 view .LVU399
 213:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1199              		.loc 1 213 24 is_stmt 0 view .LVU400
 1200 003c 0393     		str	r3, [sp, #12]
 214:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1201              		.loc 1 214 3 is_stmt 1 view .LVU401
 214:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1202              		.loc 1 214 24 is_stmt 0 view .LVU402
 1203 003e 0593     		str	r3, [sp, #20]
 215:src/system/tim.c ****   {
 1204              		.loc 1 215 3 is_stmt 1 view .LVU403
 215:src/system/tim.c ****   {
 1205              		.loc 1 215 7 is_stmt 0 view .LVU404
 1206 0040 0A48     		ldr	r0, .L71
ARM GAS  /tmp/ccBcCiqI.s 			page 38


 1207 0042 0022     		movs	r2, #0
 1208 0044 01A9     		add	r1, sp, #4
 1209 0046 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1210              	.LVL63:
 215:src/system/tim.c ****   {
 1211              		.loc 1 215 6 view .LVU405
 1212 004a 0028     		cmp	r0, #0
 1213 004c 0AD1     		bne	.L70
 1214              	.L67:
 222:src/system/tim.c **** 
 1215              		.loc 1 222 3 is_stmt 1 view .LVU406
 1216 004e 0748     		ldr	r0, .L71
 1217 0050 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1218              	.LVL64:
 224:src/system/tim.c **** /* TIM16 init function */
 1219              		.loc 1 224 1 is_stmt 0 view .LVU407
 1220 0054 09B0     		add	sp, sp, #36
 1221              		@ sp needed
 1222 0056 00BD     		pop	{pc}
 1223              	.L68:
 205:src/system/tim.c ****   }
 1224              		.loc 1 205 5 is_stmt 1 view .LVU408
 1225 0058 FFF7FEFF 		bl	Error_Handler
 1226              	.LVL65:
 1227 005c E5E7     		b	.L65
 1228              	.L69:
 209:src/system/tim.c ****   }
 1229              		.loc 1 209 5 view .LVU409
 1230 005e FFF7FEFF 		bl	Error_Handler
 1231              	.LVL66:
 1232 0062 E7E7     		b	.L66
 1233              	.L70:
 217:src/system/tim.c ****   }
 1234              		.loc 1 217 5 view .LVU410
 1235 0064 FFF7FEFF 		bl	Error_Handler
 1236              	.LVL67:
 1237 0068 F1E7     		b	.L67
 1238              	.L72:
 1239 006a C046     		.align	2
 1240              	.L71:
 1241 006c 00000000 		.word	htim14
 1242 0070 00200040 		.word	1073750016
 1243 0074 FFFF0000 		.word	65535
 1244              		.cfi_endproc
 1245              	.LFE216:
 1247              		.section	.text.MX_TIM16_Init,"ax",%progbits
 1248              		.align	1
 1249              		.global	MX_TIM16_Init
 1250              		.syntax unified
 1251              		.code	16
 1252              		.thumb_func
 1254              	MX_TIM16_Init:
 1255              	.LFB217:
 227:src/system/tim.c **** 
 1256              		.loc 1 227 1 view -0
 1257              		.cfi_startproc
 1258              		@ args = 0, pretend = 0, frame = 80
ARM GAS  /tmp/ccBcCiqI.s 			page 39


 1259              		@ frame_needed = 0, uses_anonymous_args = 0
 1260 0000 00B5     		push	{lr}
 1261              	.LCFI9:
 1262              		.cfi_def_cfa_offset 4
 1263              		.cfi_offset 14, -4
 1264 0002 95B0     		sub	sp, sp, #84
 1265              	.LCFI10:
 1266              		.cfi_def_cfa_offset 88
 233:src/system/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1267              		.loc 1 233 3 view .LVU412
 233:src/system/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1268              		.loc 1 233 22 is_stmt 0 view .LVU413
 1269 0004 1C22     		movs	r2, #28
 1270 0006 0021     		movs	r1, #0
 1271 0008 0DA8     		add	r0, sp, #52
 1272 000a FFF7FEFF 		bl	memset
 1273              	.LVL68:
 234:src/system/tim.c **** 
 1274              		.loc 1 234 3 is_stmt 1 view .LVU414
 234:src/system/tim.c **** 
 1275              		.loc 1 234 34 is_stmt 0 view .LVU415
 1276 000e 3422     		movs	r2, #52
 1277 0010 0021     		movs	r1, #0
 1278 0012 6846     		mov	r0, sp
 1279 0014 FFF7FEFF 		bl	memset
 1280              	.LVL69:
 239:src/system/tim.c ****   htim16.Init.Prescaler = 0;
 1281              		.loc 1 239 3 is_stmt 1 view .LVU416
 239:src/system/tim.c ****   htim16.Init.Prescaler = 0;
 1282              		.loc 1 239 19 is_stmt 0 view .LVU417
 1283 0018 2248     		ldr	r0, .L82
 1284 001a 234B     		ldr	r3, .L82+4
 1285 001c 0360     		str	r3, [r0]
 240:src/system/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1286              		.loc 1 240 3 is_stmt 1 view .LVU418
 240:src/system/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1287              		.loc 1 240 25 is_stmt 0 view .LVU419
 1288 001e 0023     		movs	r3, #0
 1289 0020 4360     		str	r3, [r0, #4]
 241:src/system/tim.c ****   htim16.Init.Period = 65535;
 1290              		.loc 1 241 3 is_stmt 1 view .LVU420
 241:src/system/tim.c ****   htim16.Init.Period = 65535;
 1291              		.loc 1 241 27 is_stmt 0 view .LVU421
 1292 0022 8360     		str	r3, [r0, #8]
 242:src/system/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1293              		.loc 1 242 3 is_stmt 1 view .LVU422
 242:src/system/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1294              		.loc 1 242 22 is_stmt 0 view .LVU423
 1295 0024 214A     		ldr	r2, .L82+8
 1296 0026 C260     		str	r2, [r0, #12]
 243:src/system/tim.c ****   htim16.Init.RepetitionCounter = 0;
 1297              		.loc 1 243 3 is_stmt 1 view .LVU424
 243:src/system/tim.c ****   htim16.Init.RepetitionCounter = 0;
 1298              		.loc 1 243 29 is_stmt 0 view .LVU425
 1299 0028 0361     		str	r3, [r0, #16]
 244:src/system/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1300              		.loc 1 244 3 is_stmt 1 view .LVU426
ARM GAS  /tmp/ccBcCiqI.s 			page 40


 244:src/system/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1301              		.loc 1 244 33 is_stmt 0 view .LVU427
 1302 002a 4361     		str	r3, [r0, #20]
 245:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1303              		.loc 1 245 3 is_stmt 1 view .LVU428
 245:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1304              		.loc 1 245 33 is_stmt 0 view .LVU429
 1305 002c 8361     		str	r3, [r0, #24]
 246:src/system/tim.c ****   {
 1306              		.loc 1 246 3 is_stmt 1 view .LVU430
 246:src/system/tim.c ****   {
 1307              		.loc 1 246 7 is_stmt 0 view .LVU431
 1308 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 1309              	.LVL70:
 246:src/system/tim.c ****   {
 1310              		.loc 1 246 6 view .LVU432
 1311 0032 0028     		cmp	r0, #0
 1312 0034 2AD1     		bne	.L78
 1313              	.L74:
 250:src/system/tim.c ****   {
 1314              		.loc 1 250 3 is_stmt 1 view .LVU433
 250:src/system/tim.c ****   {
 1315              		.loc 1 250 7 is_stmt 0 view .LVU434
 1316 0036 1B48     		ldr	r0, .L82
 1317 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1318              	.LVL71:
 250:src/system/tim.c ****   {
 1319              		.loc 1 250 6 view .LVU435
 1320 003c 0028     		cmp	r0, #0
 1321 003e 28D1     		bne	.L79
 1322              	.L75:
 254:src/system/tim.c ****   sConfigOC.Pulse = 0;
 1323              		.loc 1 254 3 is_stmt 1 view .LVU436
 254:src/system/tim.c ****   sConfigOC.Pulse = 0;
 1324              		.loc 1 254 20 is_stmt 0 view .LVU437
 1325 0040 6023     		movs	r3, #96
 1326 0042 0D93     		str	r3, [sp, #52]
 255:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1327              		.loc 1 255 3 is_stmt 1 view .LVU438
 255:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1328              		.loc 1 255 19 is_stmt 0 view .LVU439
 1329 0044 0023     		movs	r3, #0
 1330 0046 0E93     		str	r3, [sp, #56]
 256:src/system/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1331              		.loc 1 256 3 is_stmt 1 view .LVU440
 256:src/system/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1332              		.loc 1 256 24 is_stmt 0 view .LVU441
 1333 0048 0F93     		str	r3, [sp, #60]
 257:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1334              		.loc 1 257 3 is_stmt 1 view .LVU442
 257:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1335              		.loc 1 257 25 is_stmt 0 view .LVU443
 1336 004a 1093     		str	r3, [sp, #64]
 258:src/system/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1337              		.loc 1 258 3 is_stmt 1 view .LVU444
 258:src/system/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1338              		.loc 1 258 24 is_stmt 0 view .LVU445
ARM GAS  /tmp/ccBcCiqI.s 			page 41


 1339 004c 1193     		str	r3, [sp, #68]
 259:src/system/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1340              		.loc 1 259 3 is_stmt 1 view .LVU446
 259:src/system/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1341              		.loc 1 259 25 is_stmt 0 view .LVU447
 1342 004e 1293     		str	r3, [sp, #72]
 260:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1343              		.loc 1 260 3 is_stmt 1 view .LVU448
 260:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1344              		.loc 1 260 26 is_stmt 0 view .LVU449
 1345 0050 1393     		str	r3, [sp, #76]
 261:src/system/tim.c ****   {
 1346              		.loc 1 261 3 is_stmt 1 view .LVU450
 261:src/system/tim.c ****   {
 1347              		.loc 1 261 7 is_stmt 0 view .LVU451
 1348 0052 1448     		ldr	r0, .L82
 1349 0054 0022     		movs	r2, #0
 1350 0056 0DA9     		add	r1, sp, #52
 1351 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1352              	.LVL72:
 261:src/system/tim.c ****   {
 1353              		.loc 1 261 6 view .LVU452
 1354 005c 0028     		cmp	r0, #0
 1355 005e 1BD1     		bne	.L80
 1356              	.L76:
 265:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1357              		.loc 1 265 3 is_stmt 1 view .LVU453
 265:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1358              		.loc 1 265 40 is_stmt 0 view .LVU454
 1359 0060 0023     		movs	r3, #0
 1360 0062 0093     		str	r3, [sp]
 266:src/system/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1361              		.loc 1 266 3 is_stmt 1 view .LVU455
 266:src/system/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1362              		.loc 1 266 41 is_stmt 0 view .LVU456
 1363 0064 0193     		str	r3, [sp, #4]
 267:src/system/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1364              		.loc 1 267 3 is_stmt 1 view .LVU457
 267:src/system/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1365              		.loc 1 267 34 is_stmt 0 view .LVU458
 1366 0066 0293     		str	r3, [sp, #8]
 268:src/system/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1367              		.loc 1 268 3 is_stmt 1 view .LVU459
 268:src/system/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1368              		.loc 1 268 33 is_stmt 0 view .LVU460
 1369 0068 0393     		str	r3, [sp, #12]
 269:src/system/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1370              		.loc 1 269 3 is_stmt 1 view .LVU461
 269:src/system/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1371              		.loc 1 269 35 is_stmt 0 view .LVU462
 1372 006a 0493     		str	r3, [sp, #16]
 270:src/system/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1373              		.loc 1 270 3 is_stmt 1 view .LVU463
 270:src/system/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1374              		.loc 1 270 38 is_stmt 0 view .LVU464
 1375 006c 8022     		movs	r2, #128
 1376 006e 9201     		lsls	r2, r2, #6
ARM GAS  /tmp/ccBcCiqI.s 			page 42


 1377 0070 0592     		str	r2, [sp, #20]
 271:src/system/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1378              		.loc 1 271 3 is_stmt 1 view .LVU465
 271:src/system/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1379              		.loc 1 271 36 is_stmt 0 view .LVU466
 1380 0072 0693     		str	r3, [sp, #24]
 272:src/system/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 1381              		.loc 1 272 3 is_stmt 1 view .LVU467
 272:src/system/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 1382              		.loc 1 272 40 is_stmt 0 view .LVU468
 1383 0074 0C93     		str	r3, [sp, #48]
 273:src/system/tim.c ****   {
 1384              		.loc 1 273 3 is_stmt 1 view .LVU469
 273:src/system/tim.c ****   {
 1385              		.loc 1 273 7 is_stmt 0 view .LVU470
 1386 0076 0B48     		ldr	r0, .L82
 1387 0078 6946     		mov	r1, sp
 1388 007a FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1389              	.LVL73:
 273:src/system/tim.c ****   {
 1390              		.loc 1 273 6 view .LVU471
 1391 007e 0028     		cmp	r0, #0
 1392 0080 0DD1     		bne	.L81
 1393              	.L77:
 280:src/system/tim.c **** 
 1394              		.loc 1 280 3 is_stmt 1 view .LVU472
 1395 0082 0848     		ldr	r0, .L82
 1396 0084 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1397              	.LVL74:
 282:src/system/tim.c **** /* TIM17 init function */
 1398              		.loc 1 282 1 is_stmt 0 view .LVU473
 1399 0088 15B0     		add	sp, sp, #84
 1400              		@ sp needed
 1401 008a 00BD     		pop	{pc}
 1402              	.L78:
 248:src/system/tim.c ****   }
 1403              		.loc 1 248 5 is_stmt 1 view .LVU474
 1404 008c FFF7FEFF 		bl	Error_Handler
 1405              	.LVL75:
 1406 0090 D1E7     		b	.L74
 1407              	.L79:
 252:src/system/tim.c ****   }
 1408              		.loc 1 252 5 view .LVU475
 1409 0092 FFF7FEFF 		bl	Error_Handler
 1410              	.LVL76:
 1411 0096 D3E7     		b	.L75
 1412              	.L80:
 263:src/system/tim.c ****   }
 1413              		.loc 1 263 5 view .LVU476
 1414 0098 FFF7FEFF 		bl	Error_Handler
 1415              	.LVL77:
 1416 009c E0E7     		b	.L76
 1417              	.L81:
 275:src/system/tim.c ****   }
 1418              		.loc 1 275 5 view .LVU477
 1419 009e FFF7FEFF 		bl	Error_Handler
 1420              	.LVL78:
ARM GAS  /tmp/ccBcCiqI.s 			page 43


 1421 00a2 EEE7     		b	.L77
 1422              	.L83:
 1423              		.align	2
 1424              	.L82:
 1425 00a4 00000000 		.word	htim16
 1426 00a8 00440140 		.word	1073824768
 1427 00ac FFFF0000 		.word	65535
 1428              		.cfi_endproc
 1429              	.LFE217:
 1431              		.section	.text.MX_TIM17_Init,"ax",%progbits
 1432              		.align	1
 1433              		.global	MX_TIM17_Init
 1434              		.syntax unified
 1435              		.code	16
 1436              		.thumb_func
 1438              	MX_TIM17_Init:
 1439              	.LFB218:
 285:src/system/tim.c **** 
 1440              		.loc 1 285 1 view -0
 1441              		.cfi_startproc
 1442              		@ args = 0, pretend = 0, frame = 80
 1443              		@ frame_needed = 0, uses_anonymous_args = 0
 1444 0000 00B5     		push	{lr}
 1445              	.LCFI11:
 1446              		.cfi_def_cfa_offset 4
 1447              		.cfi_offset 14, -4
 1448 0002 95B0     		sub	sp, sp, #84
 1449              	.LCFI12:
 1450              		.cfi_def_cfa_offset 88
 291:src/system/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1451              		.loc 1 291 3 view .LVU479
 291:src/system/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1452              		.loc 1 291 22 is_stmt 0 view .LVU480
 1453 0004 1C22     		movs	r2, #28
 1454 0006 0021     		movs	r1, #0
 1455 0008 0DA8     		add	r0, sp, #52
 1456 000a FFF7FEFF 		bl	memset
 1457              	.LVL79:
 292:src/system/tim.c **** 
 1458              		.loc 1 292 3 is_stmt 1 view .LVU481
 292:src/system/tim.c **** 
 1459              		.loc 1 292 34 is_stmt 0 view .LVU482
 1460 000e 3422     		movs	r2, #52
 1461 0010 0021     		movs	r1, #0
 1462 0012 6846     		mov	r0, sp
 1463 0014 FFF7FEFF 		bl	memset
 1464              	.LVL80:
 297:src/system/tim.c ****   htim17.Init.Prescaler = 0;
 1465              		.loc 1 297 3 is_stmt 1 view .LVU483
 297:src/system/tim.c ****   htim17.Init.Prescaler = 0;
 1466              		.loc 1 297 19 is_stmt 0 view .LVU484
 1467 0018 2248     		ldr	r0, .L93
 1468 001a 234B     		ldr	r3, .L93+4
 1469 001c 0360     		str	r3, [r0]
 298:src/system/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 1470              		.loc 1 298 3 is_stmt 1 view .LVU485
 298:src/system/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/ccBcCiqI.s 			page 44


 1471              		.loc 1 298 25 is_stmt 0 view .LVU486
 1472 001e 0023     		movs	r3, #0
 1473 0020 4360     		str	r3, [r0, #4]
 299:src/system/tim.c ****   htim17.Init.Period = 65535;
 1474              		.loc 1 299 3 is_stmt 1 view .LVU487
 299:src/system/tim.c ****   htim17.Init.Period = 65535;
 1475              		.loc 1 299 27 is_stmt 0 view .LVU488
 1476 0022 8360     		str	r3, [r0, #8]
 300:src/system/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1477              		.loc 1 300 3 is_stmt 1 view .LVU489
 300:src/system/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1478              		.loc 1 300 22 is_stmt 0 view .LVU490
 1479 0024 214A     		ldr	r2, .L93+8
 1480 0026 C260     		str	r2, [r0, #12]
 301:src/system/tim.c ****   htim17.Init.RepetitionCounter = 0;
 1481              		.loc 1 301 3 is_stmt 1 view .LVU491
 301:src/system/tim.c ****   htim17.Init.RepetitionCounter = 0;
 1482              		.loc 1 301 29 is_stmt 0 view .LVU492
 1483 0028 0361     		str	r3, [r0, #16]
 302:src/system/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1484              		.loc 1 302 3 is_stmt 1 view .LVU493
 302:src/system/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1485              		.loc 1 302 33 is_stmt 0 view .LVU494
 1486 002a 4361     		str	r3, [r0, #20]
 303:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 1487              		.loc 1 303 3 is_stmt 1 view .LVU495
 303:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 1488              		.loc 1 303 33 is_stmt 0 view .LVU496
 1489 002c 8361     		str	r3, [r0, #24]
 304:src/system/tim.c ****   {
 1490              		.loc 1 304 3 is_stmt 1 view .LVU497
 304:src/system/tim.c ****   {
 1491              		.loc 1 304 7 is_stmt 0 view .LVU498
 1492 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 1493              	.LVL81:
 304:src/system/tim.c ****   {
 1494              		.loc 1 304 6 view .LVU499
 1495 0032 0028     		cmp	r0, #0
 1496 0034 2AD1     		bne	.L89
 1497              	.L85:
 308:src/system/tim.c ****   {
 1498              		.loc 1 308 3 is_stmt 1 view .LVU500
 308:src/system/tim.c ****   {
 1499              		.loc 1 308 7 is_stmt 0 view .LVU501
 1500 0036 1B48     		ldr	r0, .L93
 1501 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1502              	.LVL82:
 308:src/system/tim.c ****   {
 1503              		.loc 1 308 6 view .LVU502
 1504 003c 0028     		cmp	r0, #0
 1505 003e 28D1     		bne	.L90
 1506              	.L86:
 312:src/system/tim.c ****   sConfigOC.Pulse = 0;
 1507              		.loc 1 312 3 is_stmt 1 view .LVU503
 312:src/system/tim.c ****   sConfigOC.Pulse = 0;
 1508              		.loc 1 312 20 is_stmt 0 view .LVU504
 1509 0040 6023     		movs	r3, #96
ARM GAS  /tmp/ccBcCiqI.s 			page 45


 1510 0042 0D93     		str	r3, [sp, #52]
 313:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1511              		.loc 1 313 3 is_stmt 1 view .LVU505
 313:src/system/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1512              		.loc 1 313 19 is_stmt 0 view .LVU506
 1513 0044 0023     		movs	r3, #0
 1514 0046 0E93     		str	r3, [sp, #56]
 314:src/system/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1515              		.loc 1 314 3 is_stmt 1 view .LVU507
 314:src/system/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1516              		.loc 1 314 24 is_stmt 0 view .LVU508
 1517 0048 0F93     		str	r3, [sp, #60]
 315:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1518              		.loc 1 315 3 is_stmt 1 view .LVU509
 315:src/system/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1519              		.loc 1 315 25 is_stmt 0 view .LVU510
 1520 004a 1093     		str	r3, [sp, #64]
 316:src/system/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1521              		.loc 1 316 3 is_stmt 1 view .LVU511
 316:src/system/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1522              		.loc 1 316 24 is_stmt 0 view .LVU512
 1523 004c 1193     		str	r3, [sp, #68]
 317:src/system/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1524              		.loc 1 317 3 is_stmt 1 view .LVU513
 317:src/system/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1525              		.loc 1 317 25 is_stmt 0 view .LVU514
 1526 004e 1293     		str	r3, [sp, #72]
 318:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1527              		.loc 1 318 3 is_stmt 1 view .LVU515
 318:src/system/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1528              		.loc 1 318 26 is_stmt 0 view .LVU516
 1529 0050 1393     		str	r3, [sp, #76]
 319:src/system/tim.c ****   {
 1530              		.loc 1 319 3 is_stmt 1 view .LVU517
 319:src/system/tim.c ****   {
 1531              		.loc 1 319 7 is_stmt 0 view .LVU518
 1532 0052 1448     		ldr	r0, .L93
 1533 0054 0022     		movs	r2, #0
 1534 0056 0DA9     		add	r1, sp, #52
 1535 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1536              	.LVL83:
 319:src/system/tim.c ****   {
 1537              		.loc 1 319 6 view .LVU519
 1538 005c 0028     		cmp	r0, #0
 1539 005e 1BD1     		bne	.L91
 1540              	.L87:
 323:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1541              		.loc 1 323 3 is_stmt 1 view .LVU520
 323:src/system/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1542              		.loc 1 323 40 is_stmt 0 view .LVU521
 1543 0060 0023     		movs	r3, #0
 1544 0062 0093     		str	r3, [sp]
 324:src/system/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1545              		.loc 1 324 3 is_stmt 1 view .LVU522
 324:src/system/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1546              		.loc 1 324 41 is_stmt 0 view .LVU523
 1547 0064 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccBcCiqI.s 			page 46


 325:src/system/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1548              		.loc 1 325 3 is_stmt 1 view .LVU524
 325:src/system/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1549              		.loc 1 325 34 is_stmt 0 view .LVU525
 1550 0066 0293     		str	r3, [sp, #8]
 326:src/system/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1551              		.loc 1 326 3 is_stmt 1 view .LVU526
 326:src/system/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1552              		.loc 1 326 33 is_stmt 0 view .LVU527
 1553 0068 0393     		str	r3, [sp, #12]
 327:src/system/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1554              		.loc 1 327 3 is_stmt 1 view .LVU528
 327:src/system/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1555              		.loc 1 327 35 is_stmt 0 view .LVU529
 1556 006a 0493     		str	r3, [sp, #16]
 328:src/system/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1557              		.loc 1 328 3 is_stmt 1 view .LVU530
 328:src/system/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1558              		.loc 1 328 38 is_stmt 0 view .LVU531
 1559 006c 8022     		movs	r2, #128
 1560 006e 9201     		lsls	r2, r2, #6
 1561 0070 0592     		str	r2, [sp, #20]
 329:src/system/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1562              		.loc 1 329 3 is_stmt 1 view .LVU532
 329:src/system/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1563              		.loc 1 329 36 is_stmt 0 view .LVU533
 1564 0072 0693     		str	r3, [sp, #24]
 330:src/system/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 1565              		.loc 1 330 3 is_stmt 1 view .LVU534
 330:src/system/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 1566              		.loc 1 330 40 is_stmt 0 view .LVU535
 1567 0074 0C93     		str	r3, [sp, #48]
 331:src/system/tim.c ****   {
 1568              		.loc 1 331 3 is_stmt 1 view .LVU536
 331:src/system/tim.c ****   {
 1569              		.loc 1 331 7 is_stmt 0 view .LVU537
 1570 0076 0B48     		ldr	r0, .L93
 1571 0078 6946     		mov	r1, sp
 1572 007a FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1573              	.LVL84:
 331:src/system/tim.c ****   {
 1574              		.loc 1 331 6 view .LVU538
 1575 007e 0028     		cmp	r0, #0
 1576 0080 0DD1     		bne	.L92
 1577              	.L88:
 338:src/system/tim.c **** 
 1578              		.loc 1 338 3 is_stmt 1 view .LVU539
 1579 0082 0848     		ldr	r0, .L93
 1580 0084 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1581              	.LVL85:
 340:src/system/tim.c **** 
 1582              		.loc 1 340 1 is_stmt 0 view .LVU540
 1583 0088 15B0     		add	sp, sp, #84
 1584              		@ sp needed
 1585 008a 00BD     		pop	{pc}
 1586              	.L89:
 306:src/system/tim.c ****   }
ARM GAS  /tmp/ccBcCiqI.s 			page 47


 1587              		.loc 1 306 5 is_stmt 1 view .LVU541
 1588 008c FFF7FEFF 		bl	Error_Handler
 1589              	.LVL86:
 1590 0090 D1E7     		b	.L85
 1591              	.L90:
 310:src/system/tim.c ****   }
 1592              		.loc 1 310 5 view .LVU542
 1593 0092 FFF7FEFF 		bl	Error_Handler
 1594              	.LVL87:
 1595 0096 D3E7     		b	.L86
 1596              	.L91:
 321:src/system/tim.c ****   }
 1597              		.loc 1 321 5 view .LVU543
 1598 0098 FFF7FEFF 		bl	Error_Handler
 1599              	.LVL88:
 1600 009c E0E7     		b	.L87
 1601              	.L92:
 333:src/system/tim.c ****   }
 1602              		.loc 1 333 5 view .LVU544
 1603 009e FFF7FEFF 		bl	Error_Handler
 1604              	.LVL89:
 1605 00a2 EEE7     		b	.L88
 1606              	.L94:
 1607              		.align	2
 1608              	.L93:
 1609 00a4 00000000 		.word	htim17
 1610 00a8 00480140 		.word	1073825792
 1611 00ac FFFF0000 		.word	65535
 1612              		.cfi_endproc
 1613              	.LFE218:
 1615              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1616              		.align	1
 1617              		.global	HAL_TIM_Base_MspDeInit
 1618              		.syntax unified
 1619              		.code	16
 1620              		.thumb_func
 1622              	HAL_TIM_Base_MspDeInit:
 1623              	.LVL90:
 1624              	.LFB221:
 547:src/system/tim.c **** 
 548:src/system/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 549:src/system/tim.c **** {
 1625              		.loc 1 549 1 view -0
 1626              		.cfi_startproc
 1627              		@ args = 0, pretend = 0, frame = 0
 1628              		@ frame_needed = 0, uses_anonymous_args = 0
 1629              		@ link register save eliminated.
 550:src/system/tim.c **** 
 551:src/system/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1630              		.loc 1 551 3 view .LVU546
 1631              		.loc 1 551 20 is_stmt 0 view .LVU547
 1632 0000 0368     		ldr	r3, [r0]
 1633              		.loc 1 551 5 view .LVU548
 1634 0002 164A     		ldr	r2, .L105
 1635 0004 9342     		cmp	r3, r2
 1636 0006 11D0     		beq	.L101
 552:src/system/tim.c ****   {
ARM GAS  /tmp/ccBcCiqI.s 			page 48


 553:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 554:src/system/tim.c **** 
 555:src/system/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 556:src/system/tim.c ****     /* Peripheral clock disable */
 557:src/system/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 558:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 559:src/system/tim.c **** 
 560:src/system/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 561:src/system/tim.c ****   }
 562:src/system/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 1637              		.loc 1 562 8 is_stmt 1 view .LVU549
 1638              		.loc 1 562 10 is_stmt 0 view .LVU550
 1639 0008 154A     		ldr	r2, .L105+4
 1640 000a 9342     		cmp	r3, r2
 1641 000c 14D0     		beq	.L102
 563:src/system/tim.c ****   {
 564:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 565:src/system/tim.c **** 
 566:src/system/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 567:src/system/tim.c ****     /* Peripheral clock disable */
 568:src/system/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 569:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 570:src/system/tim.c **** 
 571:src/system/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 572:src/system/tim.c ****   }
 573:src/system/tim.c ****   else if(tim_baseHandle->Instance==TIM14)
 1642              		.loc 1 573 8 is_stmt 1 view .LVU551
 1643              		.loc 1 573 10 is_stmt 0 view .LVU552
 1644 000e 154A     		ldr	r2, .L105+8
 1645 0010 9342     		cmp	r3, r2
 1646 0012 17D0     		beq	.L103
 574:src/system/tim.c ****   {
 575:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 576:src/system/tim.c **** 
 577:src/system/tim.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 578:src/system/tim.c ****     /* Peripheral clock disable */
 579:src/system/tim.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 580:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 581:src/system/tim.c **** 
 582:src/system/tim.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 583:src/system/tim.c ****   }
 584:src/system/tim.c ****   else if(tim_baseHandle->Instance==TIM16)
 1647              		.loc 1 584 8 is_stmt 1 view .LVU553
 1648              		.loc 1 584 10 is_stmt 0 view .LVU554
 1649 0014 144A     		ldr	r2, .L105+12
 1650 0016 9342     		cmp	r3, r2
 1651 0018 1AD0     		beq	.L104
 585:src/system/tim.c ****   {
 586:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 587:src/system/tim.c **** 
 588:src/system/tim.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 589:src/system/tim.c ****     /* Peripheral clock disable */
 590:src/system/tim.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 591:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 592:src/system/tim.c **** 
 593:src/system/tim.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 594:src/system/tim.c ****   }
ARM GAS  /tmp/ccBcCiqI.s 			page 49


 595:src/system/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
 1652              		.loc 1 595 8 is_stmt 1 view .LVU555
 1653              		.loc 1 595 10 is_stmt 0 view .LVU556
 1654 001a 144A     		ldr	r2, .L105+16
 1655 001c 9342     		cmp	r3, r2
 1656 001e 0AD1     		bne	.L95
 596:src/system/tim.c ****   {
 597:src/system/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 598:src/system/tim.c **** 
 599:src/system/tim.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 600:src/system/tim.c ****     /* Peripheral clock disable */
 601:src/system/tim.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 1657              		.loc 1 601 5 is_stmt 1 view .LVU557
 1658 0020 134A     		ldr	r2, .L105+20
 1659 0022 136C     		ldr	r3, [r2, #64]
 1660 0024 1349     		ldr	r1, .L105+24
 1661 0026 0B40     		ands	r3, r1
 1662 0028 1364     		str	r3, [r2, #64]
 602:src/system/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 603:src/system/tim.c **** 
 604:src/system/tim.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 605:src/system/tim.c ****   }
 606:src/system/tim.c **** }
 1663              		.loc 1 606 1 is_stmt 0 view .LVU558
 1664 002a 04E0     		b	.L95
 1665              	.L101:
 557:src/system/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1666              		.loc 1 557 5 is_stmt 1 view .LVU559
 1667 002c 104A     		ldr	r2, .L105+20
 1668 002e 136C     		ldr	r3, [r2, #64]
 1669 0030 1149     		ldr	r1, .L105+28
 1670 0032 0B40     		ands	r3, r1
 1671 0034 1364     		str	r3, [r2, #64]
 1672              	.L95:
 1673              		.loc 1 606 1 is_stmt 0 view .LVU560
 1674              		@ sp needed
 1675 0036 7047     		bx	lr
 1676              	.L102:
 568:src/system/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1677              		.loc 1 568 5 is_stmt 1 view .LVU561
 1678 0038 0D4A     		ldr	r2, .L105+20
 1679 003a D36B     		ldr	r3, [r2, #60]
 1680 003c 0221     		movs	r1, #2
 1681 003e 8B43     		bics	r3, r1
 1682 0040 D363     		str	r3, [r2, #60]
 1683 0042 F8E7     		b	.L95
 1684              	.L103:
 579:src/system/tim.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 1685              		.loc 1 579 5 view .LVU562
 1686 0044 0A4A     		ldr	r2, .L105+20
 1687 0046 136C     		ldr	r3, [r2, #64]
 1688 0048 0C49     		ldr	r1, .L105+32
 1689 004a 0B40     		ands	r3, r1
 1690 004c 1364     		str	r3, [r2, #64]
 1691 004e F2E7     		b	.L95
 1692              	.L104:
 590:src/system/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
ARM GAS  /tmp/ccBcCiqI.s 			page 50


 1693              		.loc 1 590 5 view .LVU563
 1694 0050 074A     		ldr	r2, .L105+20
 1695 0052 136C     		ldr	r3, [r2, #64]
 1696 0054 0A49     		ldr	r1, .L105+36
 1697 0056 0B40     		ands	r3, r1
 1698 0058 1364     		str	r3, [r2, #64]
 1699 005a ECE7     		b	.L95
 1700              	.L106:
 1701              		.align	2
 1702              	.L105:
 1703 005c 002C0140 		.word	1073818624
 1704 0060 00040040 		.word	1073742848
 1705 0064 00200040 		.word	1073750016
 1706 0068 00440140 		.word	1073824768
 1707 006c 00480140 		.word	1073825792
 1708 0070 00100240 		.word	1073876992
 1709 0074 FFFFFBFF 		.word	-262145
 1710 0078 FFF7FFFF 		.word	-2049
 1711 007c FF7FFFFF 		.word	-32769
 1712 0080 FFFFFDFF 		.word	-131073
 1713              		.cfi_endproc
 1714              	.LFE221:
 1716              		.global	htim17
 1717              		.section	.bss.htim17,"aw",%nobits
 1718              		.align	2
 1721              	htim17:
 1722 0000 00000000 		.space	76
 1722      00000000 
 1722      00000000 
 1722      00000000 
 1722      00000000 
 1723              		.global	htim16
 1724              		.section	.bss.htim16,"aw",%nobits
 1725              		.align	2
 1728              	htim16:
 1729 0000 00000000 		.space	76
 1729      00000000 
 1729      00000000 
 1729      00000000 
 1729      00000000 
 1730              		.global	htim14
 1731              		.section	.bss.htim14,"aw",%nobits
 1732              		.align	2
 1735              	htim14:
 1736 0000 00000000 		.space	76
 1736      00000000 
 1736      00000000 
 1736      00000000 
 1736      00000000 
 1737              		.global	htim3
 1738              		.section	.bss.htim3,"aw",%nobits
 1739              		.align	2
 1742              	htim3:
 1743 0000 00000000 		.space	76
 1743      00000000 
 1743      00000000 
 1743      00000000 
ARM GAS  /tmp/ccBcCiqI.s 			page 51


 1743      00000000 
 1744              		.global	htim1
 1745              		.section	.bss.htim1,"aw",%nobits
 1746              		.align	2
 1749              	htim1:
 1750 0000 00000000 		.space	76
 1750      00000000 
 1750      00000000 
 1750      00000000 
 1750      00000000 
 1751              		.text
 1752              	.Letext0:
 1753              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 1754              		.file 3 "external/drivers/cmsis/include/stm32c031xx.h"
 1755              		.file 4 "external/drivers/stm32c0xx/include/stm32c0xx_hal_def.h"
 1756              		.file 5 "external/drivers/stm32c0xx/include/stm32c0xx_hal_gpio.h"
 1757              		.file 6 "external/drivers/stm32c0xx/include/stm32c0xx_hal_dma.h"
 1758              		.file 7 "external/drivers/stm32c0xx/include/stm32c0xx_hal_tim.h"
 1759              		.file 8 "src/system/tim.h"
 1760              		.file 9 "external/drivers/stm32c0xx/include/stm32c0xx_hal_tim_ex.h"
 1761              		.file 10 "src/system/init.h"
 1762              		.file 11 "<built-in>"
ARM GAS  /tmp/ccBcCiqI.s 			page 52


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/ccBcCiqI.s:19     .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccBcCiqI.s:25     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccBcCiqI.s:170    .text.HAL_TIM_Base_MspInit:00000090 $d
     /tmp/ccBcCiqI.s:180    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccBcCiqI.s:186    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccBcCiqI.s:592    .text.HAL_TIM_MspPostInit:0000018c $d
     /tmp/ccBcCiqI.s:606    .text.MX_TIM1_Init:00000000 $t
     /tmp/ccBcCiqI.s:612    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
     /tmp/ccBcCiqI.s:891    .text.MX_TIM1_Init:00000120 $d
     /tmp/ccBcCiqI.s:1749   .bss.htim1:00000000 htim1
     /tmp/ccBcCiqI.s:898    .text.MX_TIM3_Init:00000000 $t
     /tmp/ccBcCiqI.s:904    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/ccBcCiqI.s:1118   .text.MX_TIM3_Init:000000ec $d
     /tmp/ccBcCiqI.s:1742   .bss.htim3:00000000 htim3
     /tmp/ccBcCiqI.s:1125   .text.MX_TIM14_Init:00000000 $t
     /tmp/ccBcCiqI.s:1131   .text.MX_TIM14_Init:00000000 MX_TIM14_Init
     /tmp/ccBcCiqI.s:1241   .text.MX_TIM14_Init:0000006c $d
     /tmp/ccBcCiqI.s:1735   .bss.htim14:00000000 htim14
     /tmp/ccBcCiqI.s:1248   .text.MX_TIM16_Init:00000000 $t
     /tmp/ccBcCiqI.s:1254   .text.MX_TIM16_Init:00000000 MX_TIM16_Init
     /tmp/ccBcCiqI.s:1425   .text.MX_TIM16_Init:000000a4 $d
     /tmp/ccBcCiqI.s:1728   .bss.htim16:00000000 htim16
     /tmp/ccBcCiqI.s:1432   .text.MX_TIM17_Init:00000000 $t
     /tmp/ccBcCiqI.s:1438   .text.MX_TIM17_Init:00000000 MX_TIM17_Init
     /tmp/ccBcCiqI.s:1609   .text.MX_TIM17_Init:000000a4 $d
     /tmp/ccBcCiqI.s:1721   .bss.htim17:00000000 htim17
     /tmp/ccBcCiqI.s:1616   .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccBcCiqI.s:1622   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccBcCiqI.s:1703   .text.HAL_TIM_Base_MspDeInit:0000005c $d
     /tmp/ccBcCiqI.s:1718   .bss.htim17:00000000 $d
     /tmp/ccBcCiqI.s:1725   .bss.htim16:00000000 $d
     /tmp/ccBcCiqI.s:1732   .bss.htim14:00000000 $d
     /tmp/ccBcCiqI.s:1739   .bss.htim3:00000000 $d
     /tmp/ccBcCiqI.s:1746   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
