
*** Running vivado
    with args -log t02_Word_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source t02_Word_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source t02_Word_top.tcl -notrace
Command: synth_design -top t02_Word_top -part xcku5p-ffvb676-2-e -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20116
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.953 ; gain = 118.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 't02_Word_top' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_top.vhd:41]
INFO: [Synth 8-3491] module 't02_Word_PC' declared at 'C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_PC.vhd:35' bound to instance 'PC' of component 't02_Word_PC' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_top.vhd:192]
INFO: [Synth 8-638] synthesizing module 't02_Word_PC' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_PC.vhd:45]
INFO: [Synth 8-256] done synthesizing module 't02_Word_PC' (1#1) [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_PC.vhd:45]
INFO: [Synth 8-3491] module 't02_Word_ALUpls' declared at 'C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_ALUpls.vhd:34' bound to instance 'ALUpls' of component 't02_Word_ALUpls' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_top.vhd:199]
INFO: [Synth 8-638] synthesizing module 't02_Word_ALUpls' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_ALUpls.vhd:41]
INFO: [Synth 8-256] done synthesizing module 't02_Word_ALUpls' (2#1) [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_ALUpls.vhd:41]
	Parameter im_rom_depth bound to: 8 - type: integer 
	Parameter im_rom_depth_inbit bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 't02_Word_IM' declared at 'C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_IM.vhd:36' bound to instance 'IM' of component 't02_Word_IM' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_top.vhd:205]
INFO: [Synth 8-638] synthesizing module 't02_Word_IM' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_IM.vhd:76]
	Parameter im_rom_depth bound to: 8 - type: integer 
	Parameter im_rom_depth_inbit bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 't02_Word_IM' (3#1) [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_IM.vhd:76]
	Parameter ram_length bound to: 32 - type: integer 
	Parameter ram_depth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 't02_Word_Reg' declared at 'C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_Reg.vhd:35' bound to instance 'Reg' of component 't02_Word_Reg' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_top.vhd:217]
INFO: [Synth 8-638] synthesizing module 't02_Word_Reg' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_Reg.vhd:52]
	Parameter ram_length bound to: 32 - type: integer 
	Parameter ram_depth bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'RAM_reg' is read in the process but is not in the sensitivity list [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_Reg.vhd:99]
INFO: [Synth 8-256] done synthesizing module 't02_Word_Reg' (4#1) [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_Reg.vhd:52]
INFO: [Synth 8-3491] module 't02_Word_immGen' declared at 'C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_immGen.vhd:34' bound to instance 'immGen' of component 't02_Word_immGen' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_top.vhd:228]
INFO: [Synth 8-638] synthesizing module 't02_Word_immGen' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_immGen.vhd:41]
INFO: [Synth 8-256] done synthesizing module 't02_Word_immGen' (5#1) [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_immGen.vhd:41]
	Parameter opcodemax_inbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 't02_Word_ALU' declared at 'C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_ALU.vhd:36' bound to instance 'ALU' of component 't02_Word_ALU' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_top.vhd:234]
INFO: [Synth 8-638] synthesizing module 't02_Word_ALU' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_ALU.vhd:53]
	Parameter opcodemax_inbit bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_ALU.vhd:59]
WARNING: [Synth 8-614] signal 'alu_data_in0' is read in the process but is not in the sensitivity list [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_ALU.vhd:56]
WARNING: [Synth 8-614] signal 'alu_data_in1' is read in the process but is not in the sensitivity list [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_ALU.vhd:56]
INFO: [Synth 8-256] done synthesizing module 't02_Word_ALU' (6#1) [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_ALU.vhd:53]
	Parameter dm_length bound to: 65536 - type: integer 
	Parameter dm_depth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 't02_Word_DM' declared at 'C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_DM.vhd:34' bound to instance 'DM' of component 't02_Word_DM' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/new/t02_Word_top.vhd:246]
INFO: [Synth 8-638] synthesizing module 't02_Word_DM' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_DM.vhd:49]
	Parameter dm_length bound to: 65536 - type: integer 
	Parameter dm_depth bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'RAM_dm' is read in the process but is not in the sensitivity list [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V_w_tb/t02_word_RiscV_processor_V_w_tb.srcs/sources_1/imports/new/t02_Word_DM.vhd:57]
