TimeQuest Timing Analyzer report for Lab8
Fri Apr 06 14:16:42 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'RAMclock'
 12. Slow Model Setup: '74112:inst|8'
 13. Slow Model Hold: 'RAMclock'
 14. Slow Model Hold: '74112:inst|8'
 15. Slow Model Minimum Pulse Width: 'RAMclock'
 16. Slow Model Minimum Pulse Width: '74112:inst|8'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'RAMclock'
 27. Fast Model Setup: '74112:inst|8'
 28. Fast Model Hold: 'RAMclock'
 29. Fast Model Hold: '74112:inst|8'
 30. Fast Model Minimum Pulse Width: 'RAMclock'
 31. Fast Model Minimum Pulse Width: '74112:inst|8'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Lab8                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; 74112:inst|8 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { 74112:inst|8 } ;
; RAMclock     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RAMclock }     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                            ;
+------------+-----------------+--------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                 ;
+------------+-----------------+--------------+------------------------------------------------------+
; 280.58 MHz ; 195.01 MHz      ; RAMclock     ; limit due to low minimum pulse width violation (tcl) ;
; 1443.0 MHz ; 450.05 MHz      ; 74112:inst|8 ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+--------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow Model Setup Summary              ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; RAMclock     ; -2.564 ; -37.120       ;
; 74112:inst|8 ; 0.307  ; 0.000         ;
+--------------+--------+---------------+


+---------------------------------------+
; Slow Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; RAMclock     ; -3.402 ; -5.830        ;
; 74112:inst|8 ; 0.445  ; 0.000         ;
+--------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; RAMclock     ; -2.064 ; -122.403       ;
; 74112:inst|8 ; -0.611 ; -4.888         ;
+--------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RAMclock'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.076 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; 1.027  ; 74193:inst3|25                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.951      ; 1.884      ;
; 1.075  ; 74193:inst3|23                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.918      ; 1.803      ;
; 1.329  ; 74193:inst3|24                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 2.255      ; 1.886      ;
; 1.837  ; 74193:inst3|26                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 2.948      ; 2.071      ;
; 3.654  ; 74112:inst|8                                                                                                 ; 74112:inst|8                                                                                                 ; 74112:inst|8 ; RAMclock    ; 0.500        ; 3.570      ; 0.731      ;
; 4.154  ; 74112:inst|8                                                                                                 ; 74112:inst|8                                                                                                 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 3.570      ; 0.731      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: '74112:inst|8'                                                                               ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; 0.307 ; 74193:inst3|23 ; 74193:inst3|23 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; 74193:inst3|25 ; 74193:inst3|25 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; 74193:inst3|26 ; 74193:inst3|26 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; 74193:inst3|24 ; 74193:inst3|24 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.731      ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RAMclock'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.402 ; 74112:inst|8                                                                                                 ; 74112:inst|8                                                                                                 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 3.570      ; 0.731      ;
; -2.902 ; 74112:inst|8                                                                                                 ; 74112:inst|8                                                                                                 ; 74112:inst|8 ; RAMclock    ; -0.500       ; 3.570      ; 0.731      ;
; -1.127 ; 74193:inst3|26                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 2.948      ; 2.071      ;
; -0.619 ; 74193:inst3|24                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 2.255      ; 1.886      ;
; -0.365 ; 74193:inst3|23                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.918      ; 1.803      ;
; -0.317 ; 74193:inst3|25                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.951      ; 1.884      ;
; 2.786  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: '74112:inst|8'                                                                                ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; 0.445 ; 74193:inst3|23 ; 74193:inst3|23 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; 74193:inst3|25 ; 74193:inst3|25 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; 74193:inst3|26 ; 74193:inst3|26 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; 74193:inst3|24 ; 74193:inst3|24 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.731      ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RAMclock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; RAMclock ; Rise       ; RAMclock                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; RAMclock ; Rise       ; 74112:inst|8                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; RAMclock ; Rise       ; 74112:inst|8                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; RAMclock|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; RAMclock|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; inst|8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; inst|8|clk                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: '74112:inst|8'                                                           ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst3|23   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst3|23   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst3|24   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst3|24   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst3|25   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst3|25   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst3|26   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst3|26   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst3|21|dataa   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst3|21|dataa   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst3|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst3|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst3|51|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst3|51|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst3|5|datac    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst3|5|datac    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst|8|regout    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst|8|regout    ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; -0.915 ; -0.915 ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; -0.872 ; -0.872 ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; -0.943 ; -0.943 ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; -0.773 ; -0.773 ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; -0.715 ; -0.715 ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; -0.691 ; -0.691 ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; -0.791 ; -0.791 ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; -1.373 ; -1.373 ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; 4.017  ; 4.017  ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; 1.205  ; 1.205  ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; 1.162  ; 1.162  ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; 1.233  ; 1.233  ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; 1.063  ; 1.063  ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; 1.005  ; 1.005  ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; 0.981  ; 0.981  ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; 1.081  ; 1.081  ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; 1.663  ; 1.663  ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; -3.727 ; -3.727 ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; a2        ; 74112:inst|8 ; 9.325  ; 9.325  ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 9.071  ; 9.071  ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 9.333  ; 9.333  ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 9.359  ; 9.359  ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 9.714  ; 9.714  ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 9.623  ; 9.623  ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 9.701  ; 9.701  ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 10.307 ; 10.307 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 10.824 ; 10.824 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 10.379 ; 10.379 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 10.449 ; 10.449 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 10.382 ; 10.382 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 10.449 ; 10.449 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 10.715 ; 10.715 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 10.455 ; 10.455 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 10.715 ; 10.715 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 10.467 ; 10.467 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 10.743 ; 10.743 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 10.832 ; 10.832 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 10.741 ; 10.741 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 10.709 ; 10.709 ; Fall       ; RAMclock        ;
+-----------+--------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; a2        ; 74112:inst|8 ; 8.033  ; 8.033  ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 7.775  ; 7.775  ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 8.073  ; 8.073  ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 8.070  ; 8.070  ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 8.417  ; 8.417  ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 8.371  ; 8.371  ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 8.412  ; 8.412  ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 9.983  ; 9.983  ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 10.350 ; 10.350 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 10.006 ; 10.006 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 9.978  ; 9.978  ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 10.007 ; 10.007 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 9.979  ; 9.979  ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 10.349 ; 10.349 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 9.985  ; 9.985  ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 10.372 ; 10.372 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 10.001 ; 10.001 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 10.386 ; 10.386 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 10.362 ; 10.362 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 10.373 ; 10.373 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 10.234 ; 10.234 ; Fall       ; RAMclock        ;
+-----------+--------------+--------+--------+------------+-----------------+


+---------------------------------------+
; Fast Model Setup Summary              ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; RAMclock     ; -1.460 ; -19.512       ;
; 74112:inst|8 ; 0.665  ; 0.000         ;
+--------------+--------+---------------+


+---------------------------------------+
; Fast Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; RAMclock     ; -1.638 ; -3.642        ;
; 74112:inst|8 ; 0.215  ; 0.000         ;
+--------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; RAMclock     ; -2.000 ; -118.222       ;
; 74112:inst|8 ; -0.500 ; -4.000         ;
+--------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RAMclock'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; 1.254  ; 74193:inst3|25                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.058      ; 0.803      ;
; 1.296  ; 74193:inst3|23                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.047      ; 0.750      ;
; 1.338  ; 74193:inst3|24                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.147      ; 0.808      ;
; 1.560  ; 74193:inst3|26                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.411      ; 0.850      ;
; 2.018  ; 74112:inst|8                                                                                                 ; 74112:inst|8                                                                                                 ; 74112:inst|8 ; RAMclock    ; 0.500        ; 1.712      ; 0.367      ;
; 2.518  ; 74112:inst|8                                                                                                 ; 74112:inst|8                                                                                                 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.712      ; 0.367      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: '74112:inst|8'                                                                               ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; 0.665 ; 74193:inst3|23 ; 74193:inst3|23 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; 74193:inst3|25 ; 74193:inst3|25 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; 74193:inst3|26 ; 74193:inst3|26 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; 74193:inst3|24 ; 74193:inst3|24 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RAMclock'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.638 ; 74112:inst|8                                                                                                 ; 74112:inst|8                                                                                                 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.712      ; 0.367      ;
; -1.138 ; 74112:inst|8                                                                                                 ; 74112:inst|8                                                                                                 ; 74112:inst|8 ; RAMclock    ; -0.500       ; 1.712      ; 0.367      ;
; -0.699 ; 74193:inst3|26                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.411      ; 0.850      ;
; -0.477 ; 74193:inst3|24                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.147      ; 0.808      ;
; -0.435 ; 74193:inst3|23                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.047      ; 0.750      ;
; -0.393 ; 74193:inst3|25                                                                                               ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.058      ; 0.803      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 2.321  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: '74112:inst|8'                                                                                ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; 0.215 ; 74193:inst3|23 ; 74193:inst3|23 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; 74193:inst3|25 ; 74193:inst3|25 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; 74193:inst3|26 ; 74193:inst3|26 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; 74193:inst3|24 ; 74193:inst3|24 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.367      ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RAMclock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab8RAM:inst8|altsyncram:altsyncram_component|altsyncram_f6c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; RAMclock ; Rise       ; RAMclock                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; RAMclock ; Rise       ; 74112:inst|8                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; RAMclock ; Rise       ; 74112:inst|8                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; RAMclock|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; RAMclock|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; inst|8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; inst|8|clk                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: '74112:inst|8'                                                           ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst3|23   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst3|23   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst3|24   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst3|24   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst3|25   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst3|25   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst3|26   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst3|26   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst3|21|dataa   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst3|21|dataa   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst3|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst3|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst3|51|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst3|51|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst3|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst3|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst3|5|datac    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst3|5|datac    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst|8|regout    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst|8|regout    ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; -0.537 ; -0.537 ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; -0.506 ; -0.506 ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; -0.546 ; -0.546 ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; -0.496 ; -0.496 ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; -0.405 ; -0.405 ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; -0.403 ; -0.403 ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; -0.514 ; -0.514 ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; -0.756 ; -0.756 ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; 2.224  ; 2.224  ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; 0.676  ; 0.676  ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; 0.645  ; 0.645  ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; 0.685  ; 0.685  ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; 0.635  ; 0.635  ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; 0.544  ; 0.544  ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; 0.542  ; 0.542  ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; 0.653  ; 0.653  ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; 0.895  ; 0.895  ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; -2.085 ; -2.085 ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; a2        ; 74112:inst|8 ; 4.036 ; 4.036 ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 4.050 ; 4.050 ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 4.081 ; 4.081 ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 4.075 ; 4.075 ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 4.204 ; 4.204 ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 4.166 ; 4.166 ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 4.202 ; 4.202 ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 4.678 ; 4.678 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 4.928 ; 4.928 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 4.716 ; 4.716 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 4.766 ; 4.766 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 4.725 ; 4.725 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 4.773 ; 4.773 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 4.844 ; 4.844 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 4.774 ; 4.774 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 4.864 ; 4.864 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 4.788 ; 4.788 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 4.861 ; 4.861 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 4.936 ; 4.936 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 4.862 ; 4.862 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 4.879 ; 4.879 ; Fall       ; RAMclock        ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; a2        ; 74112:inst|8 ; 3.582 ; 3.582 ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 3.592 ; 3.592 ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 3.620 ; 3.620 ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 3.624 ; 3.624 ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 3.745 ; 3.745 ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 3.719 ; 3.719 ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 3.751 ; 3.751 ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 4.566 ; 4.566 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 4.768 ; 4.768 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 4.591 ; 4.591 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 4.610 ; 4.610 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 4.591 ; 4.591 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 4.608 ; 4.608 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 4.721 ; 4.721 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 4.615 ; 4.615 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 4.738 ; 4.738 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 4.630 ; 4.630 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 4.748 ; 4.748 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 4.778 ; 4.778 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 4.739 ; 4.739 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 4.715 ; 4.715 ; Fall       ; RAMclock        ;
+-----------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -2.564  ; -3.402 ; N/A      ; N/A     ; -2.064              ;
;  74112:inst|8    ; 0.307   ; 0.215  ; N/A      ; N/A     ; -0.611              ;
;  RAMclock        ; -2.564  ; -3.402 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -37.12  ; -5.83  ; 0.0      ; 0.0     ; -127.291            ;
;  74112:inst|8    ; 0.000   ; 0.000  ; N/A      ; N/A     ; -4.888              ;
;  RAMclock        ; -37.120 ; -5.830 ; N/A      ; N/A     ; -122.403            ;
+------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; -0.537 ; -0.537 ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; -0.506 ; -0.506 ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; -0.546 ; -0.546 ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; -0.496 ; -0.496 ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; -0.405 ; -0.405 ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; -0.403 ; -0.403 ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; -0.514 ; -0.514 ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; -0.756 ; -0.756 ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; 4.017  ; 4.017  ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; 1.205  ; 1.205  ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; 1.162  ; 1.162  ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; 1.233  ; 1.233  ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; 1.063  ; 1.063  ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; 1.005  ; 1.005  ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; 0.981  ; 0.981  ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; 1.081  ; 1.081  ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; 1.663  ; 1.663  ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; -2.085 ; -2.085 ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; a2        ; 74112:inst|8 ; 9.325  ; 9.325  ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 9.071  ; 9.071  ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 9.333  ; 9.333  ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 9.359  ; 9.359  ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 9.714  ; 9.714  ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 9.623  ; 9.623  ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 9.701  ; 9.701  ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 10.307 ; 10.307 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 10.824 ; 10.824 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 10.379 ; 10.379 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 10.449 ; 10.449 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 10.382 ; 10.382 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 10.449 ; 10.449 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 10.715 ; 10.715 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 10.455 ; 10.455 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 10.715 ; 10.715 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 10.467 ; 10.467 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 10.743 ; 10.743 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 10.832 ; 10.832 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 10.741 ; 10.741 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 10.709 ; 10.709 ; Fall       ; RAMclock        ;
+-----------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; a2        ; 74112:inst|8 ; 3.582 ; 3.582 ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 3.592 ; 3.592 ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 3.620 ; 3.620 ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 3.624 ; 3.624 ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 3.745 ; 3.745 ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 3.719 ; 3.719 ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 3.751 ; 3.751 ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 4.566 ; 4.566 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 4.768 ; 4.768 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 4.591 ; 4.591 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 4.610 ; 4.610 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 4.591 ; 4.591 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 4.608 ; 4.608 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 4.721 ; 4.721 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 4.615 ; 4.615 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 4.738 ; 4.738 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 4.630 ; 4.630 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 4.748 ; 4.748 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 4.778 ; 4.778 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 4.739 ; 4.739 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 4.715 ; 4.715 ; Fall       ; RAMclock        ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; 74112:inst|8 ; 74112:inst|8 ; 0        ; 0        ; 0        ; 4        ;
; 74112:inst|8 ; RAMclock     ; 1        ; 1        ; 0        ; 4        ;
; RAMclock     ; RAMclock     ; 0        ; 0        ; 0        ; 48       ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; 74112:inst|8 ; 74112:inst|8 ; 0        ; 0        ; 0        ; 4        ;
; 74112:inst|8 ; RAMclock     ; 1        ; 1        ; 0        ; 4        ;
; RAMclock     ; RAMclock     ; 0        ; 0        ; 0        ; 48       ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 06 14:16:39 2018
Info: Command: quartus_sta Lab8 -c Lab8
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name RAMclock RAMclock
    Info (332105): create_clock -period 1.000 -name 74112:inst|8 74112:inst|8
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.564       -37.120 RAMclock 
    Info (332119):     0.307         0.000 74112:inst|8 
Info (332146): Worst-case hold slack is -3.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.402        -5.830 RAMclock 
    Info (332119):     0.445         0.000 74112:inst|8 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -122.403 RAMclock 
    Info (332119):    -0.611        -4.888 74112:inst|8 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -19.512 RAMclock 
    Info (332119):     0.665         0.000 74112:inst|8 
Info (332146): Worst-case hold slack is -1.638
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.638        -3.642 RAMclock 
    Info (332119):     0.215         0.000 74112:inst|8 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -118.222 RAMclock 
    Info (332119):    -0.500        -4.000 74112:inst|8 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 387 megabytes
    Info: Processing ended: Fri Apr 06 14:16:42 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


