

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Wed Aug  7 11:37:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_instrwrap
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versal
* Target device:  xcvm1802-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  0.846 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       2|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|       4|    -|
|Register         |        -|     -|        2|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|        2|       6|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   2|          2|    1|          2|
    |cfg_c_blk_n  |   2|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |   4|          4|    2|          4|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|cfg                   |   in|   32|     ap_none|           cfg|        scalar|
|cfg_c_din             |  out|   32|     ap_fifo|         cfg_c|       pointer|
|cfg_c_num_data_valid  |   in|    3|     ap_fifo|         cfg_c|       pointer|
|cfg_c_fifo_cap        |   in|    3|     ap_fifo|         cfg_c|       pointer|
|cfg_c_full_n          |   in|    1|     ap_fifo|         cfg_c|       pointer|
|cfg_c_write           |  out|    1|     ap_fifo|         cfg_c|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

