// Seed: 1693987583
module module_0 (
    output wand id_0,
    output tri  id_1,
    output tri0 id_2,
    input  tri  id_3,
    output tri0 id_4
);
  assign id_0 = 1;
  wire id_6;
endmodule
module module_0 #(
    parameter id_15 = 32'd63,
    parameter id_19 = 32'd87,
    parameter id_8  = 32'd79
) (
    output supply0 id_0,
    output supply0 id_1,
    input supply0 module_1,
    output tri1 id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6,
    output tri1 id_7,
    output supply1 _id_8,
    output tri1 id_9,
    output supply1 id_10,
    input uwire id_11,
    input wire id_12,
    output uwire id_13,
    input tri id_14,
    input supply1 _id_15,
    input uwire id_16,
    output tri0 id_17,
    output tri0 id_18,
    output tri0 _id_19,
    input supply1 id_20
);
  assign id_19 = id_14;
  assign id_18 = id_6;
  logic [id_15  +  id_19 : id_8] id_22;
  ;
  wire id_23;
  logic [-1 : 1  -  1] id_24;
  ;
  wire id_25;
  ;
  assign id_10 = id_22 == id_20;
  integer [1 : -1] id_26;
  ;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_13,
      id_12,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
