Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Ascensor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Ascensor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Ascensor"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : Ascensor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Diego/Documents/GitHub/Proyecto_SED/clk_divider.vhd" in Library work.
Architecture behavioral of Entity clk_divider is up to date.
Compiling vhdl file "C:/Users/Diego/Documents/GitHub/Proyecto_SED/Decodificador.vhd" in Library work.
Architecture dataflow of Entity decodificador is up to date.
Compiling vhdl file "C:/Users/Diego/Documents/GitHub/Proyecto_SED/codificador.vhd" in Library work.
Architecture dataflow of Entity codificador is up to date.
Compiling vhdl file "C:/Users/Diego/Documents/GitHub/Proyecto_SED/BloqueadorPDeseado.vhd" in Library work.
Architecture behavioral of Entity bloqueadorpdeseado is up to date.
Compiling vhdl file "C:/Users/Diego/Documents/GitHub/Proyecto_SED/MaquinaDeEstados.vhd" in Library work.
Entity <maquinadeestados> compiled.
Entity <maquinadeestados> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Diego/Documents/GitHub/Proyecto_SED/ModuloDisplay.vhd" in Library work.
Architecture behavioral of Entity modulodisplay is up to date.
Compiling vhdl file "C:/Users/Diego/Documents/GitHub/Proyecto_SED/Ascensor.vhd" in Library work.
Architecture behavioral of Entity ascensor is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Ascensor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decodificador> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <codificador> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <BloqueadorPDeseado> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MaquinaDeEstados> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ModuloDisplay> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Ascensor> in library <work> (Architecture <behavioral>).
Entity <Ascensor> analyzed. Unit <Ascensor> generated.

Analyzing Entity <clk_divider> in library <work> (Architecture <behavioral>).
Entity <clk_divider> analyzed. Unit <clk_divider> generated.

Analyzing Entity <decodificador> in library <work> (Architecture <dataflow>).
Entity <decodificador> analyzed. Unit <decodificador> generated.

Analyzing Entity <codificador> in library <work> (Architecture <dataflow>).
Entity <codificador> analyzed. Unit <codificador> generated.

Analyzing Entity <BloqueadorPDeseado> in library <work> (Architecture <behavioral>).
Entity <BloqueadorPDeseado> analyzed. Unit <BloqueadorPDeseado> generated.

Analyzing Entity <MaquinaDeEstados> in library <work> (Architecture <behavioral>).
Entity <MaquinaDeEstados> analyzed. Unit <MaquinaDeEstados> generated.

Analyzing Entity <ModuloDisplay> in library <work> (Architecture <behavioral>).
Entity <ModuloDisplay> analyzed. Unit <ModuloDisplay> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_divider>.
    Related source file is "C:/Users/Diego/Documents/GitHub/Proyecto_SED/clk_divider.vhd".
    Found 32-bit up counter for signal <counter>.
    Found 1-bit register for signal <temporal>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <decodificador>.
    Related source file is "C:/Users/Diego/Documents/GitHub/Proyecto_SED/Decodificador.vhd".
    Found 4x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <decodificador> synthesized.


Synthesizing Unit <codificador>.
    Related source file is "C:/Users/Diego/Documents/GitHub/Proyecto_SED/codificador.vhd".
    Found 2-bit register for signal <cod_out_s>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <codificador> synthesized.


Synthesizing Unit <BloqueadorPDeseado>.
    Related source file is "C:/Users/Diego/Documents/GitHub/Proyecto_SED/BloqueadorPDeseado.vhd".
WARNING:Xst:737 - Found 2-bit latch for signal <salidas2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <Q_bus2<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <BloqueadorPDeseado> synthesized.


Synthesizing Unit <MaquinaDeEstados>.
    Related source file is "C:/Users/Diego/Documents/GitHub/Proyecto_SED/MaquinaDeEstados.vhd".
    Found finite state machine <FSM_0> for signal <Q_bus>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_Maq                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 4-bit latch for signal <salidas>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 2-bit comparator equal for signal <Q_bus$cmp_eq0000> created at line 54.
    Found 2-bit comparator greater for signal <Q_bus$cmp_gt0000> created at line 51.
    Found 2-bit comparator less for signal <Q_bus$cmp_lt0000> created at line 49.
    Found 2-bit comparator greatequal for signal <salidas$cmp_ge0000> created at line 49.
    Found 2-bit comparator lessequal for signal <salidas$cmp_le0000> created at line 51.
    Found 2-bit comparator not equal for signal <salidas$cmp_ne0000> created at line 54.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 Comparator(s).
Unit <MaquinaDeEstados> synthesized.


Synthesizing Unit <ModuloDisplay>.
    Related source file is "C:/Users/Diego/Documents/GitHub/Proyecto_SED/ModuloDisplay.vhd".
    Found 4-bit register for signal <Enable_Display>.
    Found 7-bit register for signal <LED>.
    Found 13-bit up counter for signal <CTR>.
    Found 13-bit comparator greater for signal <CTR$cmp_gt0000> created at line 46.
    Found 4-bit register for signal <Enable_Display_sig>.
    Summary:
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ModuloDisplay> synthesized.


Synthesizing Unit <Ascensor>.
    Related source file is "C:/Users/Diego/Documents/GitHub/Proyecto_SED/Ascensor.vhd".
WARNING:Xst:1780 - Signal <salidas> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_bus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <D_bus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Ascensor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x7-bit ROM                                           : 2
# Counters                                             : 2
 13-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 10
 1-bit register                                        : 6
 2-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 2
 2-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 7
 13-bit comparator greater                             : 1
 2-bit comparator equal                                : 1
 2-bit comparator greatequal                           : 1
 2-bit comparator greater                              : 1
 2-bit comparator less                                 : 1
 2-bit comparator lessequal                            : 1
 2-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_MaquinaDeEstados/Q_bus/FSM> on signal <Q_bus[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00001
 s1    | 00010
 s2    | 00100
 s3    | 01000
 s4    | 10000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 4x7-bit ROM                                           : 2
# Counters                                             : 2
 13-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Latches                                              : 2
 2-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 7
 13-bit comparator greater                             : 1
 2-bit comparator equal                                : 1
 2-bit comparator greatequal                           : 1
 2-bit comparator greater                              : 1
 2-bit comparator less                                 : 1
 2-bit comparator lessequal                            : 1
 2-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <salidas_0> in Unit <MaquinaDeEstados> is equivalent to the following FF/Latch, which will be removed : <salidas_3> 

Optimizing unit <Ascensor> ...

Optimizing unit <ModuloDisplay> ...

Optimizing unit <MaquinaDeEstados> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_ModuloDisplay/LED_6> in Unit <Ascensor> is equivalent to the following FF/Latch, which will be removed : <Inst_ModuloDisplay/LED_3> 
Found area constraint ratio of 100 (+ 5) on block Ascensor, actual ratio is 3.
Latch Inst_MaquinaDeEstados/salidas_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Ascensor.ngr
Top Level Output File Name         : Ascensor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 237
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 44
#      LUT2                        : 45
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT4                        : 26
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 55
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 76
#      FD                          : 4
#      FDC                         : 32
#      FDCE                        : 1
#      FDE                         : 10
#      FDR                         : 18
#      FDRE                        : 2
#      FDRSE                       : 2
#      FDS                         : 1
#      LD                          : 4
#      LD_1                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 9
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       71  out of   1920     3%  
 Number of Slice Flip Flops:             73  out of   3840     1%  
 Number of 4 input LUTs:                131  out of   3840     3%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    173    13%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+-------------------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)                     | Load  |
------------------------------------+-------------------------------------------+-------+
clk                                 | BUFGP                                     | 65    |
Inst_BloqueadorPDeseado/Q_bus2_0    | NONE(Inst_BloqueadorPDeseado/salidas2_1)  | 2     |
Inst_clk_Divider/temporal           | NONE(Inst_MaquinaDeEstados/Q_bus_FSM_FFd5)| 5     |
Inst_MaquinaDeEstados/Q_bus_FSM_FFd5| NONE(Inst_MaquinaDeEstados/salidas_2)     | 4     |
------------------------------------+-------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 33    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.098ns (Maximum Frequency: 140.884MHz)
   Minimum input arrival time before clock: 3.833ns
   Maximum output required time after clock: 6.280ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.098ns (frequency: 140.884MHz)
  Total number of paths / destination ports: 2047 / 84
-------------------------------------------------------------------------
Delay:               7.098ns (Levels of Logic = 4)
  Source:            Inst_ModuloDisplay/CTR_4 (FF)
  Destination:       Inst_ModuloDisplay/Enable_Display_sig_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_ModuloDisplay/CTR_4 to Inst_ModuloDisplay/Enable_Display_sig_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  Inst_ModuloDisplay/CTR_4 (Inst_ModuloDisplay/CTR_4)
     LUT4:I0->O            2   0.479   0.768  Inst_ModuloDisplay/Mcompar_CTR_cmp_gt0000_lut<1> (Inst_ModuloDisplay/Enable_Display_sig_0_and000125)
     LUT4:I3->O            1   0.479   0.704  Inst_ModuloDisplay/Enable_Display_sig_0_and000159_SW0 (N12)
     LUT4_D:I3->O          4   0.479   0.838  Inst_ModuloDisplay/Enable_Display_sig_0_and000159 (Inst_ModuloDisplay/Enable_Display_sig_0_and0001)
     LUT3:I2->O            1   0.479   0.681  Inst_ModuloDisplay/Enable_Display_sig_1_or0000_inv1 (Inst_ModuloDisplay/Enable_Display_sig_1_or0000_inv)
     FDE:CE                    0.524          Inst_ModuloDisplay/Enable_Display_sig_1
    ----------------------------------------
    Total                      7.098ns (3.066ns logic, 4.032ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clk_Divider/temporal'
  Clock period: 2.868ns (frequency: 348.681MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.868ns (Levels of Logic = 1)
  Source:            Inst_MaquinaDeEstados/Q_bus_FSM_FFd4 (FF)
  Destination:       Inst_MaquinaDeEstados/Q_bus_FSM_FFd4 (FF)
  Source Clock:      Inst_clk_Divider/temporal rising
  Destination Clock: Inst_clk_Divider/temporal rising

  Data Path: Inst_MaquinaDeEstados/Q_bus_FSM_FFd4 to Inst_MaquinaDeEstados/Q_bus_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.626   0.906  Inst_MaquinaDeEstados/Q_bus_FSM_FFd4 (Inst_MaquinaDeEstados/Q_bus_FSM_FFd4)
     INV:I->O              1   0.479   0.681  Inst_MaquinaDeEstados/Q_bus_FSM_FFd4-In1_INV_0 (Inst_MaquinaDeEstados/Q_bus_FSM_FFd4-In)
     FDR:D                     0.176          Inst_MaquinaDeEstados/Q_bus_FSM_FFd4
    ----------------------------------------
    Total                      2.868ns (1.281ns logic, 1.587ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20 / 12
-------------------------------------------------------------------------
Offset:              3.833ns (Levels of Logic = 2)
  Source:            Piso_Actual_Sensor<0> (PAD)
  Destination:       Inst_Codificador_PA/cod_out_s_1 (FF)
  Destination Clock: clk rising

  Data Path: Piso_Actual_Sensor<0> to Inst_Codificador_PA/cod_out_s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   1.066  Piso_Actual_Sensor_0_IBUF (Piso_Actual_Sensor_0_IBUF)
     LUT2:I0->O            1   0.479   0.681  Inst_Codificador_PA/cod_in<0>1 (Inst_Codificador_PA/cod_in<0>1)
     FDRE:R                    0.892          Inst_Codificador_PA/cod_out_s_1
    ----------------------------------------
    Total                      3.833ns (2.086ns logic, 1.747ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_clk_Divider/temporal'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.226ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       Inst_MaquinaDeEstados/Q_bus_FSM_FFd5 (FF)
  Destination Clock: Inst_clk_Divider/temporal rising

  Data Path: reset to Inst_MaquinaDeEstados/Q_bus_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   0.715   1.619  reset_IBUF (reset_IBUF)
     FDR:R                     0.892          Inst_MaquinaDeEstados/Q_bus_FSM_FFd3
    ----------------------------------------
    Total                      3.226ns (1.607ns logic, 1.619ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_MaquinaDeEstados/Q_bus_FSM_FFd5'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.284ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Inst_MaquinaDeEstados/salidas_2 (LATCH)
  Destination Clock: Inst_MaquinaDeEstados/Q_bus_FSM_FFd5 rising

  Data Path: reset to Inst_MaquinaDeEstados/salidas_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   0.715   1.914  reset_IBUF (reset_IBUF)
     LUT4:I0->O            1   0.479   0.000  Inst_MaquinaDeEstados/salidas_mux0003<2>1 (Inst_MaquinaDeEstados/salidas_mux0003<2>)
     LD:D                      0.176          Inst_MaquinaDeEstados/salidas_2
    ----------------------------------------
    Total                      3.284ns (1.370ns logic, 1.914ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_MaquinaDeEstados/Q_bus_FSM_FFd5'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            Inst_MaquinaDeEstados/salidas_0_1 (LATCH)
  Destination:       Puerta (PAD)
  Source Clock:      Inst_MaquinaDeEstados/Q_bus_FSM_FFd5 rising

  Data Path: Inst_MaquinaDeEstados/salidas_0_1 to Puerta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  Inst_MaquinaDeEstados/salidas_0_1 (Inst_MaquinaDeEstados/salidas_0_1)
     OBUF:I->O                 4.909          Puerta_OBUF (Puerta)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            Inst_ModuloDisplay/LED_6 (FF)
  Destination:       LED_Display<6> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_ModuloDisplay/LED_6 to LED_Display<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   0.745  Inst_ModuloDisplay/LED_6 (Inst_ModuloDisplay/LED_6)
     OBUF:I->O                 4.909          LED_Display_3_OBUF (LED_Display<3>)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.06 secs
 
--> 

Total memory usage is 244948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    4 (   0 filtered)

