// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_svd_alt.h"
#include "dut_XXT.h"
#include "dut_S.h"

namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_dout;
    sc_in< sc_logic > strm_in_V_empty_n;
    sc_out< sc_logic > strm_in_V_read;
    sc_out< sc_lv<32> > strm_out_V_din;
    sc_in< sc_logic > strm_out_V_full_n;
    sc_out< sc_logic > strm_out_V_write;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dut_XXT* XXT_U;
    dut_S* S_U;
    dut_S* U_U;
    dut_S* V_U;
    dut_svd_alt* grp_dut_svd_alt_fu_177;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_25;
    sc_signal< sc_logic > strm_in_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_46;
    sc_signal< sc_lv<1> > exitcond10_fu_209_p2;
    sc_signal< sc_logic > strm_out_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_58;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_9;
    sc_signal< bool > ap_sig_65;
    sc_signal< sc_lv<5> > i_6_fu_191_p2;
    sc_signal< sc_lv<5> > i_6_reg_338;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_75;
    sc_signal< sc_lv<10> > tmp_139_cast_fu_205_p1;
    sc_signal< sc_lv<10> > tmp_139_cast_reg_343;
    sc_signal< sc_lv<1> > exitcond11_fu_185_p2;
    sc_signal< sc_lv<5> > j_2_fu_215_p2;
    sc_signal< bool > ap_sig_86;
    sc_signal< sc_lv<5> > i_7_fu_241_p2;
    sc_signal< sc_lv<5> > i_7_reg_359;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_96;
    sc_signal< sc_lv<10> > tmp_141_cast_fu_255_p1;
    sc_signal< sc_lv<10> > tmp_141_cast_reg_364;
    sc_signal< sc_lv<1> > exitcond9_fu_235_p2;
    sc_signal< sc_lv<5> > j_3_fu_265_p2;
    sc_signal< sc_lv<5> > j_3_reg_372;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_110;
    sc_signal< sc_lv<1> > exitcond8_fu_259_p2;
    sc_signal< sc_lv<5> > i_8_fu_291_p2;
    sc_signal< sc_lv<5> > i_8_reg_385;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_124;
    sc_signal< sc_lv<10> > tmp_144_cast_fu_305_p1;
    sc_signal< sc_lv<10> > tmp_144_cast_reg_390;
    sc_signal< sc_lv<1> > exitcond7_fu_285_p2;
    sc_signal< sc_lv<5> > j_4_fu_315_p2;
    sc_signal< sc_lv<5> > j_4_reg_398;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_138;
    sc_signal< sc_lv<1> > exitcond_fu_309_p2;
    sc_signal< sc_lv<8> > XXT_address0;
    sc_signal< sc_logic > XXT_ce0;
    sc_signal< sc_logic > XXT_we0;
    sc_signal< sc_lv<32> > XXT_q0;
    sc_signal< sc_lv<8> > S_address0;
    sc_signal< sc_logic > S_ce0;
    sc_signal< sc_lv<32> > S_q0;
    sc_signal< sc_logic > S_ce1;
    sc_signal< sc_lv<32> > S_q1;
    sc_signal< sc_lv<8> > U_address0;
    sc_signal< sc_logic > U_ce0;
    sc_signal< sc_lv<32> > U_q0;
    sc_signal< sc_logic > U_ce1;
    sc_signal< sc_lv<32> > U_q1;
    sc_signal< sc_lv<32> > V_q0;
    sc_signal< sc_lv<32> > V_q1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_ap_start;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_ap_done;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_ap_idle;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_ap_ready;
    sc_signal< sc_lv<8> > grp_dut_svd_alt_fu_177_A_address0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_A_ce0;
    sc_signal< sc_lv<8> > grp_dut_svd_alt_fu_177_S_address0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_S_ce0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_S_we0;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_177_S_d0;
    sc_signal< sc_lv<8> > grp_dut_svd_alt_fu_177_S_address1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_S_ce1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_S_we1;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_177_S_d1;
    sc_signal< sc_lv<8> > grp_dut_svd_alt_fu_177_U_address0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_U_ce0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_U_we0;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_177_U_d0;
    sc_signal< sc_lv<8> > grp_dut_svd_alt_fu_177_U_address1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_U_ce1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_U_we1;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_177_U_d1;
    sc_signal< sc_lv<8> > grp_dut_svd_alt_fu_177_V_address0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_V_ce0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_V_we0;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_177_V_d0;
    sc_signal< sc_lv<8> > grp_dut_svd_alt_fu_177_V_address1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_V_ce1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_177_V_we1;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_177_V_d1;
    sc_signal< sc_lv<5> > i_reg_111;
    sc_signal< sc_lv<5> > j_reg_122;
    sc_signal< sc_lv<5> > i1_reg_133;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_255;
    sc_signal< sc_lv<5> > j2_reg_144;
    sc_signal< sc_lv<5> > i3_reg_155;
    sc_signal< sc_lv<5> > j4_reg_166;
    sc_signal< sc_logic > ap_reg_grp_dut_svd_alt_fu_177_ap_start;
    sc_signal< sc_lv<64> > tmp_142_cast_fu_230_p1;
    sc_signal< sc_lv<64> > tmp_145_cast_fu_280_p1;
    sc_signal< sc_lv<64> > tmp_147_cast_fu_330_p1;
    sc_signal< sc_lv<9> > tmp_fu_197_p3;
    sc_signal< sc_lv<10> > tmp_cast_fu_221_p1;
    sc_signal< sc_lv<10> > tmp_114_fu_225_p2;
    sc_signal< sc_lv<9> > tmp_s_fu_247_p3;
    sc_signal< sc_lv<10> > tmp_86_cast_fu_271_p1;
    sc_signal< sc_lv<10> > tmp_116_fu_275_p2;
    sc_signal< sc_lv<9> > tmp_115_fu_297_p3;
    sc_signal< sc_lv<10> > tmp_87_cast_fu_321_p1;
    sc_signal< sc_lv<10> > tmp_118_fu_325_p2;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_st1_fsm_0;
    static const sc_lv<10> ap_ST_st2_fsm_1;
    static const sc_lv<10> ap_ST_st3_fsm_2;
    static const sc_lv<10> ap_ST_st4_fsm_3;
    static const sc_lv<10> ap_ST_st5_fsm_4;
    static const sc_lv<10> ap_ST_st6_fsm_5;
    static const sc_lv<10> ap_ST_st7_fsm_6;
    static const sc_lv<10> ap_ST_st8_fsm_7;
    static const sc_lv<10> ap_ST_st9_fsm_8;
    static const sc_lv<10> ap_ST_st10_fsm_9;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_S_address0();
    void thread_S_ce0();
    void thread_S_ce1();
    void thread_U_address0();
    void thread_U_ce0();
    void thread_U_ce1();
    void thread_XXT_address0();
    void thread_XXT_ce0();
    void thread_XXT_we0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_110();
    void thread_ap_sig_124();
    void thread_ap_sig_138();
    void thread_ap_sig_25();
    void thread_ap_sig_255();
    void thread_ap_sig_46();
    void thread_ap_sig_58();
    void thread_ap_sig_65();
    void thread_ap_sig_75();
    void thread_ap_sig_86();
    void thread_ap_sig_96();
    void thread_ap_sig_cseq_ST_st10_fsm_9();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_exitcond10_fu_209_p2();
    void thread_exitcond11_fu_185_p2();
    void thread_exitcond7_fu_285_p2();
    void thread_exitcond8_fu_259_p2();
    void thread_exitcond9_fu_235_p2();
    void thread_exitcond_fu_309_p2();
    void thread_grp_dut_svd_alt_fu_177_ap_start();
    void thread_i_6_fu_191_p2();
    void thread_i_7_fu_241_p2();
    void thread_i_8_fu_291_p2();
    void thread_j_2_fu_215_p2();
    void thread_j_3_fu_265_p2();
    void thread_j_4_fu_315_p2();
    void thread_strm_in_V_blk_n();
    void thread_strm_in_V_read();
    void thread_strm_out_V_blk_n();
    void thread_strm_out_V_din();
    void thread_strm_out_V_write();
    void thread_tmp_114_fu_225_p2();
    void thread_tmp_115_fu_297_p3();
    void thread_tmp_116_fu_275_p2();
    void thread_tmp_118_fu_325_p2();
    void thread_tmp_139_cast_fu_205_p1();
    void thread_tmp_141_cast_fu_255_p1();
    void thread_tmp_142_cast_fu_230_p1();
    void thread_tmp_144_cast_fu_305_p1();
    void thread_tmp_145_cast_fu_280_p1();
    void thread_tmp_147_cast_fu_330_p1();
    void thread_tmp_86_cast_fu_271_p1();
    void thread_tmp_87_cast_fu_321_p1();
    void thread_tmp_cast_fu_221_p1();
    void thread_tmp_fu_197_p3();
    void thread_tmp_s_fu_247_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
