module module_0 (
    output logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input [id_1 : id_2] id_5,
    output logic [id_3 : id_5  ==  1] id_6
);
  logic [id_1 : id_5] id_7;
  logic id_8;
endmodule
