Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench_isim_beh.exe -prj D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench_beh.prj work.TestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/BancoRegistro.v" into library work
Analyzing Verilog file "D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench.v" Line 18: Size mismatch in connection of port <addrRa>. Formal port size is 2-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench.v" Line 19: Size mismatch in connection of port <addrRb>. Formal port size is 2-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench.v" Line 22: Size mismatch in connection of port <addrW>. Formal port size is 2-bit while actual signal size is 5-bit.
Completed static elaboration
Compiling module BancoRegistro_default
Compiling module TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench_isim_beh.exe
Fuse Memory Usage: 28808 KB
Fuse CPU Usage: 436 ms
