### ASIC Flow
+ [OpenROAD](https://theopenroadproject.org/) (UCSD), under various licenses (BSD 2-Clause, BSD 3-Clause, GPL 3.0, ISC, etc.)
  - Aim to develop open-source tools that achieve autonomous, 24-hour layout implementation.
+ [OpenLANE](https://github.com/efabless/openlane) (efabless), under [Apache License 2.0](https://github.com/efabless/openlane/blob/master/LICENSE)
  - OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
+ [LibrEDA](https://codeberg.org/LibrEDA/LibrEDA) (Thomas Kramer)
  - The main goal of this project is to create a new libre software framework for the physical design of digital integrated circuits.
+ [Alliance](https://github.com/lip6/coriolis) / [Coriolis](https://github.com/xobs/coriolis) (Sorbonne Université), under [GNU General Public License v2.0](https://github.com/xobs/coriolis/blob/master/LICENSE)
  - Coriolis is a free database, placement tool and routing tool for VLSI designs.
+ [Chips4Makers](https://chips4makers.io/)
  - The Chips4Makers wants to make it possible for makers and hobbyists to make their own open source chips.
+ [qflow](http://opencircuitdesign.com/qflow/) (Dr. R. Timothy Edwards), under [GNU General Public License](https://github.com/RTimothyEdwards/qflow/blob/master/README)
  - A Digital Flow using Open Source EDA Tools.
+ [VSDFLOW](https://github.com/kunalg123/vsdflow) (VLSI System Design), ["available for download for FREE"](https://www.vlsisystemdesign.com/projects/)
  - An automated RTL-to-GDS flow for programmers, hobbyists, and small-scale entrepreneurs.
+ [Ophidian](https://github.com/eclufsc/ophidian) (UFSC), under [Apache License 2.0](https://github.com/eclufsc/ophidian/blob/master/LICENSE)
  - An open-source library for physical design research and teaching.
+ [Rsyn](https://github.com/RsynTeam/rsyn-x) (FURG), under [Apache License 2.0](https://github.com/RsynTeam/rsyn-x#license)
  - An Extensible Physical Synthesis Framework.
+ [UMpack](http://vlsicad.eecs.umich.edu/BK/PDtools/) (UCLA, UMich), under [MIT License](http://vlsicad.eecs.umich.edu/BK/PDtools/COPYRIGHT)
  - This release contains over 200,000 lines in C++ implementing industrial-grade VLSI Physical Design tools: the Capo placer, the Parquet floorplanner, the MLPart partitioner, the object-oriented UCLA DB database with LEF/DEF parser and all supporting libraries.
+ [gEDA](http://www.geda-project.org/), under [GNU General Public License v2.0 or later](http://wiki.geda-project.org/geda:license)
  - Working on a full GPL'd suite and toolkit of Electronic Design Automation tools.

### ASIC Flow Composer
+ [SiliconCompiler](https://github.com/siliconcompiler/siliconcompiler), under [Apache License 2.0](https://github.com/siliconcompiler/siliconcompiler/blob/main/LICENSE)
  - An open source compiler framework that aims to enable automated translation from source code to silicon.
+ [Hammer](https://github.com/ucb-bar/hammer/) (Berkeley), under [BSD 3-Clause License](https://github.com/ucb-bar/hammer/blob/master/LICENSE)
  - Highly Agile Masks Made Effortlessly from RTL.
+ [mflowgen](https://github.com/mflowgen/mflowgen) (Stanford), under [BSD 3-Clause "New" or "Revised" License](https://github.com/mflowgen/mflowgen/blob/master/LICENSE)
  - A modular flow specification and build-system generator for ASIC and FPGA design-space exploration built around sandboxed and modular steps.
+ [Cocoon](https://github.com/pku-dasys/cocoon) (PKU), under [BSD 3-Clause "New" or "Revised" License](https://github.com/pku-dasys/cocoon/blob/master/LICENSE)
  - Cocoon is an open-source infrastructure for integrated EDA with interoperability and interactivity.

### ASIC Flow (非完全开源)
 - [DATC Robust Design Flow](https://github.com/jinwookjungs/datc_robust_design_flow) (IEEE CEDA), under [GNU General Public License v3.0
](https://github.com/jinwookjungs/datc_robust_design_flow/blob/master/LICENSE)
 - [VLSI CAD Bookshelf 2](http://vlsicad.eecs.umich.edu/BK/)
