// Seed: 166504674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  input id_2;
  inout id_1;
  logic id_4;
  logic id_5;
  defparam id_6 = 1'd0 < 1;
  logic id_7, id_8;
endmodule
