// Seed: 3000585443
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  logic id_2;
  logic id_3 = 1'h0 || 1 - id_2 || 1 || 1;
  logic id_4;
endmodule
