$date
	Thu Jun 22 03:20:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lfsr_tb $end
$var wire 8 ! seq_out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 8 & seq_out [7:0] $end
$var reg 8 ' state [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
b1 '
b1 &
0%
0$
0#
0"
b1 !
$end
#15
b10 '
1"
1$
#20
0"
0$
#25
b10 &
b10 !
b100 '
1"
1$
#30
0"
0$
#35
b100 &
b100 !
b1001 '
1"
1$
#40
0"
0$
#45
b1001 &
b1001 !
b10010 '
1"
1$
#50
0"
0$
#55
b10010 &
b10010 !
b100100 '
1"
1$
#60
0"
0$
#65
b100100 &
b100100 !
b1001001 '
1"
1$
#70
0"
0$
#75
b1001001 &
b1001001 !
b10010010 '
1"
1$
#80
0"
0$
#85
b10010010 &
b10010010 !
b100101 '
1"
1$
#90
0"
0$
#95
b100101 &
b100101 !
b1001011 '
1"
1$
#100
0"
0$
#105
b1001011 &
b1001011 !
b10010110 '
1"
1$
#110
0"
0$
