INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/ALU_rio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/Memory_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/Top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/CECS361_GroupProject.srcs/sources_1/new/memory2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/top_level_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_tb
