16:35:05
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CG103 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":39:30:39:34|Expecting expression
1 error parsing file U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":189:18:189:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":190:18:190:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":191:18:191:22|pixel is not readable.  This may cause a simulation mismatch.
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:49:36 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:49:36 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 15 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CG103 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":31:26:31:30|Expecting expression
1 error parsing file U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":189:18:189:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":190:18:190:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":191:18:191:22|pixel is not readable.  This may cause a simulation mismatch.
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:50:36 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:50:36 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD415 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":31:22:31:22|Expecting keyword is
1 error parsing file U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":189:18:189:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":190:18:190:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":191:18:191:22|pixel is not readable.  This may cause a simulation mismatch.
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:52:39 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:52:39 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 13 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":189:18:189:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":190:18:190:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":191:18:191:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":87:8:87:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 40MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:53:07 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:53:08 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:53:08 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:53:10 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     103.0 MHz     9.707         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             24.6 MHz      40.649        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:53:11 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":77:32:77:50|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":165:30:165:44|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":78:32:78:51|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":165:59:165:73|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 80MB peak: 80MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 81MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 82MB peak: 82MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 82MB peak: 83MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 92MB peak: 92MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 91MB peak: 92MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 92MB peak: 92MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 91MB peak: 94MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    -9.40ns		 291 /        24
   2		0h:00m:09s		    -6.60ns		 291 /        24
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[5]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[6]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[4]" with 14 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[7]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[8]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[3]" with 14 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[2]" with 16 loads replicated 1 times to improve timing 
Timing driven replication report
Added 8 Registers via timing driven replication
Added 4 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -2.40ns		 326 /        32
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -2.40ns		 325 /        32
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":77:4:77:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 85MB peak: 94MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 85MB peak: 94MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          32         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 84MB peak: 94MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 84MB peak: 94MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 84MB peak: 94MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 84MB peak: 94MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 43.00ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 43.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 16:53:25 2015
#


Top view:               SimpleVGA
Requested Frequency:    23.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -7.588

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     23.3 MHz      19.8 MHz      43.001        50.590        -7.588      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             23.3 MHz      NA            43.001        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  43.001      -7.588  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -7.588
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -7.448
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -7.308
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -7.168
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -7.028
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -6.887
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -6.747
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -6.721
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -6.607
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -6.467
================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                        Type         Pin     Net             Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
Pixel_1       PLL|PLLOUTCORE_derived_clock     SB_DFFSR     D       Pixel_1_en      42.896       -7.588
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_2         42.896       33.657
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[4]      42.896       33.671
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[0]      42.896       33.678
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_1         42.896       33.678
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[10]     42.896       33.706
HSync_1       PLL|PLLOUTCORE_derived_clock     SB_DFF       D       un1_beamx_i     42.896       35.295
VSync_1       PLL|PLLOUTCORE_derived_clock     SB_DFF       D       un1_beamy_i     42.896       35.295
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[3]      42.896       35.302
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[4]      42.896       35.302
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      43.001
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.896

    - Propagation time:                      50.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.588

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           16        
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un47_sum_axb_6                     Net          -        -       1.371     -           13        
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      O        Out     0.449     5.274       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      I3       In      -         7.103       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      O        Out     0.316     7.419       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      I1       In      -         8.790       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      O        Out     0.379     9.169       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.074      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.331      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      I3       In      -         10.717      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      O        Out     0.316     11.033      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      I0       In      -         12.404      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      O        Out     0.449     12.853      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.758      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.015      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.029      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.169      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.296      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      I3       In      -         14.682      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      O        Out     0.316     14.997      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      I0       In      -         16.368      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      O        Out     0.449     16.817      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.722      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.979      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.993      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.134      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.260      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      I3       In      -         18.646      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      O        Out     0.316     18.961      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      I0       In      -         20.332      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      O        Out     0.449     20.781      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.686      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.944      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.958      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.098      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.224      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      I3       In      -         22.610      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      O        Out     0.316     22.926      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      I0       In      -         24.297      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      O        Out     0.449     24.746      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.651      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.908      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.922      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.062      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.188      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      I3       In      -         26.574      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      O        Out     0.316     26.890      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      I0       In      -         28.261      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      O        Out     0.449     28.710      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.615      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.872      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.886      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.026      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.153      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      I3       In      -         30.539      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      O        Out     0.316     30.854      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.225      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.674      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.579      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.837      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.851      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.977      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.991      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.117      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      I3       In      -         34.503      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      O        Out     0.316     34.819      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      Net          -        -       1.371     -           9         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      I3       In      -         36.190      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      O        Out     0.316     36.505      -         
font\.un6_pixel[24]                                                     Net          -        -       1.371     -           2         
beamX_RNIHV2165[0]                                                      SB_LUT4      I0       In      -         37.876      -         
beamX_RNIHV2165[0]                                                      SB_LUT4      O        Out     0.449     38.325      -         
Pixel_3_sqmuxa_1_2_1_1                                                  Net          -        -       1.371     -           2         
beamX_RNIA0VT57[0]                                                      SB_LUT4      I0       In      -         39.696      -         
beamX_RNIA0VT57[0]                                                      SB_LUT4      O        Out     0.449     40.145      -         
Pixel_3_sqmuxa_1_2_1                                                    Net          -        -       1.371     -           2         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      I0       In      -         41.516      -         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      O        Out     0.449     41.965      -         
Pixel_7_sqmuxa                                                          Net          -        -       1.371     -           2         
Pixel_1_RNO_8                                                           SB_LUT4      I0       In      -         43.336      -         
Pixel_1_RNO_8                                                           SB_LUT4      O        Out     0.449     43.784      -         
Pixel_10_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                           SB_LUT4      I3       In      -         45.155      -         
Pixel_1_RNO_3                                                           SB_LUT4      O        Out     0.316     45.471      -         
N_152                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                           SB_LUT4      I0       In      -         46.842      -         
Pixel_1_RNO_1                                                           SB_LUT4      O        Out     0.449     47.291      -         
Pixel_10                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I3       In      -         48.662      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.316     48.977      -         
Pixel_1_en                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         50.484      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 50.590 is 15.291(30.2%) logic and 35.299(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      43.001
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.896

    - Propagation time:                      50.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.448

    Number of logic level(s):                55
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                                Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.314       -         
un1_visiblex_if_generate_plus\.mult1_un47_sum_axb_6                     Net          -        -       1.371     -           13        
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      O        Out     0.449     5.134       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      I3       In      -         6.963       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      O        Out     0.316     7.279       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      I1       In      -         8.650       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      O        Out     0.379     9.028       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.934       -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.191      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      I3       In      -         10.577      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      O        Out     0.316     10.893      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      I0       In      -         12.264      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      O        Out     0.449     12.712      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.617      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.875      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.889      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.015      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.029      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      I3       In      -         14.541      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      O        Out     0.316     14.857      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      I0       In      -         16.228      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      O        Out     0.449     16.677      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.582      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.839      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.853      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.979      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.993      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      I3       In      -         18.506      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      O        Out     0.316     18.821      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      I0       In      -         20.192      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      O        Out     0.449     20.641      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.546      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.804      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.817      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.944      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.958      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      I3       In      -         22.470      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      O        Out     0.316     22.785      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      I0       In      -         24.157      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      O        Out     0.449     24.605      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.510      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.768      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.782      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.908      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.922      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      I3       In      -         26.434      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      O        Out     0.316     26.750      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      I0       In      -         28.121      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      O        Out     0.449     28.570      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.475      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.732      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.746      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.872      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.886      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      I3       In      -         30.398      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      O        Out     0.316     30.714      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.085      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.534      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.439      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.696      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.710      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.837      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.851      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     33.977      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      I3       In      -         34.363      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      O        Out     0.316     34.678      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      Net          -        -       1.371     -           9         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      I3       In      -         36.049      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      O        Out     0.316     36.365      -         
font\.un6_pixel[24]                                                     Net          -        -       1.371     -           2         
beamX_RNIHV2165[0]                                                      SB_LUT4      I0       In      -         37.736      -         
beamX_RNIHV2165[0]                                                      SB_LUT4      O        Out     0.449     38.185      -         
Pixel_3_sqmuxa_1_2_1_1                                                  Net          -        -       1.371     -           2         
beamX_RNIA0VT57[0]                                                      SB_LUT4      I0       In      -         39.556      -         
beamX_RNIA0VT57[0]                                                      SB_LUT4      O        Out     0.449     40.005      -         
Pixel_3_sqmuxa_1_2_1                                                    Net          -        -       1.371     -           2         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      I0       In      -         41.376      -         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      O        Out     0.449     41.824      -         
Pixel_7_sqmuxa                                                          Net          -        -       1.371     -           2         
Pixel_1_RNO_8                                                           SB_LUT4      I0       In      -         43.195      -         
Pixel_1_RNO_8                                                           SB_LUT4      O        Out     0.449     43.644      -         
Pixel_10_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                           SB_LUT4      I3       In      -         45.015      -         
Pixel_1_RNO_3                                                           SB_LUT4      O        Out     0.316     45.331      -         
N_152                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                           SB_LUT4      I0       In      -         46.702      -         
Pixel_1_RNO_1                                                           SB_LUT4      O        Out     0.449     47.151      -         
Pixel_10                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I3       In      -         48.522      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.316     48.837      -         
Pixel_1_en                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         50.344      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 50.449 is 15.164(30.1%) logic and 35.285(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      43.001
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.896

    - Propagation time:                      50.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.448

    Number of logic level(s):                55
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           16        
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un47_sum_axb_6                     Net          -        -       1.371     -           13        
un5_visiblex_cry_8_c_RNI1D62_0                                          SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_0                                          SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_0                                          Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      I3       In      -         6.963       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      O        Out     0.316     7.279       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      I1       In      -         8.650       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      O        Out     0.379     9.028       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.934       -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.191      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      I3       In      -         10.577      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      O        Out     0.316     10.893      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      I0       In      -         12.264      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      O        Out     0.449     12.712      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.617      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.875      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.889      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.015      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.029      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      I3       In      -         14.541      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      O        Out     0.316     14.857      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      I0       In      -         16.228      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      O        Out     0.449     16.677      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.582      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.839      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.853      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.979      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.993      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      I3       In      -         18.506      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      O        Out     0.316     18.821      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      I0       In      -         20.192      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      O        Out     0.449     20.641      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.546      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.804      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.817      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.944      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.958      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      I3       In      -         22.470      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      O        Out     0.316     22.785      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      I0       In      -         24.157      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      O        Out     0.449     24.605      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.510      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.768      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.782      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.908      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.922      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      I3       In      -         26.434      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      O        Out     0.316     26.750      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      I0       In      -         28.121      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      O        Out     0.449     28.570      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.475      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.732      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.746      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.872      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.886      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      I3       In      -         30.398      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      O        Out     0.316     30.714      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.085      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.534      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.439      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.696      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.710      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.837      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.851      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     33.977      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      I3       In      -         34.363      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      O        Out     0.316     34.678      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      Net          -        -       1.371     -           9         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      I3       In      -         36.049      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      O        Out     0.316     36.365      -         
font\.un6_pixel[24]                                                     Net          -        -       1.371     -           2         
beamX_RNIHV2165[0]                                                      SB_LUT4      I0       In      -         37.736      -         
beamX_RNIHV2165[0]                                                      SB_LUT4      O        Out     0.449     38.185      -         
Pixel_3_sqmuxa_1_2_1_1                                                  Net          -        -       1.371     -           2         
beamX_RNIA0VT57[0]                                                      SB_LUT4      I0       In      -         39.556      -         
beamX_RNIA0VT57[0]                                                      SB_LUT4      O        Out     0.449     40.005      -         
Pixel_3_sqmuxa_1_2_1                                                    Net          -        -       1.371     -           2         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      I0       In      -         41.376      -         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      O        Out     0.449     41.824      -         
Pixel_7_sqmuxa                                                          Net          -        -       1.371     -           2         
Pixel_1_RNO_8                                                           SB_LUT4      I0       In      -         43.195      -         
Pixel_1_RNO_8                                                           SB_LUT4      O        Out     0.449     43.644      -         
Pixel_10_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                           SB_LUT4      I3       In      -         45.015      -         
Pixel_1_RNO_3                                                           SB_LUT4      O        Out     0.316     45.331      -         
N_152                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                           SB_LUT4      I0       In      -         46.702      -         
Pixel_1_RNO_1                                                           SB_LUT4      O        Out     0.449     47.151      -         
Pixel_10                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I3       In      -         48.522      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.316     48.837      -         
Pixel_1_en                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         50.344      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 50.449 is 15.164(30.1%) logic and 35.285(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      43.001
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.896

    - Propagation time:                      50.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.455

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           16        
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un47_sum_axb_6                     Net          -        -       1.371     -           13        
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      O        Out     0.449     5.274       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      I3       In      -         7.103       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      O        Out     0.316     7.419       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      I1       In      -         8.790       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      O        Out     0.379     9.169       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.074      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.331      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      I3       In      -         10.717      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      O        Out     0.316     11.033      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      I0       In      -         12.404      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      O        Out     0.449     12.853      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.758      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.015      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.029      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.169      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.296      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      I3       In      -         14.682      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      O        Out     0.316     14.997      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      I0       In      -         16.368      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      O        Out     0.449     16.817      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.722      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.979      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.993      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.134      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.260      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      I3       In      -         18.646      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      O        Out     0.316     18.961      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      I0       In      -         20.332      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      O        Out     0.449     20.781      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.686      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.944      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.958      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.098      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.224      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      I3       In      -         22.610      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      O        Out     0.316     22.926      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      I0       In      -         24.297      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      O        Out     0.449     24.746      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.651      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.908      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.922      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.062      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.188      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      I3       In      -         26.574      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      O        Out     0.316     26.890      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      I0       In      -         28.261      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      O        Out     0.449     28.710      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.615      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.872      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.886      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.026      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.153      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      I3       In      -         30.539      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      O        Out     0.316     30.854      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.225      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.674      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.579      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.837      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.851      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.977      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.991      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.117      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      I3       In      -         34.503      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      O        Out     0.316     34.819      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      Net          -        -       1.371     -           9         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      I3       In      -         36.190      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      O        Out     0.316     36.505      -         
font\.un6_pixel[24]                                                     Net          -        -       1.371     -           2         
beamX_RNIHV2165[0]                                                      SB_LUT4      I0       In      -         37.876      -         
beamX_RNIHV2165[0]                                                      SB_LUT4      O        Out     0.449     38.325      -         
Pixel_3_sqmuxa_1_2_1_1                                                  Net          -        -       1.371     -           2         
Pixel_1_RNO_32                                                          SB_LUT4      I0       In      -         39.696      -         
Pixel_1_RNO_32                                                          SB_LUT4      O        Out     0.386     40.082      -         
Pixel_3_sqmuxa_1_2_sx                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_23                                                          SB_LUT4      I0       In      -         41.453      -         
Pixel_1_RNO_23                                                          SB_LUT4      O        Out     0.449     41.901      -         
Pixel_3_sqmuxa_1_2                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO_12                                                          SB_LUT4      I1       In      -         43.273      -         
Pixel_1_RNO_12                                                          SB_LUT4      O        Out     0.400     43.672      -         
N_164_tz_0                                                              Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                           SB_LUT4      I0       In      -         45.043      -         
Pixel_1_RNO_5                                                           SB_LUT4      O        Out     0.386     45.429      -         
Pixel_10_u_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                           SB_LUT4      I3       In      -         46.800      -         
Pixel_1_RNO_1                                                           SB_LUT4      O        Out     0.358     47.158      -         
Pixel_10                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I3       In      -         48.529      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.316     48.844      -         
Pixel_1_en                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         50.351      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 50.456 is 15.157(30.0%) logic and 35.299(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      43.001
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.896

    - Propagation time:                      50.267
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.371

    Number of logic level(s):                54
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           16        
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un47_sum_axb_6                     Net          -        -       1.371     -           13        
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      O        Out     0.449     5.274       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      I3       In      -         7.103       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      O        Out     0.316     7.419       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      I1       In      -         8.790       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      O        Out     0.379     9.169       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.074      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.331      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      I3       In      -         10.717      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      O        Out     0.316     11.033      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      I0       In      -         12.404      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      O        Out     0.449     12.853      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.758      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.015      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.029      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.169      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.296      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      I3       In      -         14.682      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      O        Out     0.316     14.997      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      I0       In      -         16.368      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      O        Out     0.449     16.817      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.722      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.979      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.993      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.134      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.260      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      I3       In      -         18.646      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      O        Out     0.316     18.961      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      I0       In      -         20.332      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      O        Out     0.449     20.781      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.686      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.944      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.958      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.098      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.224      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      I3       In      -         22.610      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      O        Out     0.316     22.926      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      I0       In      -         24.297      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      O        Out     0.449     24.746      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.651      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.908      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.922      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.062      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.188      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      I3       In      -         26.574      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      O        Out     0.316     26.890      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      I0       In      -         28.261      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      O        Out     0.449     28.710      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.615      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.872      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.886      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.026      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.153      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      I3       In      -         30.539      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      O        Out     0.316     30.854      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.225      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.674      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.579      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.837      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.386     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJRLQE1      SB_LUT4      I3       In      -         34.223      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJRLQE1      SB_LUT4      O        Out     0.316     34.538      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJRLQE1      Net          -        -       1.371     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      I2       In      -         35.909      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      O        Out     0.379     36.288      -         
font\.un6_pixel[24]                                                     Net          -        -       1.371     -           2         
beamX_RNIHV2165[0]                                                      SB_LUT4      I0       In      -         37.659      -         
beamX_RNIHV2165[0]                                                      SB_LUT4      O        Out     0.449     38.108      -         
Pixel_3_sqmuxa_1_2_1_1                                                  Net          -        -       1.371     -           2         
beamX_RNIA0VT57[0]                                                      SB_LUT4      I0       In      -         39.479      -         
beamX_RNIA0VT57[0]                                                      SB_LUT4      O        Out     0.449     39.928      -         
Pixel_3_sqmuxa_1_2_1                                                    Net          -        -       1.371     -           2         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      I0       In      -         41.298      -         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      O        Out     0.449     41.747      -         
Pixel_7_sqmuxa                                                          Net          -        -       1.371     -           2         
Pixel_1_RNO_8                                                           SB_LUT4      I0       In      -         43.118      -         
Pixel_1_RNO_8                                                           SB_LUT4      O        Out     0.449     43.567      -         
Pixel_10_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                           SB_LUT4      I3       In      -         44.938      -         
Pixel_1_RNO_3                                                           SB_LUT4      O        Out     0.316     45.254      -         
N_152                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                           SB_LUT4      I0       In      -         46.625      -         
Pixel_1_RNO_1                                                           SB_LUT4      O        Out     0.449     47.074      -         
Pixel_10                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I3       In      -         48.444      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.316     48.760      -         
Pixel_1_en                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         50.267      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 50.372 is 15.101(30.0%) logic and 35.271(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 84MB peak: 94MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        111 uses
SB_DFF          15 uses
SB_DFFE         16 uses
SB_DFFSR        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         340 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   32 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 340 (26%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 340 = 340 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 39MB peak: 94MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Tue Jun 23 16:53:26 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 37 seconds
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":189:18:189:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":190:18:190:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":191:18:191:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":87:8:87:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 40MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:56:32 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:56:33 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:56:33 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:56:34 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     103.0 MHz     9.707         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             24.6 MHz      40.649        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 16:56:35 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":86:32:86:50|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":165:30:165:44|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":87:32:87:51|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":165:59:165:73|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 80MB peak: 80MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 81MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 82MB peak: 82MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 82MB peak: 83MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 92MB peak: 92MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 91MB peak: 92MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 92MB peak: 92MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 91MB peak: 94MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -9.40ns		 291 /        24
   2		0h:00m:09s		    -6.60ns		 291 /        24
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[5]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[6]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[4]" with 14 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[7]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[8]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[3]" with 14 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[2]" with 16 loads replicated 1 times to improve timing 
Timing driven replication report
Added 8 Registers via timing driven replication
Added 4 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -2.40ns		 326 /        32
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -2.40ns		 325 /        32
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":77:4:77:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 85MB peak: 94MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 85MB peak: 94MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          32         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 84MB peak: 94MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 84MB peak: 94MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 84MB peak: 94MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 84MB peak: 94MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 43.00ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 43.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 16:56:48 2015
#


Top view:               SimpleVGA
Requested Frequency:    23.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -7.588

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     23.3 MHz      19.8 MHz      43.001        50.590        -7.588      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             23.3 MHz      NA            43.001        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  43.001      -7.588  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -7.588
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -7.448
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -7.308
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -7.168
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -7.028
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -6.887
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -6.747
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -6.721
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -6.607
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -6.467
================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                        Type         Pin     Net             Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
Pixel_1       PLL|PLLOUTCORE_derived_clock     SB_DFFSR     D       Pixel_1_en      42.896       -7.588
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_2         42.896       33.657
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[4]      42.896       33.671
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[0]      42.896       33.678
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_1         42.896       33.678
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[10]     42.896       33.706
HSync_1       PLL|PLLOUTCORE_derived_clock     SB_DFF       D       un1_beamx_i     42.896       35.295
VSync_1       PLL|PLLOUTCORE_derived_clock     SB_DFF       D       un1_beamy_i     42.896       35.295
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[3]      42.896       35.302
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[4]      42.896       35.302
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      43.001
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.896

    - Propagation time:                      50.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.588

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           16        
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un47_sum_axb_6                     Net          -        -       1.371     -           13        
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      O        Out     0.449     5.274       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      I3       In      -         7.103       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      O        Out     0.316     7.419       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      I1       In      -         8.790       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      O        Out     0.379     9.169       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.074      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.331      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      I3       In      -         10.717      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      O        Out     0.316     11.033      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      I0       In      -         12.404      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      O        Out     0.449     12.853      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.758      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.015      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.029      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.169      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.296      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      I3       In      -         14.682      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      O        Out     0.316     14.997      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      I0       In      -         16.368      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      O        Out     0.449     16.817      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.722      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.979      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.993      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.134      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.260      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      I3       In      -         18.646      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      O        Out     0.316     18.961      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      I0       In      -         20.332      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      O        Out     0.449     20.781      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.686      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.944      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.958      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.098      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.224      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      I3       In      -         22.610      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      O        Out     0.316     22.926      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      I0       In      -         24.297      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      O        Out     0.449     24.746      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.651      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.908      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.922      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.062      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.188      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      I3       In      -         26.574      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      O        Out     0.316     26.890      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      I0       In      -         28.261      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      O        Out     0.449     28.710      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.615      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.872      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.886      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.026      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.153      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      I3       In      -         30.539      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      O        Out     0.316     30.854      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.225      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.674      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.579      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.837      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.851      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.977      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.991      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.117      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      I3       In      -         34.503      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      O        Out     0.316     34.819      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      Net          -        -       1.371     -           9         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      I3       In      -         36.190      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      O        Out     0.316     36.505      -         
font\.un6_pixel[24]                                                     Net          -        -       1.371     -           2         
beamX_RNIHV2165[0]                                                      SB_LUT4      I0       In      -         37.876      -         
beamX_RNIHV2165[0]                                                      SB_LUT4      O        Out     0.449     38.325      -         
Pixel_3_sqmuxa_1_2_1_1                                                  Net          -        -       1.371     -           2         
beamX_RNIA0VT57[0]                                                      SB_LUT4      I0       In      -         39.696      -         
beamX_RNIA0VT57[0]                                                      SB_LUT4      O        Out     0.449     40.145      -         
Pixel_3_sqmuxa_1_2_1                                                    Net          -        -       1.371     -           2         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      I0       In      -         41.516      -         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      O        Out     0.449     41.965      -         
Pixel_7_sqmuxa                                                          Net          -        -       1.371     -           2         
Pixel_1_RNO_8                                                           SB_LUT4      I0       In      -         43.336      -         
Pixel_1_RNO_8                                                           SB_LUT4      O        Out     0.449     43.784      -         
Pixel_10_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                           SB_LUT4      I3       In      -         45.155      -         
Pixel_1_RNO_3                                                           SB_LUT4      O        Out     0.316     45.471      -         
N_152                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                           SB_LUT4      I0       In      -         46.842      -         
Pixel_1_RNO_1                                                           SB_LUT4      O        Out     0.449     47.291      -         
Pixel_10                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I3       In      -         48.662      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.316     48.977      -         
Pixel_1_en                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         50.484      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 50.590 is 15.291(30.2%) logic and 35.299(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      43.001
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.896

    - Propagation time:                      50.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.448

    Number of logic level(s):                55
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                                Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.314       -         
un1_visiblex_if_generate_plus\.mult1_un47_sum_axb_6                     Net          -        -       1.371     -           13        
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      O        Out     0.449     5.134       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      I3       In      -         6.963       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      O        Out     0.316     7.279       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      I1       In      -         8.650       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      O        Out     0.379     9.028       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.934       -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.191      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      I3       In      -         10.577      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      O        Out     0.316     10.893      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      I0       In      -         12.264      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      O        Out     0.449     12.712      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.617      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.875      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.889      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.015      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.029      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      I3       In      -         14.541      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      O        Out     0.316     14.857      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      I0       In      -         16.228      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      O        Out     0.449     16.677      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.582      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.839      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.853      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.979      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.993      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      I3       In      -         18.506      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      O        Out     0.316     18.821      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      I0       In      -         20.192      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      O        Out     0.449     20.641      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.546      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.804      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.817      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.944      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.958      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      I3       In      -         22.470      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      O        Out     0.316     22.785      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      I0       In      -         24.157      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      O        Out     0.449     24.605      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.510      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.768      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.782      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.908      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.922      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      I3       In      -         26.434      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      O        Out     0.316     26.750      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      I0       In      -         28.121      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      O        Out     0.449     28.570      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.475      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.732      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.746      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.872      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.886      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      I3       In      -         30.398      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      O        Out     0.316     30.714      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.085      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.534      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.439      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.696      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.710      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.837      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.851      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     33.977      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      I3       In      -         34.363      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      O        Out     0.316     34.678      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      Net          -        -       1.371     -           9         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      I3       In      -         36.049      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      O        Out     0.316     36.365      -         
font\.un6_pixel[24]                                                     Net          -        -       1.371     -           2         
beamX_RNIHV2165[0]                                                      SB_LUT4      I0       In      -         37.736      -         
beamX_RNIHV2165[0]                                                      SB_LUT4      O        Out     0.449     38.185      -         
Pixel_3_sqmuxa_1_2_1_1                                                  Net          -        -       1.371     -           2         
beamX_RNIA0VT57[0]                                                      SB_LUT4      I0       In      -         39.556      -         
beamX_RNIA0VT57[0]                                                      SB_LUT4      O        Out     0.449     40.005      -         
Pixel_3_sqmuxa_1_2_1                                                    Net          -        -       1.371     -           2         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      I0       In      -         41.376      -         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      O        Out     0.449     41.824      -         
Pixel_7_sqmuxa                                                          Net          -        -       1.371     -           2         
Pixel_1_RNO_8                                                           SB_LUT4      I0       In      -         43.195      -         
Pixel_1_RNO_8                                                           SB_LUT4      O        Out     0.449     43.644      -         
Pixel_10_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                           SB_LUT4      I3       In      -         45.015      -         
Pixel_1_RNO_3                                                           SB_LUT4      O        Out     0.316     45.331      -         
N_152                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                           SB_LUT4      I0       In      -         46.702      -         
Pixel_1_RNO_1                                                           SB_LUT4      O        Out     0.449     47.151      -         
Pixel_10                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I3       In      -         48.522      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.316     48.837      -         
Pixel_1_en                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         50.344      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 50.449 is 15.164(30.1%) logic and 35.285(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      43.001
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.896

    - Propagation time:                      50.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.448

    Number of logic level(s):                55
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           16        
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un47_sum_axb_6                     Net          -        -       1.371     -           13        
un5_visiblex_cry_8_c_RNI1D62_0                                          SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_0                                          SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_0                                          Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      I3       In      -         6.963       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      O        Out     0.316     7.279       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      I1       In      -         8.650       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      O        Out     0.379     9.028       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.934       -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.191      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      I3       In      -         10.577      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      O        Out     0.316     10.893      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      I0       In      -         12.264      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      O        Out     0.449     12.712      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.617      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.875      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.889      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.015      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.029      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      I3       In      -         14.541      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      O        Out     0.316     14.857      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      I0       In      -         16.228      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      O        Out     0.449     16.677      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.582      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.839      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.853      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.979      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.993      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      I3       In      -         18.506      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      O        Out     0.316     18.821      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      I0       In      -         20.192      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      O        Out     0.449     20.641      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.546      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.804      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.817      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.944      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.958      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      I3       In      -         22.470      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      O        Out     0.316     22.785      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      I0       In      -         24.157      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      O        Out     0.449     24.605      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.510      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.768      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.782      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.908      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.922      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      I3       In      -         26.434      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      O        Out     0.316     26.750      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      I0       In      -         28.121      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      O        Out     0.449     28.570      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.475      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.732      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.746      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.872      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.886      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      I3       In      -         30.398      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      O        Out     0.316     30.714      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.085      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.534      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.439      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.696      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.710      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.837      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.851      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     33.977      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      I3       In      -         34.363      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      O        Out     0.316     34.678      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      Net          -        -       1.371     -           9         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      I3       In      -         36.049      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      O        Out     0.316     36.365      -         
font\.un6_pixel[24]                                                     Net          -        -       1.371     -           2         
beamX_RNIHV2165[0]                                                      SB_LUT4      I0       In      -         37.736      -         
beamX_RNIHV2165[0]                                                      SB_LUT4      O        Out     0.449     38.185      -         
Pixel_3_sqmuxa_1_2_1_1                                                  Net          -        -       1.371     -           2         
beamX_RNIA0VT57[0]                                                      SB_LUT4      I0       In      -         39.556      -         
beamX_RNIA0VT57[0]                                                      SB_LUT4      O        Out     0.449     40.005      -         
Pixel_3_sqmuxa_1_2_1                                                    Net          -        -       1.371     -           2         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      I0       In      -         41.376      -         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      O        Out     0.449     41.824      -         
Pixel_7_sqmuxa                                                          Net          -        -       1.371     -           2         
Pixel_1_RNO_8                                                           SB_LUT4      I0       In      -         43.195      -         
Pixel_1_RNO_8                                                           SB_LUT4      O        Out     0.449     43.644      -         
Pixel_10_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                           SB_LUT4      I3       In      -         45.015      -         
Pixel_1_RNO_3                                                           SB_LUT4      O        Out     0.316     45.331      -         
N_152                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                           SB_LUT4      I0       In      -         46.702      -         
Pixel_1_RNO_1                                                           SB_LUT4      O        Out     0.449     47.151      -         
Pixel_10                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I3       In      -         48.522      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.316     48.837      -         
Pixel_1_en                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         50.344      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 50.449 is 15.164(30.1%) logic and 35.285(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      43.001
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.896

    - Propagation time:                      50.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.455

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           16        
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un47_sum_axb_6                     Net          -        -       1.371     -           13        
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      O        Out     0.449     5.274       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      I3       In      -         7.103       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      O        Out     0.316     7.419       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      I1       In      -         8.790       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      O        Out     0.379     9.169       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.074      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.331      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      I3       In      -         10.717      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      O        Out     0.316     11.033      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      I0       In      -         12.404      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      O        Out     0.449     12.853      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.758      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.015      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.029      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.169      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.296      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      I3       In      -         14.682      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      O        Out     0.316     14.997      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      I0       In      -         16.368      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      O        Out     0.449     16.817      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.722      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.979      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.993      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.134      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.260      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      I3       In      -         18.646      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      O        Out     0.316     18.961      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      I0       In      -         20.332      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      O        Out     0.449     20.781      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.686      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.944      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.958      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.098      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.224      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      I3       In      -         22.610      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      O        Out     0.316     22.926      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      I0       In      -         24.297      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      O        Out     0.449     24.746      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.651      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.908      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.922      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.062      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.188      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      I3       In      -         26.574      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      O        Out     0.316     26.890      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      I0       In      -         28.261      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      O        Out     0.449     28.710      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.615      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.872      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.886      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.026      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.153      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      I3       In      -         30.539      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      O        Out     0.316     30.854      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.225      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.674      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.579      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.837      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.851      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.977      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.991      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.117      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      I3       In      -         34.503      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      SB_LUT4      O        Out     0.316     34.819      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNISL1BR1      Net          -        -       1.371     -           9         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      I3       In      -         36.190      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      O        Out     0.316     36.505      -         
font\.un6_pixel[24]                                                     Net          -        -       1.371     -           2         
beamX_RNIHV2165[0]                                                      SB_LUT4      I0       In      -         37.876      -         
beamX_RNIHV2165[0]                                                      SB_LUT4      O        Out     0.449     38.325      -         
Pixel_3_sqmuxa_1_2_1_1                                                  Net          -        -       1.371     -           2         
Pixel_1_RNO_32                                                          SB_LUT4      I0       In      -         39.696      -         
Pixel_1_RNO_32                                                          SB_LUT4      O        Out     0.386     40.082      -         
Pixel_3_sqmuxa_1_2_sx                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_23                                                          SB_LUT4      I0       In      -         41.453      -         
Pixel_1_RNO_23                                                          SB_LUT4      O        Out     0.449     41.901      -         
Pixel_3_sqmuxa_1_2                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO_12                                                          SB_LUT4      I1       In      -         43.273      -         
Pixel_1_RNO_12                                                          SB_LUT4      O        Out     0.400     43.672      -         
N_164_tz_0                                                              Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                           SB_LUT4      I0       In      -         45.043      -         
Pixel_1_RNO_5                                                           SB_LUT4      O        Out     0.386     45.429      -         
Pixel_10_u_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                           SB_LUT4      I3       In      -         46.800      -         
Pixel_1_RNO_1                                                           SB_LUT4      O        Out     0.358     47.158      -         
Pixel_10                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I3       In      -         48.529      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.316     48.844      -         
Pixel_1_en                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         50.351      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 50.456 is 15.157(30.0%) logic and 35.299(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      43.001
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.896

    - Propagation time:                      50.267
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.371

    Number of logic level(s):                54
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           16        
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un47_sum_axb_6                     Net          -        -       1.371     -           13        
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_3                                          SB_LUT4      O        Out     0.449     5.274       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      I3       In      -         7.103       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        SB_LUT4      O        Out     0.316     7.419       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIRU76        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      I1       In      -         8.790       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        SB_LUT4      O        Out     0.379     9.169       -         
font\.un6_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIL6KE        Net          -        -       0.905     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.074      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.331      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      I3       In      -         10.717      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        SB_LUT4      O        Out     0.316     11.033      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R        Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      I0       In      -         12.404      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIFG4R_0      SB_LUT4      O        Out     0.449     12.853      -         
font\.un6_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.758      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.015      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.029      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.169      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.296      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      I3       In      -         14.682      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       SB_LUT4      O        Out     0.316     14.997      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      I0       In      -         16.368      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIDL912_0     SB_LUT4      O        Out     0.449     16.817      -         
font\.un6_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.722      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.979      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.993      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.134      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.260      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      I3       In      -         18.646      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       SB_LUT4      O        Out     0.316     18.961      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      I0       In      -         20.332      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR1BV3_0     SB_LUT4      O        Out     0.449     20.781      -         
font\.un6_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.686      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.944      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.958      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.098      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.224      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      I3       In      -         22.610      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       SB_LUT4      O        Out     0.316     22.926      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      I0       In      -         24.297      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILFR38_0     SB_LUT4      O        Out     0.449     24.746      -         
font\.un6_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.651      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.908      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.922      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.062      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.188      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      I3       In      -         26.574      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       SB_LUT4      O        Out     0.316     26.890      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      I0       In      -         28.261      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIECKMF_0     SB_LUT4      O        Out     0.449     28.710      -         
font\.un6_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.615      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.872      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.886      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.026      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.153      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      I3       In      -         30.539      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       SB_LUT4      O        Out     0.316     30.854      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNILVIJU       Net          -        -       1.371     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.225      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.674      -         
font\.un6_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.579      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.837      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.386     -           2         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJRLQE1      SB_LUT4      I3       In      -         34.223      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJRLQE1      SB_LUT4      O        Out     0.316     34.538      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJRLQE1      Net          -        -       1.371     -           1         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      I2       In      -         35.909      -         
font\.un6_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIFBUJA3      SB_LUT4      O        Out     0.379     36.288      -         
font\.un6_pixel[24]                                                     Net          -        -       1.371     -           2         
beamX_RNIHV2165[0]                                                      SB_LUT4      I0       In      -         37.659      -         
beamX_RNIHV2165[0]                                                      SB_LUT4      O        Out     0.449     38.108      -         
Pixel_3_sqmuxa_1_2_1_1                                                  Net          -        -       1.371     -           2         
beamX_RNIA0VT57[0]                                                      SB_LUT4      I0       In      -         39.479      -         
beamX_RNIA0VT57[0]                                                      SB_LUT4      O        Out     0.449     39.928      -         
Pixel_3_sqmuxa_1_2_1                                                    Net          -        -       1.371     -           2         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      I0       In      -         41.298      -         
beamY_RNI8UII6D1[1]                                                     SB_LUT4      O        Out     0.449     41.747      -         
Pixel_7_sqmuxa                                                          Net          -        -       1.371     -           2         
Pixel_1_RNO_8                                                           SB_LUT4      I0       In      -         43.118      -         
Pixel_1_RNO_8                                                           SB_LUT4      O        Out     0.449     43.567      -         
Pixel_10_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                           SB_LUT4      I3       In      -         44.938      -         
Pixel_1_RNO_3                                                           SB_LUT4      O        Out     0.316     45.254      -         
N_152                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                           SB_LUT4      I0       In      -         46.625      -         
Pixel_1_RNO_1                                                           SB_LUT4      O        Out     0.449     47.074      -         
Pixel_10                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I3       In      -         48.444      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.316     48.760      -         
Pixel_1_en                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         50.267      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 50.372 is 15.101(30.0%) logic and 35.271(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 84MB peak: 94MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        111 uses
SB_DFF          15 uses
SB_DFFE         16 uses
SB_DFFSR        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         340 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   32 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 340 (26%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 340 = 340 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 39MB peak: 94MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Tue Jun 23 16:56:48 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 35 seconds
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":168:18:168:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":169:18:169:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":170:18:170:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":87:8:87:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:00:48 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:00:48 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:00:48 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:00:49 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     132.1 MHz     7.571         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             31.5 MHz      31.704        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:00:51 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":138:42:138:67|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":123:32:123:50|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":144:30:144:44|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":124:32:124:51|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":144:59:144:73|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 79MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 92MB peak: 93MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 92MB peak: 93MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 92MB peak: 93MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 102MB peak: 103MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		    -9.89ns		 331 /        24
   2		0h:00m:13s		    -8.49ns		 332 /        24
   3		0h:00m:13s		    -7.09ns		 332 /        24
   4		0h:00m:13s		    -7.09ns		 332 /        24
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[7]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[8]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[4]" with 16 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[9]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[2]" with 16 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[3]" with 14 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[5]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[6]" with 9 loads replicated 1 times to improve timing 
Timing driven replication report
Added 9 Registers via timing driven replication
Added 5 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		    -2.89ns		 351 /        33
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		    -4.29ns		 355 /        33
   2		0h:00m:14s		    -2.89ns		 355 /        33
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":77:4:77:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un3_beamx.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 87MB peak: 103MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 87MB peak: 103MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          33         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 86MB peak: 103MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 87MB peak: 103MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:16s; Memory used current: 87MB peak: 103MB)


Start final timing analysis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:16s; Memory used current: 87MB peak: 103MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 41.73ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 41.73ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 17:01:09 2015
#


Top view:               SimpleVGA
Requested Frequency:    24.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -7.364

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     24.0 MHz      20.4 MHz      41.728        49.092        -7.364      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             24.0 MHz      NA            41.728        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  41.728      -7.364  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -7.364
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -7.223
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -7.083
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -6.943
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -6.803
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -6.663
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -6.523
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -6.497
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -6.382
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -6.242
================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                        Type         Pin     Net             Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
Pixel_1       PLL|PLLOUTCORE_derived_clock     SB_DFFSR     D       Pixel_1         41.623       -7.364
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_2         41.623       33.138
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[4]      41.623       33.152
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[0]      41.623       33.159
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_1         41.623       33.159
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[10]     41.623       33.187
HSync_1       PLL|PLLOUTCORE_derived_clock     SB_DFF       D       un1_beamx_i     41.623       34.022
VSync_1       PLL|PLLOUTCORE_derived_clock     SB_DFF       D       un1_beamy_i     41.623       34.022
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[3]      41.623       34.029
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[4]      41.623       34.029
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      41.728
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         41.623

    - Propagation time:                      48.986
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.364

    Number of logic level(s):                57
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           9         
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                   Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_0                                          SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_0                                          SB_LUT4      O        Out     0.449     5.274       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_i                      Net          -        -       0.905     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I1       In      -         6.180       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.229     6.408       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.422       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.549       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.563       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.689       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        SB_LUT4      I3       In      -         7.075       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        SB_LUT4      O        Out     0.287     7.362       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB_0      SB_LUT4      I0       In      -         8.733       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB_0      SB_LUT4      O        Out     0.449     9.182       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     I0       In      -         10.087      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     CO       Out     0.258     10.345      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CI       In      -         10.359      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.126     10.485      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         10.499      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     10.625      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       SB_LUT4      I3       In      -         11.011      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       SB_LUT4      O        Out     0.316     11.327      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71_0     SB_LUT4      I0       In      -         12.698      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71_0     SB_LUT4      O        Out     0.449     13.146      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         14.051      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.309      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.323      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.449      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.463      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.589      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       SB_LUT4      I3       In      -         14.975      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       SB_LUT4      O        Out     0.316     15.291      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2_0     SB_LUT4      I0       In      -         16.662      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2_0     SB_LUT4      O        Out     0.449     17.111      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         18.016      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.273      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.287      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.413      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.427      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.554      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       SB_LUT4      I3       In      -         18.940      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       SB_LUT4      O        Out     0.316     19.255      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15_0     SB_LUT4      I0       In      -         20.626      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15_0     SB_LUT4      O        Out     0.449     21.075      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.980      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     22.238      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.252      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.378      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.392      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.518      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       SB_LUT4      I3       In      -         22.904      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       SB_LUT4      O        Out     0.316     23.220      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9_0     SB_LUT4      I0       In      -         24.590      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9_0     SB_LUT4      O        Out     0.449     25.039      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.944      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     26.202      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         26.216      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.342      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.356      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.482      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       SB_LUT4      I3       In      -         26.868      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       SB_LUT4      O        Out     0.316     27.184      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       Net          -        -       1.371     -           5         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J_0     SB_LUT4      I0       In      -         28.555      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J_0     SB_LUT4      O        Out     0.449     29.004      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.909      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     30.166      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         30.180      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.306      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.320      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.447      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      SB_LUT4      I3       In      -         30.833      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      SB_LUT4      O        Out     0.316     31.148      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.519      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.968      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.873      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     34.130      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         34.144      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.271      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.285      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.411      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      SB_LUT4      I3       In      -         34.797      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      SB_LUT4      O        Out     0.316     35.112      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      Net          -        -       1.371     -           7         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI9VP9O2      SB_LUT4      I2       In      -         36.483      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI9VP9O2      SB_LUT4      O        Out     0.379     36.862      -         
font\.un9_pixel_0_0_1[23]                                               Net          -        -       1.371     -           4         
Pixel_1_RNO_45                                                          SB_LUT4      I1       In      -         38.233      -         
Pixel_1_RNO_45                                                          SB_LUT4      O        Out     0.400     38.633      -         
g0_0_0_0                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_37                                                          SB_LUT4      I1       In      -         40.004      -         
Pixel_1_RNO_37                                                          SB_LUT4      O        Out     0.400     40.404      -         
g0_0_0_3                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_21                                                          SB_LUT4      I0       In      -         41.775      -         
Pixel_1_RNO_21                                                          SB_LUT4      O        Out     0.449     42.223      -         
N_1653_0_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_7                                                           SB_LUT4      I0       In      -         43.594      -         
Pixel_1_RNO_7                                                           SB_LUT4      O        Out     0.386     43.980      -         
font\.un112_pixel_7_ns_1_0_0                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                           SB_LUT4      I2       In      -         45.351      -         
Pixel_1_RNO_2                                                           SB_LUT4      O        Out     0.379     45.730      -         
font\.un112_pixel                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I2       In      -         47.101      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.379     47.479      -         
Pixel_1                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         48.986      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 49.092 is 15.136(30.8%) logic and 33.956(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      41.728
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         41.623

    - Propagation time:                      48.944
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.322

    Number of logic level(s):                57
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           9         
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                   Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_0                                          SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_0                                          SB_LUT4      O        Out     0.449     5.274       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_i                      Net          -        -       0.905     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I1       In      -         6.180       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.229     6.408       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.422       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.549       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.563       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.689       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        SB_LUT4      I3       In      -         7.075       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        SB_LUT4      O        Out     0.287     7.362       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB_0      SB_LUT4      I0       In      -         8.733       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB_0      SB_LUT4      O        Out     0.449     9.182       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     I0       In      -         10.087      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     CO       Out     0.258     10.345      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CI       In      -         10.359      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.126     10.485      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         10.499      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     10.625      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       SB_LUT4      I3       In      -         11.011      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       SB_LUT4      O        Out     0.316     11.327      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71_0     SB_LUT4      I0       In      -         12.698      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71_0     SB_LUT4      O        Out     0.449     13.146      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         14.051      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.309      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.323      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.449      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.463      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.589      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       SB_LUT4      I3       In      -         14.975      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       SB_LUT4      O        Out     0.316     15.291      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2_0     SB_LUT4      I0       In      -         16.662      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2_0     SB_LUT4      O        Out     0.449     17.111      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         18.016      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.273      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.287      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.413      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.427      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.554      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       SB_LUT4      I3       In      -         18.940      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       SB_LUT4      O        Out     0.316     19.255      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15_0     SB_LUT4      I0       In      -         20.626      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15_0     SB_LUT4      O        Out     0.449     21.075      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.980      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     22.238      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.252      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.378      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.392      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.518      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       SB_LUT4      I3       In      -         22.904      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       SB_LUT4      O        Out     0.316     23.220      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9_0     SB_LUT4      I0       In      -         24.590      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9_0     SB_LUT4      O        Out     0.449     25.039      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.944      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     26.202      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         26.216      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.342      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.356      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.482      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       SB_LUT4      I3       In      -         26.868      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       SB_LUT4      O        Out     0.316     27.184      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       Net          -        -       1.371     -           5         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J_0     SB_LUT4      I0       In      -         28.555      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J_0     SB_LUT4      O        Out     0.449     29.004      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.909      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     30.166      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         30.180      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.306      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.320      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.447      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      SB_LUT4      I3       In      -         30.833      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      SB_LUT4      O        Out     0.316     31.148      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.519      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.968      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.873      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     34.130      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         34.144      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.271      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.285      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.411      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      SB_LUT4      I3       In      -         34.797      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      SB_LUT4      O        Out     0.316     35.112      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      Net          -        -       1.371     -           7         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI9VP9O2      SB_LUT4      I2       In      -         36.483      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI9VP9O2      SB_LUT4      O        Out     0.379     36.862      -         
font\.un9_pixel_0_0_1[23]                                               Net          -        -       1.371     -           4         
Pixel_1_RNO_46                                                          SB_LUT4      I2       In      -         38.233      -         
Pixel_1_RNO_46                                                          SB_LUT4      O        Out     0.379     38.612      -         
g0_0_0_3_0                                                              Net          -        -       1.371     -           1         
Pixel_1_RNO_37                                                          SB_LUT4      I2       In      -         39.983      -         
Pixel_1_RNO_37                                                          SB_LUT4      O        Out     0.379     40.361      -         
g0_0_0_3                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_21                                                          SB_LUT4      I0       In      -         41.733      -         
Pixel_1_RNO_21                                                          SB_LUT4      O        Out     0.449     42.181      -         
N_1653_0_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_7                                                           SB_LUT4      I0       In      -         43.552      -         
Pixel_1_RNO_7                                                           SB_LUT4      O        Out     0.386     43.938      -         
font\.un112_pixel_7_ns_1_0_0                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                           SB_LUT4      I2       In      -         45.309      -         
Pixel_1_RNO_2                                                           SB_LUT4      O        Out     0.379     45.688      -         
font\.un112_pixel                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I2       In      -         47.059      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.379     47.437      -         
Pixel_1                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         48.944      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 49.050 is 15.094(30.8%) logic and 33.956(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      41.728
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         41.623

    - Propagation time:                      48.919
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.296

    Number of logic level(s):                57
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           9         
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                   Net          -        -       0.905     -           27        
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_1_c                SB_CARRY     I0       In      -         4.360       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_1_c                SB_CARRY     CO       Out     0.258     4.617       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_2                  Net          -        -       0.386     -           5         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_1_c_RNITP25        SB_LUT4      I3       In      -         5.003       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_1_c_RNITP25        SB_LUT4      O        Out     0.316     5.319       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_1_c_RNITP25        Net          -        -       0.905     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     I0       In      -         6.224       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.481       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.495       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.622       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        SB_LUT4      I3       In      -         7.008       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        SB_LUT4      O        Out     0.287     7.295       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB_0      SB_LUT4      I0       In      -         8.666       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB_0      SB_LUT4      O        Out     0.449     9.115       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     I0       In      -         10.020      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     CO       Out     0.258     10.277      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CI       In      -         10.291      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.126     10.418      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         10.432      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     10.558      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       SB_LUT4      I3       In      -         10.944      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       SB_LUT4      O        Out     0.316     11.259      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71_0     SB_LUT4      I0       In      -         12.630      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71_0     SB_LUT4      O        Out     0.449     13.079      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.984      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.242      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.256      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.382      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.396      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.522      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       SB_LUT4      I3       In      -         14.908      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       SB_LUT4      O        Out     0.316     15.224      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2_0     SB_LUT4      I0       In      -         16.595      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2_0     SB_LUT4      O        Out     0.449     17.043      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.948      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.206      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.220      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.346      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.360      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.486      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       SB_LUT4      I3       In      -         18.872      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       SB_LUT4      O        Out     0.316     19.188      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15_0     SB_LUT4      I0       In      -         20.559      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15_0     SB_LUT4      O        Out     0.449     21.008      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.913      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     22.170      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.184      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.310      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.324      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.451      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       SB_LUT4      I3       In      -         22.837      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       SB_LUT4      O        Out     0.316     23.152      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9_0     SB_LUT4      I0       In      -         24.523      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9_0     SB_LUT4      O        Out     0.449     24.972      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.877      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     26.134      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         26.148      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.275      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.289      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.415      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       SB_LUT4      I3       In      -         26.801      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       SB_LUT4      O        Out     0.316     27.116      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       Net          -        -       1.371     -           5         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J_0     SB_LUT4      I0       In      -         28.488      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J_0     SB_LUT4      O        Out     0.449     28.936      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.841      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     30.099      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         30.113      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.239      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.253      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.379      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      SB_LUT4      I3       In      -         30.765      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      SB_LUT4      O        Out     0.316     31.081      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.452      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.901      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.806      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     34.063      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         34.077      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.203      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.217      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.343      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      SB_LUT4      I3       In      -         34.730      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      SB_LUT4      O        Out     0.316     35.045      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      Net          -        -       1.371     -           7         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI9VP9O2      SB_LUT4      I2       In      -         36.416      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI9VP9O2      SB_LUT4      O        Out     0.379     36.795      -         
font\.un9_pixel_0_0_1[23]                                               Net          -        -       1.371     -           4         
Pixel_1_RNO_45                                                          SB_LUT4      I1       In      -         38.166      -         
Pixel_1_RNO_45                                                          SB_LUT4      O        Out     0.400     38.566      -         
g0_0_0_0                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_37                                                          SB_LUT4      I1       In      -         39.937      -         
Pixel_1_RNO_37                                                          SB_LUT4      O        Out     0.400     40.336      -         
g0_0_0_3                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_21                                                          SB_LUT4      I0       In      -         41.707      -         
Pixel_1_RNO_21                                                          SB_LUT4      O        Out     0.449     42.156      -         
N_1653_0_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_7                                                           SB_LUT4      I0       In      -         43.527      -         
Pixel_1_RNO_7                                                           SB_LUT4      O        Out     0.386     43.913      -         
font\.un112_pixel_7_ns_1_0_0                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                           SB_LUT4      I2       In      -         45.284      -         
Pixel_1_RNO_2                                                           SB_LUT4      O        Out     0.379     45.662      -         
font\.un112_pixel                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I2       In      -         47.033      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.379     47.412      -         
Pixel_1                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         48.919      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 49.024 is 15.162(30.9%) logic and 33.862(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      41.728
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         41.623

    - Propagation time:                      48.909
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.287

    Number of logic level(s):                57
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           9         
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                    Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_0                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_0                                           SB_LUT4      O        Out     0.449     5.274       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_i                       Net          -        -       0.905     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.180       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.408       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.422       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.549       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.563       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.689       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB         SB_LUT4      I3       In      -         7.075       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB         SB_LUT4      O        Out     0.287     7.362       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB         Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB_0       SB_LUT4      I0       In      -         8.733       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB_0       SB_LUT4      O        Out     0.449     9.182       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         10.087      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     10.345      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         10.359      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     10.485      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         10.499      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     10.625      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71        SB_LUT4      I3       In      -         11.011      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71        SB_LUT4      O        Out     0.316     11.327      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71        Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71_0      SB_LUT4      I0       In      -         12.698      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71_0      SB_LUT4      O        Out     0.449     13.146      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         14.051      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     14.309      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         14.323      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.449      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.463      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.589      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2        SB_LUT4      I3       In      -         14.975      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2        SB_LUT4      O        Out     0.316     15.291      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2        Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2_0      SB_LUT4      I0       In      -         16.662      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2_0      SB_LUT4      O        Out     0.449     17.111      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         18.016      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     18.273      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         18.287      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.413      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.427      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.554      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15        SB_LUT4      I3       In      -         18.940      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15        SB_LUT4      O        Out     0.316     19.255      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15        Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15_0      SB_LUT4      I0       In      -         20.626      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15_0      SB_LUT4      O        Out     0.449     21.075      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.980      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     22.238      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         22.252      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     22.378      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.392      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.518      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9        SB_LUT4      I3       In      -         22.904      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9        SB_LUT4      O        Out     0.316     23.220      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9        Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9_0      SB_LUT4      I0       In      -         24.590      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9_0      SB_LUT4      O        Out     0.449     25.039      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.944      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     26.202      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         26.216      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     26.342      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         26.356      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.482      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J        SB_LUT4      I3       In      -         26.868      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J        SB_LUT4      O        Out     0.316     27.184      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J        Net          -        -       1.371     -           5         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J_0      SB_LUT4      I0       In      -         28.555      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J_0      SB_LUT4      O        Out     0.449     29.004      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.909      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     30.166      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         30.180      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     30.306      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         30.320      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.447      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51       SB_LUT4      I3       In      -         30.833      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51       SB_LUT4      O        Out     0.316     31.148      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.519      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.968      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.873      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     34.130      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         34.144      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     34.271      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         34.285      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.411      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2       SB_LUT4      I3       In      -         34.797      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2       SB_LUT4      O        Out     0.316     35.112      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2       Net          -        -       1.371     -           7         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI9VP9O2_1     SB_LUT4      I2       In      -         36.483      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI9VP9O2_1     SB_LUT4      O        Out     0.379     36.862      -         
font\.un9_pixel_0_0_1_0[23]                                              Net          -        -       1.371     -           2         
Pixel_1_RNO_48                                                           SB_LUT4      I2       In      -         38.233      -         
Pixel_1_RNO_48                                                           SB_LUT4      O        Out     0.379     38.612      -         
g0_2_sx_1                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_39                                                           SB_LUT4      I2       In      -         39.983      -         
Pixel_1_RNO_39                                                           SB_LUT4      O        Out     0.379     40.361      -         
g0_2_sx                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_21                                                           SB_LUT4      I2       In      -         41.733      -         
Pixel_1_RNO_21                                                           SB_LUT4      O        Out     0.351     42.083      -         
N_1653_0_0_1                                                             Net          -        -       1.371     -           1         
Pixel_1_RNO_7                                                            SB_LUT4      I0       In      -         43.454      -         
Pixel_1_RNO_7                                                            SB_LUT4      O        Out     0.449     43.903      -         
font\.un112_pixel_7_ns_1_0_0                                             Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                            SB_LUT4      I2       In      -         45.274      -         
Pixel_1_RNO_2                                                            SB_LUT4      O        Out     0.379     45.653      -         
font\.un112_pixel                                                        Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         47.024      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     47.402      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         48.909      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 49.014 is 15.059(30.7%) logic and 33.956(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      41.728
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         41.623

    - Propagation time:                      48.877
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.254

    Number of logic level(s):                57
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                Net          -        -       0.834     -           9         
un5_visiblex_cry_0_c                                                    SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                    SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                    SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                    SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                    SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                    SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                    SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                    SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                    SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                    SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                    SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                    SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                    SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                    SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                    SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                    SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                      Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                    SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                    SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                      Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                            SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                   Net          -        -       0.905     -           27        
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_1_c                SB_CARRY     I0       In      -         4.360       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_1_c                SB_CARRY     CO       Out     0.258     4.617       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_2                  Net          -        -       0.386     -           5         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_1_c_RNITP25        SB_LUT4      I3       In      -         5.003       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_1_c_RNITP25        SB_LUT4      O        Out     0.316     5.319       -         
font\.un9_pixel_if_generate_plus\.mult1_un19_sum_cry_1_c_RNITP25        Net          -        -       0.905     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     I0       In      -         6.224       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.481       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.495       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.622       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        SB_LUT4      I3       In      -         7.008       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        SB_LUT4      O        Out     0.287     7.295       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB        Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB_0      SB_LUT4      I0       In      -         8.666       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIU8DB_0      SB_LUT4      O        Out     0.449     9.115       -         
font\.un9_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     I0       In      -         10.020      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     CO       Out     0.258     10.277      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CI       In      -         10.291      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.126     10.418      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         10.432      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     10.558      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       SB_LUT4      I3       In      -         10.944      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       SB_LUT4      O        Out     0.316     11.259      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71_0     SB_LUT4      I0       In      -         12.630      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIEFM71_0     SB_LUT4      O        Out     0.449     13.079      -         
font\.un9_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.984      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.242      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.256      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.382      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.396      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.522      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       SB_LUT4      I3       In      -         14.908      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       SB_LUT4      O        Out     0.316     15.224      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2_0     SB_LUT4      I0       In      -         16.595      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIQ11D2_0     SB_LUT4      O        Out     0.449     17.043      -         
font\.un9_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.948      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.206      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.220      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.346      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.360      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.486      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       SB_LUT4      I3       In      -         18.872      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       SB_LUT4      O        Out     0.316     19.188      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15_0     SB_LUT4      I0       In      -         20.559      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMVE15_0     SB_LUT4      O        Out     0.449     21.008      -         
font\.un9_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.913      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     22.170      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.184      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.310      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.324      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.451      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       SB_LUT4      I3       In      -         22.837      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       SB_LUT4      O        Out     0.316     23.152      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9       Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9_0     SB_LUT4      I0       In      -         24.523      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIBB3O9_0     SB_LUT4      O        Out     0.449     24.972      -         
font\.un9_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.877      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     26.134      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         26.148      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.275      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.289      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.415      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       SB_LUT4      I3       In      -         26.801      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       SB_LUT4      O        Out     0.316     27.116      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J       Net          -        -       1.371     -           5         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J_0     SB_LUT4      I0       In      -         28.488      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINPU9J_0     SB_LUT4      O        Out     0.449     28.936      -         
font\.un9_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.841      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     30.099      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         30.113      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.239      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.253      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.379      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      SB_LUT4      I3       In      -         30.765      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      SB_LUT4      O        Out     0.316     31.081      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI8RLD51      Net          -        -       1.371     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.452      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.901      -         
font\.un9_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.806      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     34.063      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         34.077      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.203      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.217      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.343      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      SB_LUT4      I3       In      -         34.730      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      SB_LUT4      O        Out     0.316     35.045      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI6RDMN2      Net          -        -       1.371     -           7         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI9VP9O2      SB_LUT4      I2       In      -         36.416      -         
font\.un9_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI9VP9O2      SB_LUT4      O        Out     0.379     36.795      -         
font\.un9_pixel_0_0_1[23]                                               Net          -        -       1.371     -           4         
Pixel_1_RNO_46                                                          SB_LUT4      I2       In      -         38.166      -         
Pixel_1_RNO_46                                                          SB_LUT4      O        Out     0.379     38.544      -         
g0_0_0_3_0                                                              Net          -        -       1.371     -           1         
Pixel_1_RNO_37                                                          SB_LUT4      I2       In      -         39.916      -         
Pixel_1_RNO_37                                                          SB_LUT4      O        Out     0.379     40.294      -         
g0_0_0_3                                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_21                                                          SB_LUT4      I0       In      -         41.665      -         
Pixel_1_RNO_21                                                          SB_LUT4      O        Out     0.449     42.114      -         
N_1653_0_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_7                                                           SB_LUT4      I0       In      -         43.485      -         
Pixel_1_RNO_7                                                           SB_LUT4      O        Out     0.386     43.871      -         
font\.un112_pixel_7_ns_1_0_0                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_2                                                           SB_LUT4      I2       In      -         45.242      -         
Pixel_1_RNO_2                                                           SB_LUT4      O        Out     0.379     45.620      -         
font\.un112_pixel                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO                                                             SB_LUT4      I2       In      -         46.991      -         
Pixel_1_RNO                                                             SB_LUT4      O        Out     0.379     47.370      -         
Pixel_1                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                 SB_DFFSR     D        In      -         48.877      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 48.982 is 15.120(30.9%) logic and 33.862(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:16s; Memory used current: 87MB peak: 103MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        145 uses
SB_DFF          15 uses
SB_DFFE         17 uses
SB_DFFSR        1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         386 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   33 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 386 (30%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 386 = 386 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:16s; Memory used current: 39MB peak: 103MB)

Process took 0h:00m:18s realtime, 0h:00m:16s cputime
# Tue Jun 23 17:01:09 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 40 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	386
    Number of DFFs      	:	33
    Number of Carrys    	:	145
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	8
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	13
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	400
    Number of DFFs      	:	33
    Number of Carrys    	:	145

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	258
        CARRY Only       	:	28
        LUT with CARRY   	:	109
    LogicCells                  :	428/1280
    PLBs                        :	63/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.4 (sec)

Final Design Statistics
    Number of LUTs      	:	400
    Number of DFFs      	:	33
    Number of Carrys    	:	145
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	428/1280
    PLBs                        :	69/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 28.47 MHz | Target: 100.35 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 100.35 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 23.96 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 787
used logic cells: 428
Warning: LUT cascading ignored at 6,5,6
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 787
used logic cells: 428
Warning: LUT cascading ignored at 6,5,6
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 571 
I1212: Iteration  1 :    75 unrouted : 1 seconds
I1212: Iteration  2 :    23 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 22 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 8 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":168:18:168:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":169:18:169:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":170:18:170:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":87:8:87:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:05:15 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:05:16 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:05:16 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:05:17 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     132.1 MHz     7.571         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             31.5 MHz      31.704        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:05:18 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":138:46:138:71|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":123:32:123:50|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":144:30:144:44|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":124:32:124:51|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":144:59:144:73|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 79MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 86MB peak: 93MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 86MB peak: 93MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 85MB peak: 93MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 92MB peak: 93MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -7.93ns		 320 /        24
   2		0h:00m:08s		    -7.93ns		 320 /        24
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[5]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[6]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[3]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[2]" with 14 loads replicated 1 times to improve timing 
Timing driven replication report
Added 4 Registers via timing driven replication
Added 1 LUTs via timing driven replication


@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[4]" with 16 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[7]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[8]" with 9 loads replicated 1 times to improve timing 
Timing driven replication report
Added 4 Registers via timing driven replication
Added 3 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -5.13ns		 342 /        32
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -5.13ns		 342 /        32
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":77:4:77:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 85MB peak: 93MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 85MB peak: 93MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          32         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 84MB peak: 93MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 84MB peak: 93MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 85MB peak: 93MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 85MB peak: 93MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 43.08ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 43.08ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 17:05:31 2015
#


Top view:               SimpleVGA
Requested Frequency:    23.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -7.602

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     23.2 MHz      19.7 MHz      43.078        50.681        -7.602      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             23.2 MHz      NA            43.078        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  43.079      -7.602  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -7.602
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -7.462
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -7.322
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -7.181
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -7.041
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -6.901
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -6.761
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -6.735
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -6.621
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -6.481
================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                        Type         Pin     Net             Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
Pixel_1       PLL|PLLOUTCORE_derived_clock     SB_DFFSR     D       Pixel_1         42.973       -7.602
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_2         42.973       33.735
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[4]      42.973       33.749
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[0]      42.973       33.756
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_1         42.973       33.756
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[10]     42.973       33.784
VSync_1       PLL|PLLOUTCORE_derived_clock     SB_DFF       D       un1_beamy_i     42.973       35.351
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[3]      42.973       35.358
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[4]      42.973       35.358
beamY[7]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[7]      42.973       35.358
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      43.078
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.973

    - Propagation time:                      50.575
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.602

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                    Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.391       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.762       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.211       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.116      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.373      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     11.075      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.446      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.800      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.211      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.338      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.724      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     15.039      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.410      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.859      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.764      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.176      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.302      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.688      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     19.003      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.374      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.823      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.728      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.140      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.266      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      I3       In      -         22.652      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      O        Out     0.316     22.968      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      I0       In      -         24.339      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      O        Out     0.449     24.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.692      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.104      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.230      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       SB_LUT4      I3       In      -         26.616      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       SB_LUT4      O        Out     0.316     26.932      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO_0     SB_LUT4      I0       In      -         28.303      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO_0     SB_LUT4      O        Out     0.449     28.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.657      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.069      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.195      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      SB_LUT4      I3       In      -         30.581      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      SB_LUT4      O        Out     0.316     30.896      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.267      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.716      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.621      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.879      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.019      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.033      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.159      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      SB_LUT4      I3       In      -         34.545      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      SB_LUT4      O        Out     0.316     34.861      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      Net          -        -       1.371     -           8         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI4OHCN2      SB_LUT4      I2       In      -         36.232      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI4OHCN2      SB_LUT4      O        Out     0.379     36.610      -         
N_5_i_1_0                                                                Net          -        -       1.371     -           5         
Pixel_1_RNO_34                                                           SB_LUT4      I0       In      -         37.981      -         
Pixel_1_RNO_34                                                           SB_LUT4      O        Out     0.449     38.430      -         
Pixel_1_RNO_34                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_32                                                           SB_LUT4      I1       In      -         39.801      -         
Pixel_1_RNO_32                                                           SB_LUT4      O        Out     0.400     40.201      -         
g0_1_0_a9_0_2                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_23                                                           SB_LUT4      I3       In      -         41.572      -         
Pixel_1_RNO_23                                                           SB_LUT4      O        Out     0.316     41.887      -         
g0_1_0_3                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO_15                                                           SB_LUT4      I1       In      -         43.258      -         
Pixel_1_RNO_15                                                           SB_LUT4      O        Out     0.400     43.658      -         
N_412_0                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                            SB_LUT4      I0       In      -         45.029      -         
Pixel_1_RNO_5                                                            SB_LUT4      O        Out     0.449     45.478      -         
N_414                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I0       In      -         46.849      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.449     47.298      -         
Pixel_1_e_rn_1                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I1       In      -         48.669      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.400     49.068      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         50.575      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 50.681 is 15.382(30.4%) logic and 35.299(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      43.078
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.973

    - Propagation time:                      50.554
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.581

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                    Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.391       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.762       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.211       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.116      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.373      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     11.075      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.446      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.800      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.211      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.338      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.724      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     15.039      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.410      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.859      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.764      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.176      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.302      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.688      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     19.003      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.374      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.823      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.728      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.140      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.266      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      I3       In      -         22.652      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      O        Out     0.316     22.968      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      I0       In      -         24.339      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      O        Out     0.449     24.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.692      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.104      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.230      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       SB_LUT4      I3       In      -         26.616      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       SB_LUT4      O        Out     0.316     26.932      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO_0     SB_LUT4      I0       In      -         28.303      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO_0     SB_LUT4      O        Out     0.449     28.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.657      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.069      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.195      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      SB_LUT4      I3       In      -         30.581      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      SB_LUT4      O        Out     0.316     30.896      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.267      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.716      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.621      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.879      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.019      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.033      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.159      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      SB_LUT4      I3       In      -         34.545      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      SB_LUT4      O        Out     0.316     34.861      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      Net          -        -       1.371     -           8         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI4OHCN2      SB_LUT4      I2       In      -         36.232      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI4OHCN2      SB_LUT4      O        Out     0.379     36.610      -         
N_5_i_1_0                                                                Net          -        -       1.371     -           5         
Pixel_1_RNO_35                                                           SB_LUT4      I0       In      -         37.981      -         
Pixel_1_RNO_35                                                           SB_LUT4      O        Out     0.449     38.430      -         
Pixel_1_RNO_35                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_32                                                           SB_LUT4      I2       In      -         39.801      -         
Pixel_1_RNO_32                                                           SB_LUT4      O        Out     0.379     40.180      -         
g0_1_0_a9_0_2                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_23                                                           SB_LUT4      I3       In      -         41.551      -         
Pixel_1_RNO_23                                                           SB_LUT4      O        Out     0.316     41.866      -         
g0_1_0_3                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO_15                                                           SB_LUT4      I1       In      -         43.237      -         
Pixel_1_RNO_15                                                           SB_LUT4      O        Out     0.400     43.637      -         
N_412_0                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                            SB_LUT4      I0       In      -         45.008      -         
Pixel_1_RNO_5                                                            SB_LUT4      O        Out     0.449     45.457      -         
N_414                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I0       In      -         46.828      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.449     47.277      -         
Pixel_1_e_rn_1                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I1       In      -         48.648      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.400     49.047      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         50.554      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 50.660 is 15.361(30.3%) logic and 35.299(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      43.078
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.973

    - Propagation time:                      50.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.462

    Number of logic level(s):                55
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                                 Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.314       -         
CO3_0                                                                    Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.134       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         6.963       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.251       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.622       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.070       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.976       -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.233      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.619      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     10.935      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.306      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.754      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.659      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.917      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.931      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.583      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     14.899      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.270      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.719      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.624      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.881      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.548      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     18.863      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.234      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.683      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.588      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.846      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.860      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      I3       In      -         22.512      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      O        Out     0.316     22.828      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      I0       In      -         24.198      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      O        Out     0.449     24.647      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.552      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.810      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.824      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       SB_LUT4      I3       In      -         26.476      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       SB_LUT4      O        Out     0.316     26.792      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO_0     SB_LUT4      I0       In      -         28.163      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO_0     SB_LUT4      O        Out     0.449     28.612      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.517      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.774      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      SB_LUT4      I3       In      -         30.441      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      SB_LUT4      O        Out     0.316     30.756      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.127      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.576      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.481      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.738      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.879      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.019      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      SB_LUT4      I3       In      -         34.405      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      SB_LUT4      O        Out     0.316     34.720      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      Net          -        -       1.371     -           8         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI4OHCN2      SB_LUT4      I2       In      -         36.091      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI4OHCN2      SB_LUT4      O        Out     0.379     36.470      -         
N_5_i_1_0                                                                Net          -        -       1.371     -           5         
Pixel_1_RNO_34                                                           SB_LUT4      I0       In      -         37.841      -         
Pixel_1_RNO_34                                                           SB_LUT4      O        Out     0.449     38.290      -         
Pixel_1_RNO_34                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_32                                                           SB_LUT4      I1       In      -         39.661      -         
Pixel_1_RNO_32                                                           SB_LUT4      O        Out     0.400     40.061      -         
g0_1_0_a9_0_2                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_23                                                           SB_LUT4      I3       In      -         41.432      -         
Pixel_1_RNO_23                                                           SB_LUT4      O        Out     0.316     41.747      -         
g0_1_0_3                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO_15                                                           SB_LUT4      I1       In      -         43.118      -         
Pixel_1_RNO_15                                                           SB_LUT4      O        Out     0.400     43.518      -         
N_412_0                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                            SB_LUT4      I0       In      -         44.889      -         
Pixel_1_RNO_5                                                            SB_LUT4      O        Out     0.449     45.338      -         
N_414                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I0       In      -         46.709      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.449     47.157      -         
Pixel_1_e_rn_1                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I1       In      -         48.529      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.400     48.928      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         50.435      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 50.540 is 15.255(30.2%) logic and 35.285(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      43.078
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.973

    - Propagation time:                      50.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.462

    Number of logic level(s):                55
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                    Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_1                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                           SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_1                                           Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         6.963       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.251       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.622       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.070       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.976       -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.233      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.619      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     10.935      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.306      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.754      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.659      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.917      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.931      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.583      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     14.899      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.270      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.719      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.624      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.881      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.548      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     18.863      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.234      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.683      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.588      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.846      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.860      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      I3       In      -         22.512      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      O        Out     0.316     22.828      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      I0       In      -         24.198      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      O        Out     0.449     24.647      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.552      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.810      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.824      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       SB_LUT4      I3       In      -         26.476      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       SB_LUT4      O        Out     0.316     26.792      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO_0     SB_LUT4      I0       In      -         28.163      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO_0     SB_LUT4      O        Out     0.449     28.612      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.517      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.774      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      SB_LUT4      I3       In      -         30.441      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      SB_LUT4      O        Out     0.316     30.756      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.127      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.576      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.481      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.738      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.879      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.019      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      SB_LUT4      I3       In      -         34.405      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      SB_LUT4      O        Out     0.316     34.720      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      Net          -        -       1.371     -           8         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI4OHCN2      SB_LUT4      I2       In      -         36.091      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI4OHCN2      SB_LUT4      O        Out     0.379     36.470      -         
N_5_i_1_0                                                                Net          -        -       1.371     -           5         
Pixel_1_RNO_34                                                           SB_LUT4      I0       In      -         37.841      -         
Pixel_1_RNO_34                                                           SB_LUT4      O        Out     0.449     38.290      -         
Pixel_1_RNO_34                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_32                                                           SB_LUT4      I1       In      -         39.661      -         
Pixel_1_RNO_32                                                           SB_LUT4      O        Out     0.400     40.061      -         
g0_1_0_a9_0_2                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_23                                                           SB_LUT4      I3       In      -         41.432      -         
Pixel_1_RNO_23                                                           SB_LUT4      O        Out     0.316     41.747      -         
g0_1_0_3                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO_15                                                           SB_LUT4      I1       In      -         43.118      -         
Pixel_1_RNO_15                                                           SB_LUT4      O        Out     0.400     43.518      -         
N_412_0                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                            SB_LUT4      I0       In      -         44.889      -         
Pixel_1_RNO_5                                                            SB_LUT4      O        Out     0.449     45.338      -         
N_414                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I0       In      -         46.709      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.449     47.157      -         
Pixel_1_e_rn_1                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I1       In      -         48.529      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.400     48.928      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         50.435      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 50.540 is 15.255(30.2%) logic and 35.285(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      43.078
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.973

    - Propagation time:                      50.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.441

    Number of logic level(s):                55
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                                 Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.314       -         
CO3_0                                                                    Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.134       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         6.963       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.251       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.622       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.070       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.976       -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.233      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.619      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     10.935      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.306      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.754      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.659      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.917      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.931      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.583      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     14.899      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.270      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.719      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.624      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.881      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.548      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     18.863      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.234      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.683      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.588      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.846      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.860      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      I3       In      -         22.512      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      O        Out     0.316     22.828      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      I0       In      -         24.198      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      O        Out     0.449     24.647      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.552      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.810      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.824      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       SB_LUT4      I3       In      -         26.476      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       SB_LUT4      O        Out     0.316     26.792      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO_0     SB_LUT4      I0       In      -         28.163      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINE4UO_0     SB_LUT4      O        Out     0.449     28.612      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.517      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.774      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      SB_LUT4      I3       In      -         30.441      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      SB_LUT4      O        Out     0.316     30.756      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6BVIC1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.127      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.576      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.481      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.738      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.879      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.019      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      SB_LUT4      I3       In      -         34.405      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      SB_LUT4      O        Out     0.316     34.720      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIMV0RM2      Net          -        -       1.371     -           8         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI4OHCN2      SB_LUT4      I2       In      -         36.091      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI4OHCN2      SB_LUT4      O        Out     0.379     36.470      -         
N_5_i_1_0                                                                Net          -        -       1.371     -           5         
Pixel_1_RNO_35                                                           SB_LUT4      I0       In      -         37.841      -         
Pixel_1_RNO_35                                                           SB_LUT4      O        Out     0.449     38.290      -         
Pixel_1_RNO_35                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_32                                                           SB_LUT4      I2       In      -         39.661      -         
Pixel_1_RNO_32                                                           SB_LUT4      O        Out     0.379     40.040      -         
g0_1_0_a9_0_2                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_23                                                           SB_LUT4      I3       In      -         41.411      -         
Pixel_1_RNO_23                                                           SB_LUT4      O        Out     0.316     41.726      -         
g0_1_0_3                                                                 Net          -        -       1.371     -           1         
Pixel_1_RNO_15                                                           SB_LUT4      I1       In      -         43.097      -         
Pixel_1_RNO_15                                                           SB_LUT4      O        Out     0.400     43.497      -         
N_412_0                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                            SB_LUT4      I0       In      -         44.868      -         
Pixel_1_RNO_5                                                            SB_LUT4      O        Out     0.449     45.317      -         
N_414                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I0       In      -         46.688      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.449     47.136      -         
Pixel_1_e_rn_1                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I1       In      -         48.508      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.400     48.907      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         50.414      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 50.519 is 15.234(30.2%) logic and 35.285(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 85MB peak: 93MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        140 uses
SB_DFF          15 uses
SB_DFFE         16 uses
SB_DFFSR        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         365 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   32 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 365 (28%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 365 = 365 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 39MB peak: 93MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Tue Jun 23 17:05:31 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 34 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	365
    Number of DFFs      	:	32
    Number of Carrys    	:	140
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	8
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	13
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	379
    Number of DFFs      	:	32
    Number of Carrys    	:	140

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	242
        CARRY Only       	:	27
        LUT with CARRY   	:	105
    LogicCells                  :	406/1280
    PLBs                        :	62/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.3 (sec)

Final Design Statistics
    Number of LUTs      	:	379
    Number of DFFs      	:	32
    Number of Carrys    	:	140
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	406/1280
    PLBs                        :	65/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 31.43 MHz | Target: 97.20 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 97.20 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 23.21 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 862
used logic cells: 406
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 862
used logic cells: 406
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 547 
I1212: Iteration  1 :    75 unrouted : 0 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :    16 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 19 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":168:18:168:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":169:18:169:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":170:18:170:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":87:8:87:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:15:17 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:15:18 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:15:18 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:15:19 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     132.1 MHz     7.571         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             31.5 MHz      31.704        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:15:20 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":138:46:138:71|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":147:32:147:50|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":144:30:144:44|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":148:32:148:51|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":144:59:144:73|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 81MB peak: 82MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 81MB peak: 82MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 84MB peak: 93MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 84MB peak: 93MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 84MB peak: 93MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 95MB peak: 96MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -8.91ns		 373 /        24
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[2]" with 19 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[4]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[3]" with 18 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[5]" with 8 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[8]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[7]" with 9 loads replicated 1 times to improve timing 
Timing driven replication report
Added 6 Registers via timing driven replication
Added 3 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -7.51ns		 402 /        30
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:12s		    -6.11ns		 402 /        30
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":77:4:77:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 96MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 88MB peak: 96MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          30         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 86MB peak: 96MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 86MB peak: 96MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 87MB peak: 96MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 87MB peak: 96MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 42.92ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 42.92ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 17:15:36 2015
#


Top view:               SimpleVGA
Requested Frequency:    23.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -7.574

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     23.3 MHz      19.8 MHz      42.918        50.491        -7.574      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             23.3 MHz      NA            42.918        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  42.918      -7.574  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -7.574
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -7.434
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -7.293
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -7.153
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -7.013
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -6.873
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -6.732
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -6.707
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -6.592
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -6.452
================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                  Required           
Instance          Reference                        Type         Pin     Net                 Time         Slack 
                  Clock                                                                                        
---------------------------------------------------------------------------------------------------------------
Pixel_1           PLL|PLLOUTCORE_derived_clock     SB_DFFSR     D       Pixel_1             42.812       -7.574
beamY[3]          PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[3]          42.812       33.468
beamY[4]          PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[4]          42.812       33.468
beamY[7]          PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[7]          42.812       33.468
beamY_fast[3]     PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3_fast[3]     42.812       33.468
beamY_fast[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3_fast[4]     42.812       33.468
beamY_fast[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3_fast[7]     42.812       33.468
beamY[0]          PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_2             42.812       33.497
beamY[9]          PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[9]          42.812       33.497
VSync_1           PLL|PLLOUTCORE_derived_clock     SB_DFF       D       un1_beamy_i         42.812       33.525
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      42.918
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.812

    - Propagation time:                      50.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.574

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                    Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.391       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.762       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.211       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.116      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.373      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     11.075      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.446      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.800      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.211      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.338      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.724      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     15.039      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.410      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.859      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.764      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.176      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.302      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.688      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     19.003      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.374      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.823      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.728      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.140      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.266      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC       SB_LUT4      I3       In      -         22.652      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC       SB_LUT4      O        Out     0.316     22.968      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC_0     SB_LUT4      I0       In      -         24.339      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC_0     SB_LUT4      O        Out     0.449     24.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.692      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.104      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.230      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM       SB_LUT4      I3       In      -         26.616      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM       SB_LUT4      O        Out     0.316     26.932      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM_0     SB_LUT4      I0       In      -         28.303      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM_0     SB_LUT4      O        Out     0.449     28.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.657      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.069      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.195      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1      SB_LUT4      I3       In      -         30.581      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1      SB_LUT4      O        Out     0.316     30.896      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.267      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.716      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.621      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.879      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.019      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.033      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.159      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2      SB_LUT4      I3       In      -         34.545      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2      SB_LUT4      O        Out     0.316     34.861      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2      Net          -        -       1.371     -           7         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIPHABN2      SB_LUT4      I1       In      -         36.232      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIPHABN2      SB_LUT4      O        Out     0.400     36.631      -         
font\.un13_pixel[22]                                                     Net          -        -       1.371     -           2         
Pixel_1_RNO_65                                                           SB_LUT4      I1       In      -         38.002      -         
Pixel_1_RNO_65                                                           SB_LUT4      O        Out     0.400     38.402      -         
N_247                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_46                                                           SB_LUT4      I0       In      -         39.773      -         
Pixel_1_RNO_46                                                           SB_LUT4      O        Out     0.449     40.222      -         
Pixel_6_iv_0_1                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_25                                                           SB_LUT4      I2       In      -         41.593      -         
Pixel_1_RNO_25                                                           SB_LUT4      O        Out     0.379     41.971      -         
Pixel_6_iv_0_2                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_10                                                           SB_LUT4      I2       In      -         43.343      -         
Pixel_1_RNO_10                                                           SB_LUT4      O        Out     0.379     43.721      -         
Pixel_6_iv_0_6                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                            SB_LUT4      I3       In      -         45.092      -         
Pixel_1_RNO_3                                                            SB_LUT4      O        Out     0.316     45.408      -         
Pixel_6_iv_0_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I1       In      -         46.779      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.379     47.157      -         
Pixel_1_e_1                                                              Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         48.529      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.351     48.879      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         50.386      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 50.491 is 15.192(30.1%) logic and 35.299(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      42.918
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.812

    - Propagation time:                      50.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.539

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                    Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.391       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.762       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.211       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.116      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.373      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     11.075      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.446      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.800      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.211      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.338      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.724      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     15.039      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.410      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.859      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.764      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.176      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.302      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.688      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     19.003      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.374      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.823      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.728      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.140      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.266      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC       SB_LUT4      I3       In      -         22.652      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC       SB_LUT4      O        Out     0.316     22.968      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC_0     SB_LUT4      I0       In      -         24.339      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC_0     SB_LUT4      O        Out     0.449     24.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.692      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.104      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.230      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM       SB_LUT4      I3       In      -         26.616      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM       SB_LUT4      O        Out     0.316     26.932      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM_0     SB_LUT4      I0       In      -         28.303      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM_0     SB_LUT4      O        Out     0.449     28.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.657      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.069      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.195      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1      SB_LUT4      I3       In      -         30.581      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1      SB_LUT4      O        Out     0.316     30.896      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.267      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.716      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.621      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.879      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.019      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.033      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.159      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2      SB_LUT4      I3       In      -         34.545      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2      SB_LUT4      O        Out     0.316     34.861      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2      Net          -        -       1.371     -           7         
Pixel_1_RNO_78                                                           SB_LUT4      I3       In      -         36.232      -         
Pixel_1_RNO_78                                                           SB_LUT4      O        Out     0.316     36.547      -         
N_195_i                                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_65                                                           SB_LUT4      I0       In      -         37.918      -         
Pixel_1_RNO_65                                                           SB_LUT4      O        Out     0.449     38.367      -         
N_247                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_46                                                           SB_LUT4      I0       In      -         39.738      -         
Pixel_1_RNO_46                                                           SB_LUT4      O        Out     0.449     40.187      -         
Pixel_6_iv_0_1                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_25                                                           SB_LUT4      I2       In      -         41.558      -         
Pixel_1_RNO_25                                                           SB_LUT4      O        Out     0.379     41.937      -         
Pixel_6_iv_0_2                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_10                                                           SB_LUT4      I2       In      -         43.307      -         
Pixel_1_RNO_10                                                           SB_LUT4      O        Out     0.379     43.686      -         
Pixel_6_iv_0_6                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                            SB_LUT4      I3       In      -         45.057      -         
Pixel_1_RNO_3                                                            SB_LUT4      O        Out     0.316     45.373      -         
Pixel_6_iv_0_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I1       In      -         46.744      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.379     47.123      -         
Pixel_1_e_1                                                              Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         48.493      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.351     48.844      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         50.351      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 50.456 is 15.157(30.0%) logic and 35.299(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      42.918
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.812

    - Propagation time:                      50.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.532

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                  SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                  Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                      SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                      SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                      SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                      SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                      SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                      SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                      SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                      SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                      SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                      SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                      SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                      SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                      SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                      SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                      SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                      SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                      SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                      SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                        Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                              SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                              SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                     Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_2                                            SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                            SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                  Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9         SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9         SB_LUT4      O        Out     0.287     7.391       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9         Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0       SB_LUT4      I0       In      -         8.762       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0       SB_LUT4      O        Out     0.449     9.211       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         10.116      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.373      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251        SB_LUT4      I3       In      -         10.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251        SB_LUT4      O        Out     0.316     11.075      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0      SB_LUT4      I0       In      -         12.446      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0      SB_LUT4      O        Out     0.449     12.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.800      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.211      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.338      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2        SB_LUT4      I3       In      -         14.724      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2        SB_LUT4      O        Out     0.316     15.039      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2        Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0      SB_LUT4      I0       In      -         16.410      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0      SB_LUT4      O        Out     0.449     16.859      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.764      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.176      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.302      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85        SB_LUT4      I3       In      -         18.688      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85        SB_LUT4      O        Out     0.316     19.003      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0      SB_LUT4      I0       In      -         20.374      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0      SB_LUT4      O        Out     0.449     20.823      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.728      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.140      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.266      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC        SB_LUT4      I3       In      -         22.652      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC        SB_LUT4      O        Out     0.316     22.968      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC_0      SB_LUT4      I0       In      -         24.339      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC_0      SB_LUT4      O        Out     0.449     24.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.692      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         26.104      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.230      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM        SB_LUT4      I3       In      -         26.616      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM        SB_LUT4      O        Out     0.316     26.932      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM_0      SB_LUT4      I0       In      -         28.303      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM_0      SB_LUT4      O        Out     0.449     28.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.657      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         30.069      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.195      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1       SB_LUT4      I3       In      -         30.581      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1       SB_LUT4      O        Out     0.316     30.896      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.267      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.716      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.621      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.879      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     34.019      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         34.033      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.159      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2       SB_LUT4      I3       In      -         34.545      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2       SB_LUT4      O        Out     0.316     34.861      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2       Net          -        -       1.371     -           7         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIMLTQN2_0     SB_LUT4      I2       In      -         36.232      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIMLTQN2_0     SB_LUT4      O        Out     0.379     36.610      -         
font\.un13_pixel[23]                                                      Net          -        -       1.371     -           2         
Pixel_1_RNO_65                                                            SB_LUT4      I2       In      -         37.981      -         
Pixel_1_RNO_65                                                            SB_LUT4      O        Out     0.379     38.360      -         
N_247                                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_46                                                            SB_LUT4      I0       In      -         39.731      -         
Pixel_1_RNO_46                                                            SB_LUT4      O        Out     0.449     40.180      -         
Pixel_6_iv_0_1                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_25                                                            SB_LUT4      I2       In      -         41.551      -         
Pixel_1_RNO_25                                                            SB_LUT4      O        Out     0.379     41.929      -         
Pixel_6_iv_0_2                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_10                                                            SB_LUT4      I2       In      -         43.301      -         
Pixel_1_RNO_10                                                            SB_LUT4      O        Out     0.379     43.679      -         
Pixel_6_iv_0_6                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                             SB_LUT4      I3       In      -         45.050      -         
Pixel_1_RNO_3                                                             SB_LUT4      O        Out     0.316     45.366      -         
Pixel_6_iv_0_8                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                             SB_LUT4      I1       In      -         46.737      -         
Pixel_1_RNO_1                                                             SB_LUT4      O        Out     0.379     47.115      -         
Pixel_1_e_1                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO                                                               SB_LUT4      I2       In      -         48.486      -         
Pixel_1_RNO                                                               SB_LUT4      O        Out     0.351     48.837      -         
Pixel_1                                                                   Net          -        -       1.507     -           1         
Pixel_1                                                                   SB_DFFSR     D        In      -         50.344      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 50.449 is 15.150(30.0%) logic and 35.299(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      42.918
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.812

    - Propagation time:                      50.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.532

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                    Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.391       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.762       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.211       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.116      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.373      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     11.075      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.446      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.800      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.211      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.338      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.724      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     15.039      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.410      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.859      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.764      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.176      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.302      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.688      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     19.003      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.374      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.823      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.728      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.140      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.266      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC       SB_LUT4      I3       In      -         22.652      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC       SB_LUT4      O        Out     0.316     22.968      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC_0     SB_LUT4      I0       In      -         24.339      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC_0     SB_LUT4      O        Out     0.449     24.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.692      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.104      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.230      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM       SB_LUT4      I3       In      -         26.616      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM       SB_LUT4      O        Out     0.316     26.932      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM_0     SB_LUT4      I0       In      -         28.303      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM_0     SB_LUT4      O        Out     0.449     28.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.657      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.069      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.195      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1      SB_LUT4      I3       In      -         30.581      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1      SB_LUT4      O        Out     0.316     30.896      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.267      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.716      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.621      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.879      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.019      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.033      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.159      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2      SB_LUT4      I3       In      -         34.545      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2      SB_LUT4      O        Out     0.316     34.861      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2      Net          -        -       1.371     -           7         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIPHABN2      SB_LUT4      I1       In      -         36.232      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIPHABN2      SB_LUT4      O        Out     0.400     36.631      -         
font\.un13_pixel[22]                                                     Net          -        -       1.371     -           2         
beamX_RNI0EG7I5[0]                                                       SB_LUT4      I0       In      -         38.002      -         
beamX_RNI0EG7I5[0]                                                       SB_LUT4      O        Out     0.449     38.451      -         
N_521                                                                    Net          -        -       1.371     -           3         
Pixel_1_RNO_48                                                           SB_LUT4      I1       In      -         39.822      -         
Pixel_1_RNO_48                                                           SB_LUT4      O        Out     0.400     40.222      -         
N_517                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_26                                                           SB_LUT4      I1       In      -         41.593      -         
Pixel_1_RNO_26                                                           SB_LUT4      O        Out     0.400     41.993      -         
Pixel_6_iv_0_4                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_10                                                           SB_LUT4      I3       In      -         43.364      -         
Pixel_1_RNO_10                                                           SB_LUT4      O        Out     0.316     43.679      -         
Pixel_6_iv_0_6                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                            SB_LUT4      I3       In      -         45.050      -         
Pixel_1_RNO_3                                                            SB_LUT4      O        Out     0.316     45.366      -         
Pixel_6_iv_0_8                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I1       In      -         46.737      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.379     47.115      -         
Pixel_1_e_1                                                              Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         48.486      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.351     48.837      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         50.344      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 50.449 is 15.150(30.0%) logic and 35.299(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      42.918
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         42.812

    - Propagation time:                      50.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.462

    Number of logic level(s):                56
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                  SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                  Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                      SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                      SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                      SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                      SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                      SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                      SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                      SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                      SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                      SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                      SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                      SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                      SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                      SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                      SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                      SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                      SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                        Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                      SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                      SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                        Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                              SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                              SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                     Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_2                                            SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                            SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                  Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9         SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9         SB_LUT4      O        Out     0.287     7.391       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9         Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0       SB_LUT4      I0       In      -         8.762       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0       SB_LUT4      O        Out     0.449     9.211       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         10.116      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.373      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251        SB_LUT4      I3       In      -         10.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251        SB_LUT4      O        Out     0.316     11.075      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0      SB_LUT4      I0       In      -         12.446      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0      SB_LUT4      O        Out     0.449     12.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.800      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.211      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.338      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2        SB_LUT4      I3       In      -         14.724      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2        SB_LUT4      O        Out     0.316     15.039      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2        Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0      SB_LUT4      I0       In      -         16.410      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0      SB_LUT4      O        Out     0.449     16.859      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.764      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.176      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.302      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85        SB_LUT4      I3       In      -         18.688      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85        SB_LUT4      O        Out     0.316     19.003      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0      SB_LUT4      I0       In      -         20.374      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0      SB_LUT4      O        Out     0.449     20.823      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.728      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.140      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.266      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC        SB_LUT4      I3       In      -         22.652      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC        SB_LUT4      O        Out     0.316     22.968      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC_0      SB_LUT4      I0       In      -         24.339      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIDFRSC_0      SB_LUT4      O        Out     0.449     24.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.692      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         26.104      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.230      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM        SB_LUT4      I3       In      -         26.616      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM        SB_LUT4      O        Out     0.316     26.932      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM_0      SB_LUT4      I0       In      -         28.303      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI8FSUM_0      SB_LUT4      O        Out     0.449     28.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.657      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         30.069      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.195      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1       SB_LUT4      I3       In      -         30.581      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1       SB_LUT4      O        Out     0.316     30.896      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIV95QC1       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.267      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.716      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.621      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.879      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     34.019      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         34.033      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.159      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2       SB_LUT4      I3       In      -         34.545      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2       SB_LUT4      O        Out     0.316     34.861      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI8TC9N2       Net          -        -       1.371     -           7         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIMLTQN2_0     SB_LUT4      I2       In      -         36.232      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIMLTQN2_0     SB_LUT4      O        Out     0.379     36.610      -         
font\.un13_pixel[23]                                                      Net          -        -       1.371     -           2         
beamX_RNI0EG7I5[0]                                                        SB_LUT4      I1       In      -         37.981      -         
beamX_RNI0EG7I5[0]                                                        SB_LUT4      O        Out     0.400     38.381      -         
N_521                                                                     Net          -        -       1.371     -           3         
Pixel_1_RNO_48                                                            SB_LUT4      I1       In      -         39.752      -         
Pixel_1_RNO_48                                                            SB_LUT4      O        Out     0.400     40.152      -         
N_517                                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_26                                                            SB_LUT4      I1       In      -         41.523      -         
Pixel_1_RNO_26                                                            SB_LUT4      O        Out     0.400     41.922      -         
Pixel_6_iv_0_4                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_10                                                            SB_LUT4      I3       In      -         43.293      -         
Pixel_1_RNO_10                                                            SB_LUT4      O        Out     0.316     43.609      -         
Pixel_6_iv_0_6                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_3                                                             SB_LUT4      I3       In      -         44.980      -         
Pixel_1_RNO_3                                                             SB_LUT4      O        Out     0.316     45.296      -         
Pixel_6_iv_0_8                                                            Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                             SB_LUT4      I1       In      -         46.667      -         
Pixel_1_RNO_1                                                             SB_LUT4      O        Out     0.379     47.045      -         
Pixel_1_e_1                                                               Net          -        -       1.371     -           1         
Pixel_1_RNO                                                               SB_LUT4      I2       In      -         48.416      -         
Pixel_1_RNO                                                               SB_LUT4      O        Out     0.351     48.767      -         
Pixel_1                                                                   Net          -        -       1.507     -           1         
Pixel_1                                                                   SB_DFFSR     D        In      -         50.274      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 50.379 is 15.080(29.9%) logic and 35.299(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 87MB peak: 96MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        140 uses
SB_DFF          15 uses
SB_DFFE         14 uses
SB_DFFSR        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         437 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 437 (34%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 437 = 437 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 40MB peak: 96MB)

Process took 0h:00m:15s realtime, 0h:00m:14s cputime
# Tue Jun 23 17:15:36 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 37 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	437
    Number of DFFs      	:	30
    Number of Carrys    	:	140
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	6
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	11
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	449
    Number of DFFs      	:	30
    Number of Carrys    	:	140

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	9
    Combinational LogicCells
        Only LUT         	:	316
        CARRY Only       	:	28
        LUT with CARRY   	:	103
    LogicCells                  :	477/1280
    PLBs                        :	70/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.5 (sec)

Final Design Statistics
    Number of LUTs      	:	449
    Number of DFFs      	:	30
    Number of Carrys    	:	140
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	477/1280
    PLBs                        :	75/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 29.18 MHz | Target: 97.57 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 97.57 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 23.30 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1082
used logic cells: 477
Warning: LUT cascading ignored at 5,12,1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1082
used logic cells: 477
Warning: LUT cascading ignored at 5,12,1
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 620 
I1212: Iteration  1 :    74 unrouted : 1 seconds
I1212: Iteration  2 :    30 unrouted : 0 seconds
I1212: Iteration  3 :    15 unrouted : 0 seconds
I1212: Iteration  4 :     7 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 22 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 8 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":168:18:168:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":169:18:169:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":170:18:170:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":87:8:87:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:29:05 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:29:05 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:29:05 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:29:06 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     129.8 MHz     7.705         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             31.0 MHz      32.267        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:29:07 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":138:46:138:71|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":177:32:177:50|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":144:30:144:44|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":178:32:178:51|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":144:59:144:73|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 80MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 81MB peak: 81MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 81MB peak: 82MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 92MB peak: 94MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 91MB peak: 94MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 91MB peak: 94MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 108MB peak: 110MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    -9.89ns		 387 /        24
   2		0h:00m:09s		    -8.49ns		 387 /        24
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[4]" with 15 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[5]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[8]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[6]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[3]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[2]" with 14 loads replicated 1 times to improve timing 
Timing driven replication report
Added 6 Registers via timing driven replication
Added 2 LUTs via timing driven replication


@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[7]" with 9 loads replicated 1 times to improve timing 
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		    -5.69ns		 405 /        31
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		    -4.29ns		 409 /        31
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":77:4:77:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 89MB peak: 110MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 89MB peak: 110MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          31         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 88MB peak: 110MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:14s; Memory used current: 88MB peak: 110MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 89MB peak: 110MB)


Start final timing analysis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 89MB peak: 110MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 41.06ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 41.06ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 17:29:24 2015
#


Top view:               SimpleVGA
Requested Frequency:    24.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -7.246

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     24.4 MHz      20.7 MHz      41.059        48.305        -7.246      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             24.4 MHz      NA            41.059        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  41.059      -7.246  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -7.246
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -7.106
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -6.965
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -6.825
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -6.685
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -6.545
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -6.404
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -6.379
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -6.264
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -6.124
================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                        Type         Pin     Net             Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
Pixel_1       PLL|PLLOUTCORE_derived_clock     SB_DFFSR     D       Pixel_1         40.954       -7.246
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_2         40.954       31.715
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[4]      40.954       31.729
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[0]      40.954       31.736
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamY_1         40.954       31.736
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_3[10]     40.954       31.764
VSync_1       PLL|PLLOUTCORE_derived_clock     SB_DFF       D       un1_beamy_i     40.954       33.332
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[3]      40.954       33.339
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[4]      40.954       33.339
beamY[7]      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[7]      40.954       33.339
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      41.059
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.954

    - Propagation time:                      48.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.246

    Number of logic level(s):                52
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                    Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_3                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_3                                           SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.391       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.762       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.211       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.116      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.373      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     11.075      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.446      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.800      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.211      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.338      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.724      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     15.039      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.410      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.859      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.764      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.176      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.302      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.688      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     19.003      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.374      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.823      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.728      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.140      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.266      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      I3       In      -         22.652      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      O        Out     0.316     22.968      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      I0       In      -         24.339      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      O        Out     0.449     24.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.692      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.104      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.230      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       SB_LUT4      I3       In      -         26.616      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       SB_LUT4      O        Out     0.316     26.932      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK_0     SB_LUT4      I0       In      -         28.303      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK_0     SB_LUT4      O        Out     0.449     28.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.657      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.069      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.195      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      SB_LUT4      I3       In      -         30.581      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      SB_LUT4      O        Out     0.316     30.896      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.267      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.716      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      I1       In      -         34.087      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      O        Out     0.400     34.487      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        Net          -        -       1.371     -           6         
un4_pixel.font\.un127_pixel_m_4_1_1                                      SB_LUT4      I1       In      -         35.858      -         
un4_pixel.font\.un127_pixel_m_4_1_1                                      SB_LUT4      O        Out     0.400     36.258      -         
un4_pixel.font\.un127_pixel_m_4_1_1                                      Net          -        -       1.371     -           1         
un4_pixel.font\.un127_pixel_m_4_1                                        SB_LUT4      I3       In      -         37.629      -         
un4_pixel.font\.un127_pixel_m_4_1                                        SB_LUT4      O        Out     0.316     37.944      -         
un4_pixel.font\.un127_pixel_m_4_1                                        Net          -        -       1.371     -           1         
un4_pixel.font\.un127_pixel_m_4                                          SB_LUT4      I2       In      -         39.315      -         
un4_pixel.font\.un127_pixel_m_4                                          SB_LUT4      O        Out     0.379     39.694      -         
un4_pixel.font\.un127_pixel_m_4                                          Net          -        -       1.371     -           1         
un4_pixel.g0_2_0                                                         SB_LUT4      I2       In      -         41.065      -         
un4_pixel.g0_2_0                                                         SB_LUT4      O        Out     0.379     41.444      -         
un4_pixel.g0_2                                                           Net          -        -       1.371     -           1         
un4_pixel.g0_11                                                          SB_LUT4      I2       In      -         42.815      -         
un4_pixel.g0_11                                                          SB_LUT4      O        Out     0.379     43.193      -         
un4_pixel.g0_3                                                           Net          -        -       1.371     -           1         
un4_pixel.g0_2                                                           SB_LUT4      I2       In      -         44.564      -         
un4_pixel.g0_2                                                           SB_LUT4      O        Out     0.379     44.943      -         
font\.un127_pixel_m                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         46.314      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     46.693      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         48.200      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 48.305 is 14.325(29.7%) logic and 33.980(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      41.059
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.954

    - Propagation time:                      48.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.105

    Number of logic level(s):                51
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                                 Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.314       -         
CO3_0                                                                    Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_3                                           SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_3                                           SB_LUT4      O        Out     0.449     5.134       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         6.963       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.251       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.622       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.070       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.976       -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.233      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.619      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     10.935      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.306      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.754      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.659      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.917      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.931      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.583      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     14.899      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.270      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.719      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.624      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.881      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.548      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     18.863      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.234      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.683      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.588      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.846      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.860      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      I3       In      -         22.512      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      O        Out     0.316     22.828      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      I0       In      -         24.198      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      O        Out     0.449     24.647      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.552      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.810      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.824      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       SB_LUT4      I3       In      -         26.476      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       SB_LUT4      O        Out     0.316     26.792      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK_0     SB_LUT4      I0       In      -         28.163      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK_0     SB_LUT4      O        Out     0.449     28.612      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.517      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.774      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      SB_LUT4      I3       In      -         30.441      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      SB_LUT4      O        Out     0.316     30.756      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.127      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.576      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      I1       In      -         33.947      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      O        Out     0.400     34.347      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        Net          -        -       1.371     -           6         
un4_pixel.font\.un127_pixel_m_4_1_1                                      SB_LUT4      I1       In      -         35.718      -         
un4_pixel.font\.un127_pixel_m_4_1_1                                      SB_LUT4      O        Out     0.400     36.117      -         
un4_pixel.font\.un127_pixel_m_4_1_1                                      Net          -        -       1.371     -           1         
un4_pixel.font\.un127_pixel_m_4_1                                        SB_LUT4      I3       In      -         37.488      -         
un4_pixel.font\.un127_pixel_m_4_1                                        SB_LUT4      O        Out     0.316     37.804      -         
un4_pixel.font\.un127_pixel_m_4_1                                        Net          -        -       1.371     -           1         
un4_pixel.font\.un127_pixel_m_4                                          SB_LUT4      I2       In      -         39.175      -         
un4_pixel.font\.un127_pixel_m_4                                          SB_LUT4      O        Out     0.379     39.554      -         
un4_pixel.font\.un127_pixel_m_4                                          Net          -        -       1.371     -           1         
un4_pixel.g0_2_0                                                         SB_LUT4      I2       In      -         40.925      -         
un4_pixel.g0_2_0                                                         SB_LUT4      O        Out     0.379     41.303      -         
un4_pixel.g0_2                                                           Net          -        -       1.371     -           1         
un4_pixel.g0_11                                                          SB_LUT4      I2       In      -         42.674      -         
un4_pixel.g0_11                                                          SB_LUT4      O        Out     0.379     43.053      -         
un4_pixel.g0_3                                                           Net          -        -       1.371     -           1         
un4_pixel.g0_2                                                           SB_LUT4      I2       In      -         44.424      -         
un4_pixel.g0_2                                                           SB_LUT4      O        Out     0.379     44.803      -         
font\.un127_pixel_m                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         46.174      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     46.552      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         48.059      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 48.165 is 14.199(29.5%) logic and 33.966(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      41.059
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.954

    - Propagation time:                      48.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.105

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                    Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         6.963       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.251       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.622       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.070       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.976       -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.233      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.619      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     10.935      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.306      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.754      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.659      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.917      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.931      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.071      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.197      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.583      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     14.899      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.270      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.719      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.624      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.881      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.035      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.162      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.548      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     18.863      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.234      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.683      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.588      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.846      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.860      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.000      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.126      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      I3       In      -         22.512      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      O        Out     0.316     22.828      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      I0       In      -         24.198      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      O        Out     0.449     24.647      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.552      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.810      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.824      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.964      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.090      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       SB_LUT4      I3       In      -         26.476      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       SB_LUT4      O        Out     0.316     26.792      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK_0     SB_LUT4      I0       In      -         28.163      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK_0     SB_LUT4      O        Out     0.449     28.612      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.517      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.774      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.928      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.055      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      SB_LUT4      I3       In      -         30.441      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      SB_LUT4      O        Out     0.316     30.756      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.127      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.576      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      I1       In      -         33.947      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      O        Out     0.400     34.347      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        Net          -        -       1.371     -           6         
un4_pixel.font\.un127_pixel_m_4_1_1                                      SB_LUT4      I1       In      -         35.718      -         
un4_pixel.font\.un127_pixel_m_4_1_1                                      SB_LUT4      O        Out     0.400     36.117      -         
un4_pixel.font\.un127_pixel_m_4_1_1                                      Net          -        -       1.371     -           1         
un4_pixel.font\.un127_pixel_m_4_1                                        SB_LUT4      I3       In      -         37.488      -         
un4_pixel.font\.un127_pixel_m_4_1                                        SB_LUT4      O        Out     0.316     37.804      -         
un4_pixel.font\.un127_pixel_m_4_1                                        Net          -        -       1.371     -           1         
un4_pixel.font\.un127_pixel_m_4                                          SB_LUT4      I2       In      -         39.175      -         
un4_pixel.font\.un127_pixel_m_4                                          SB_LUT4      O        Out     0.379     39.554      -         
un4_pixel.font\.un127_pixel_m_4                                          Net          -        -       1.371     -           1         
un4_pixel.g0_2_0                                                         SB_LUT4      I2       In      -         40.925      -         
un4_pixel.g0_2_0                                                         SB_LUT4      O        Out     0.379     41.303      -         
un4_pixel.g0_2                                                           Net          -        -       1.371     -           1         
un4_pixel.g0_11                                                          SB_LUT4      I2       In      -         42.674      -         
un4_pixel.g0_11                                                          SB_LUT4      O        Out     0.379     43.053      -         
un4_pixel.g0_3                                                           Net          -        -       1.371     -           1         
un4_pixel.g0_2                                                           SB_LUT4      I2       In      -         44.424      -         
un4_pixel.g0_2                                                           SB_LUT4      O        Out     0.379     44.803      -         
font\.un127_pixel_m                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         46.174      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     46.552      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         48.059      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 48.165 is 14.199(29.5%) logic and 33.966(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      41.059
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.954

    - Propagation time:                      47.919
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.965

    Number of logic level(s):                50
    Starting point:                          beamX[2] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[2]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[2]                                                                 Net          -        -       0.834     -           6         
un5_visiblex_cry_2_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         2.859       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.174       -         
CO3_0                                                                    Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_3                                           SB_LUT4      I0       In      -         4.545       -         
un5_visiblex_cry_8_c_RNI1D62_3                                           SB_LUT4      O        Out     0.449     4.994       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         5.899       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.157       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.171       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.297       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.311       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         6.823       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.111       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.482       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     8.930       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.835       -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.093      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.479      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     10.794      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.165      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.614      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.519      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.777      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.791      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     13.917      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         13.931      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.443      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     14.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.130      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.578      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.483      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.741      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.755      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.881      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.407      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     18.723      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.094      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.543      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.448      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.705      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.719      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.846      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.860      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      I3       In      -         22.372      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      O        Out     0.316     22.687      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      I0       In      -         24.058      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      O        Out     0.449     24.507      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.412      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.670      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.684      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.810      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.824      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       SB_LUT4      I3       In      -         26.336      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       SB_LUT4      O        Out     0.316     26.652      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK_0     SB_LUT4      I0       In      -         28.023      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK_0     SB_LUT4      O        Out     0.449     28.471      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.376      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.634      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.648      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.774      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      SB_LUT4      I3       In      -         30.300      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      SB_LUT4      O        Out     0.316     30.616      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         31.987      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.436      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      I1       In      -         33.807      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      O        Out     0.400     34.206      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        Net          -        -       1.371     -           6         
un4_pixel.font\.un127_pixel_m_4_1_1                                      SB_LUT4      I1       In      -         35.577      -         
un4_pixel.font\.un127_pixel_m_4_1_1                                      SB_LUT4      O        Out     0.400     35.977      -         
un4_pixel.font\.un127_pixel_m_4_1_1                                      Net          -        -       1.371     -           1         
un4_pixel.font\.un127_pixel_m_4_1                                        SB_LUT4      I3       In      -         37.348      -         
un4_pixel.font\.un127_pixel_m_4_1                                        SB_LUT4      O        Out     0.316     37.664      -         
un4_pixel.font\.un127_pixel_m_4_1                                        Net          -        -       1.371     -           1         
un4_pixel.font\.un127_pixel_m_4                                          SB_LUT4      I2       In      -         39.035      -         
un4_pixel.font\.un127_pixel_m_4                                          SB_LUT4      O        Out     0.379     39.413      -         
un4_pixel.font\.un127_pixel_m_4                                          Net          -        -       1.371     -           1         
un4_pixel.g0_2_0                                                         SB_LUT4      I2       In      -         40.784      -         
un4_pixel.g0_2_0                                                         SB_LUT4      O        Out     0.379     41.163      -         
un4_pixel.g0_2                                                           Net          -        -       1.371     -           1         
un4_pixel.g0_11                                                          SB_LUT4      I2       In      -         42.534      -         
un4_pixel.g0_11                                                          SB_LUT4      O        Out     0.379     42.913      -         
un4_pixel.g0_3                                                           Net          -        -       1.371     -           1         
un4_pixel.g0_2                                                           SB_LUT4      I2       In      -         44.284      -         
un4_pixel.g0_2                                                           SB_LUT4      O        Out     0.379     44.663      -         
font\.un127_pixel_m                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         46.033      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     46.412      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         47.919      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 48.024 is 14.072(29.3%) logic and 33.952(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      41.059
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.954

    - Propagation time:                      47.919
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.965

    Number of logic level(s):                50
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                    Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_3                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_3                                           SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.287     7.391       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      I0       In      -         8.762       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9_0      SB_LUT4      O        Out     0.449     9.211       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.116      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.373      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     11.075      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.446      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         13.800      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     14.057      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      I3       In      -         14.443      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       SB_LUT4      O        Out     0.316     14.759      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      I0       In      -         16.130      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIL23G2_0     SB_LUT4      O        Out     0.449     16.578      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.483      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.741      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.755      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.881      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.895      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.021      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      I3       In      -         18.407      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       SB_LUT4      O        Out     0.316     18.723      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      I0       In      -         20.094      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIJ2K85_0     SB_LUT4      O        Out     0.449     20.543      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.448      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.705      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.719      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.846      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.860      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     21.986      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      I3       In      -         22.372      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       SB_LUT4      O        Out     0.316     22.687      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA       Net          -        -       1.371     -           5         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      I0       In      -         24.058      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5HDMA_0     SB_LUT4      O        Out     0.449     24.507      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.412      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.670      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.684      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.810      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.824      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     25.950      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       SB_LUT4      I3       In      -         26.336      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       SB_LUT4      O        Out     0.316     26.652      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK_0     SB_LUT4      I0       In      -         28.023      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0HEOK_0     SB_LUT4      O        Out     0.449     28.471      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.376      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.634      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.648      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.774      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.788      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     29.914      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      SB_LUT4      I3       In      -         30.300      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      SB_LUT4      O        Out     0.316     30.616      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI3S7VG1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         31.987      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.436      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      I1       In      -         33.807      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      O        Out     0.400     34.206      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        Net          -        -       1.371     -           6         
un4_pixel.font\.un127_pixel_m_4_1_1                                      SB_LUT4      I1       In      -         35.577      -         
un4_pixel.font\.un127_pixel_m_4_1_1                                      SB_LUT4      O        Out     0.400     35.977      -         
un4_pixel.font\.un127_pixel_m_4_1_1                                      Net          -        -       1.371     -           1         
un4_pixel.font\.un127_pixel_m_4_1                                        SB_LUT4      I3       In      -         37.348      -         
un4_pixel.font\.un127_pixel_m_4_1                                        SB_LUT4      O        Out     0.316     37.664      -         
un4_pixel.font\.un127_pixel_m_4_1                                        Net          -        -       1.371     -           1         
un4_pixel.font\.un127_pixel_m_4                                          SB_LUT4      I2       In      -         39.035      -         
un4_pixel.font\.un127_pixel_m_4                                          SB_LUT4      O        Out     0.379     39.413      -         
un4_pixel.font\.un127_pixel_m_4                                          Net          -        -       1.371     -           1         
un4_pixel.g0_2_0                                                         SB_LUT4      I2       In      -         40.784      -         
un4_pixel.g0_2_0                                                         SB_LUT4      O        Out     0.379     41.163      -         
un4_pixel.g0_2                                                           Net          -        -       1.371     -           1         
un4_pixel.g0_11                                                          SB_LUT4      I2       In      -         42.534      -         
un4_pixel.g0_11                                                          SB_LUT4      O        Out     0.379     42.913      -         
un4_pixel.g0_3                                                           Net          -        -       1.371     -           1         
un4_pixel.g0_2                                                           SB_LUT4      I2       In      -         44.284      -         
un4_pixel.g0_2                                                           SB_LUT4      O        Out     0.379     44.663      -         
font\.un127_pixel_m                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         46.033      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     46.412      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         47.919      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 48.024 is 14.072(29.3%) logic and 33.952(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 89MB peak: 110MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        139 uses
SB_DFF          15 uses
SB_DFFE         15 uses
SB_DFFSR        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         433 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 433 (33%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 433 = 433 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 40MB peak: 110MB)

Process took 0h:00m:17s realtime, 0h:00m:15s cputime
# Tue Jun 23 17:29:25 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 37 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	433
    Number of DFFs      	:	31
    Number of Carrys    	:	139
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	8
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	14
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	448
    Number of DFFs      	:	31
    Number of Carrys    	:	139

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	316
        CARRY Only       	:	30
        LUT with CARRY   	:	101
    LogicCells                  :	478/1280
    PLBs                        :	69/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.4 (sec)

Final Design Statistics
    Number of LUTs      	:	448
    Number of DFFs      	:	31
    Number of Carrys    	:	139
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	478/1280
    PLBs                        :	73/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 31.37 MHz | Target: 101.98 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 101.98 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 24.35 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 919
used logic cells: 478
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 919
used logic cells: 478
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 618 
I1212: Iteration  1 :    88 unrouted : 1 seconds
I1212: Iteration  2 :    26 unrouted : 0 seconds
I1212: Iteration  3 :    16 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 21 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":168:18:168:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":169:18:169:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":170:18:170:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":87:8:87:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:42:27 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:42:27 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:42:28 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:42:29 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     129.8 MHz     7.705         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             31.0 MHz      32.267        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 17:42:30 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":138:46:138:71|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":177:32:177:50|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":144:30:144:44|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":178:32:178:51|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":144:59:144:73|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 80MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 81MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 101MB peak: 101MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 100MB peak: 101MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 100MB peak: 101MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 93MB peak: 109MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:12s		   -10.38ns		 387 /        24
   2		0h:00m:12s		    -8.98ns		 386 /        24
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[6]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[5]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[7]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[2]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[3]" with 11 loads replicated 1 times to improve timing 
Timing driven replication report
Added 5 Registers via timing driven replication
Added 2 LUTs via timing driven replication

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[9]" with 15 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[4]" with 14 loads replicated 2 times to improve timing 
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":104:8:104:9|Instance "beamY[8]" with 10 loads replicated 1 times to improve timing 
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:16s		    -4.78ns		 411 /        33
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:16s		    -4.78ns		 412 /        33
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":77:4:77:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un3_beamx.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 93MB peak: 109MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 93MB peak: 109MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          33         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 91MB peak: 109MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:17s; Memory used current: 91MB peak: 109MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 92MB peak: 109MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:18s; Memory used current: 91MB peak: 109MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 40.97ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 40.97ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 17:42:50 2015
#


Top view:               SimpleVGA
Requested Frequency:    24.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -7.230

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     24.4 MHz      20.7 MHz      40.970        48.200        -7.230      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             24.4 MHz      NA            40.970        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  40.970      -7.230  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -7.230
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -7.090
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -6.950
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -6.809
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -6.669
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -6.529
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -6.389
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -6.363
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -6.249
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -6.108
================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                  Required           
Instance          Reference                        Type         Pin     Net                 Time         Slack 
                  Clock                                                                                        
---------------------------------------------------------------------------------------------------------------
Pixel_1           PLL|PLLOUTCORE_derived_clock     SB_DFFSR     D       Pixel_1             40.865       -7.230
VSync_1           PLL|PLLOUTCORE_derived_clock     SB_DFF       D       un1_beamy_i         40.865       31.514
beamY[3]          PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[3]          40.865       31.584
beamY[4]          PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[4]          40.865       31.584
beamY[7]          PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[7]          40.865       31.584
beamY[9]          PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3[9]          40.865       31.584
beamY_4_rep1      PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3_rep1[4]     40.865       31.584
beamY_fast[3]     PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3_fast[3]     40.865       31.584
beamY_fast[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3_fast[4]     40.865       31.584
beamY_fast[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       beamY_3_fast[7]     40.865       31.584
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.970
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.865

    - Propagation time:                      48.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.230

    Number of logic level(s):                52
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un40_sum                            Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.316     7.419       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        SB_LUT4      I1       In      -         8.790       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        SB_LUT4      O        Out     0.379     9.169       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.074      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.331      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.717      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     11.033      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.404      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.853      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.758      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.015      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.029      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.169      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.296      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       SB_LUT4      I3       In      -         14.682      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       SB_LUT4      O        Out     0.316     14.997      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2_0     SB_LUT4      I0       In      -         16.368      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2_0     SB_LUT4      O        Out     0.449     16.817      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.722      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.979      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.993      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.134      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.260      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       SB_LUT4      I3       In      -         18.646      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       SB_LUT4      O        Out     0.316     18.961      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5_0     SB_LUT4      I0       In      -         20.332      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5_0     SB_LUT4      O        Out     0.449     20.781      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.686      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.944      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.958      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.098      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.224      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       SB_LUT4      I3       In      -         22.610      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       SB_LUT4      O        Out     0.316     22.926      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB_0     SB_LUT4      I0       In      -         24.297      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB_0     SB_LUT4      O        Out     0.449     24.746      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.651      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.908      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.922      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.062      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.188      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       SB_LUT4      I3       In      -         26.574      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       SB_LUT4      O        Out     0.316     26.890      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M_0     SB_LUT4      I0       In      -         28.261      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M_0     SB_LUT4      O        Out     0.449     28.710      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.615      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.872      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.886      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.026      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.153      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      SB_LUT4      I3       In      -         30.539      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      SB_LUT4      O        Out     0.316     30.854      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.225      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.674      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      I1       In      -         34.045      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      O        Out     0.400     34.445      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        Net          -        -       1.371     -           5         
Pixel_1_RNO_83                                                           SB_LUT4      I1       In      -         35.816      -         
Pixel_1_RNO_83                                                           SB_LUT4      O        Out     0.400     36.215      -         
font\.un127_pixel_m_4_1_1                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_55                                                           SB_LUT4      I3       In      -         37.587      -         
Pixel_1_RNO_55                                                           SB_LUT4      O        Out     0.316     37.902      -         
font\.un127_pixel_m_4_1                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_35                                                           SB_LUT4      I3       In      -         39.273      -         
Pixel_1_RNO_35                                                           SB_LUT4      O        Out     0.316     39.589      -         
font\.un127_pixel_m_4                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_16                                                           SB_LUT4      I2       In      -         40.960      -         
Pixel_1_RNO_16                                                           SB_LUT4      O        Out     0.379     41.338      -         
g0_0_1                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                            SB_LUT4      I2       In      -         42.709      -         
Pixel_1_RNO_5                                                            SB_LUT4      O        Out     0.379     43.088      -         
g0_0_2                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I2       In      -         44.459      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.379     44.838      -         
font\.un127_pixel_m                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         46.209      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     46.587      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         48.094      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 48.200 is 14.220(29.5%) logic and 33.980(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      40.970
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.865

    - Propagation time:                      47.954
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.090

    Number of logic level(s):                51
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                                 Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.314       -         
un1_visiblex_if_generate_plus\.mult1_un40_sum                            Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.134       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         6.963       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.316     7.279       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        SB_LUT4      I1       In      -         8.650       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        SB_LUT4      O        Out     0.379     9.028       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.934       -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.191      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.577      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     10.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.264      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.712      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.617      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.875      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.889      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.015      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.029      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       SB_LUT4      I3       In      -         14.541      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       SB_LUT4      O        Out     0.316     14.857      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2_0     SB_LUT4      I0       In      -         16.228      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2_0     SB_LUT4      O        Out     0.449     16.677      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.582      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.839      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.853      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.979      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.993      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       SB_LUT4      I3       In      -         18.506      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       SB_LUT4      O        Out     0.316     18.821      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5_0     SB_LUT4      I0       In      -         20.192      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5_0     SB_LUT4      O        Out     0.449     20.641      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.546      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.804      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.817      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.944      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.958      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       SB_LUT4      I3       In      -         22.470      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       SB_LUT4      O        Out     0.316     22.785      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB_0     SB_LUT4      I0       In      -         24.157      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB_0     SB_LUT4      O        Out     0.449     24.605      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.510      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.768      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.782      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.908      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.922      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       SB_LUT4      I3       In      -         26.434      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       SB_LUT4      O        Out     0.316     26.750      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M_0     SB_LUT4      I0       In      -         28.121      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M_0     SB_LUT4      O        Out     0.449     28.570      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.475      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.732      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.746      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.872      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.886      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      SB_LUT4      I3       In      -         30.398      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      SB_LUT4      O        Out     0.316     30.714      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.085      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.534      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      I1       In      -         33.905      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      O        Out     0.400     34.305      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        Net          -        -       1.371     -           5         
Pixel_1_RNO_83                                                           SB_LUT4      I1       In      -         35.676      -         
Pixel_1_RNO_83                                                           SB_LUT4      O        Out     0.400     36.075      -         
font\.un127_pixel_m_4_1_1                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_55                                                           SB_LUT4      I3       In      -         37.446      -         
Pixel_1_RNO_55                                                           SB_LUT4      O        Out     0.316     37.762      -         
font\.un127_pixel_m_4_1                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_35                                                           SB_LUT4      I3       In      -         39.133      -         
Pixel_1_RNO_35                                                           SB_LUT4      O        Out     0.316     39.449      -         
font\.un127_pixel_m_4                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_16                                                           SB_LUT4      I2       In      -         40.819      -         
Pixel_1_RNO_16                                                           SB_LUT4      O        Out     0.379     41.198      -         
g0_0_1                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                            SB_LUT4      I2       In      -         42.569      -         
Pixel_1_RNO_5                                                            SB_LUT4      O        Out     0.379     42.948      -         
g0_0_2                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I2       In      -         44.319      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.379     44.698      -         
font\.un127_pixel_m                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         46.069      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     46.447      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         47.954      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 48.060 is 14.094(29.3%) logic and 33.966(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      40.970
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.865

    - Propagation time:                      47.954
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.090

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un40_sum                            Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_1                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                           SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_1                                           Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         6.963       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.316     7.279       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        SB_LUT4      I1       In      -         8.650       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        SB_LUT4      O        Out     0.379     9.028       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.934       -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.191      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.577      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     10.893      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.264      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.712      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.617      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.875      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.889      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.015      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.029      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.155      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       SB_LUT4      I3       In      -         14.541      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       SB_LUT4      O        Out     0.316     14.857      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2_0     SB_LUT4      I0       In      -         16.228      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2_0     SB_LUT4      O        Out     0.449     16.677      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.582      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.839      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.853      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.979      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.993      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.120      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       SB_LUT4      I3       In      -         18.506      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       SB_LUT4      O        Out     0.316     18.821      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5_0     SB_LUT4      I0       In      -         20.192      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5_0     SB_LUT4      O        Out     0.449     20.641      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.546      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.804      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.817      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.944      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.958      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.084      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       SB_LUT4      I3       In      -         22.470      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       SB_LUT4      O        Out     0.316     22.785      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB_0     SB_LUT4      I0       In      -         24.157      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB_0     SB_LUT4      O        Out     0.449     24.605      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.510      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.768      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.782      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.908      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.922      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.048      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       SB_LUT4      I3       In      -         26.434      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       SB_LUT4      O        Out     0.316     26.750      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M_0     SB_LUT4      I0       In      -         28.121      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M_0     SB_LUT4      O        Out     0.449     28.570      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.475      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.732      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.746      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.872      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.886      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.012      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      SB_LUT4      I3       In      -         30.398      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      SB_LUT4      O        Out     0.316     30.714      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.085      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.534      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      I1       In      -         33.905      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      O        Out     0.400     34.305      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        Net          -        -       1.371     -           5         
Pixel_1_RNO_83                                                           SB_LUT4      I1       In      -         35.676      -         
Pixel_1_RNO_83                                                           SB_LUT4      O        Out     0.400     36.075      -         
font\.un127_pixel_m_4_1_1                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_55                                                           SB_LUT4      I3       In      -         37.446      -         
Pixel_1_RNO_55                                                           SB_LUT4      O        Out     0.316     37.762      -         
font\.un127_pixel_m_4_1                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_35                                                           SB_LUT4      I3       In      -         39.133      -         
Pixel_1_RNO_35                                                           SB_LUT4      O        Out     0.316     39.449      -         
font\.un127_pixel_m_4                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_16                                                           SB_LUT4      I2       In      -         40.819      -         
Pixel_1_RNO_16                                                           SB_LUT4      O        Out     0.379     41.198      -         
g0_0_1                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                            SB_LUT4      I2       In      -         42.569      -         
Pixel_1_RNO_5                                                            SB_LUT4      O        Out     0.379     42.948      -         
g0_0_2                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I2       In      -         44.319      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.379     44.698      -         
font\.un127_pixel_m                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         46.069      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     46.447      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         47.954      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 48.060 is 14.094(29.3%) logic and 33.966(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      40.970
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.865

    - Propagation time:                      47.814
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.950

    Number of logic level(s):                50
    Starting point:                          beamX[2] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[2]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[2]                                                                 Net          -        -       0.834     -           6         
un5_visiblex_cry_2_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         2.859       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.174       -         
un1_visiblex_if_generate_plus\.mult1_un40_sum                            Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.545       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     4.994       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         5.899       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.157       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.171       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.297       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.311       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         6.823       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.316     7.139       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        SB_LUT4      I1       In      -         8.510       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        SB_LUT4      O        Out     0.379     8.888       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.793       -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.051      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.437      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     10.752      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.123      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.572      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.477      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.735      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.749      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     13.875      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         13.889      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.015      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       SB_LUT4      I3       In      -         14.401      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       SB_LUT4      O        Out     0.316     14.717      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2_0     SB_LUT4      I0       In      -         16.088      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2_0     SB_LUT4      O        Out     0.449     16.537      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.442      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.699      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.713      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.839      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.853      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     17.979      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       SB_LUT4      I3       In      -         18.365      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       SB_LUT4      O        Out     0.316     18.681      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5_0     SB_LUT4      I0       In      -         20.052      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5_0     SB_LUT4      O        Out     0.449     20.501      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.406      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.663      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.677      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.804      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.817      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     21.944      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       SB_LUT4      I3       In      -         22.330      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       SB_LUT4      O        Out     0.316     22.645      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB_0     SB_LUT4      I0       In      -         24.016      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB_0     SB_LUT4      O        Out     0.449     24.465      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.370      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.628      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.642      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.768      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.782      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     25.908      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       SB_LUT4      I3       In      -         26.294      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       SB_LUT4      O        Out     0.316     26.610      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M_0     SB_LUT4      I0       In      -         27.981      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M_0     SB_LUT4      O        Out     0.449     28.429      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.334      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.592      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.606      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.732      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.746      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     29.872      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      SB_LUT4      I3       In      -         30.258      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      SB_LUT4      O        Out     0.316     30.574      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         31.945      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.394      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      I1       In      -         33.765      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      O        Out     0.400     34.164      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        Net          -        -       1.371     -           5         
Pixel_1_RNO_83                                                           SB_LUT4      I1       In      -         35.535      -         
Pixel_1_RNO_83                                                           SB_LUT4      O        Out     0.400     35.935      -         
font\.un127_pixel_m_4_1_1                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_55                                                           SB_LUT4      I3       In      -         37.306      -         
Pixel_1_RNO_55                                                           SB_LUT4      O        Out     0.316     37.622      -         
font\.un127_pixel_m_4_1                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_35                                                           SB_LUT4      I3       In      -         38.993      -         
Pixel_1_RNO_35                                                           SB_LUT4      O        Out     0.316     39.308      -         
font\.un127_pixel_m_4                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_16                                                           SB_LUT4      I2       In      -         40.679      -         
Pixel_1_RNO_16                                                           SB_LUT4      O        Out     0.379     41.058      -         
g0_0_1                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                            SB_LUT4      I2       In      -         42.429      -         
Pixel_1_RNO_5                                                            SB_LUT4      O        Out     0.379     42.808      -         
g0_0_2                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I2       In      -         44.179      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.379     44.557      -         
font\.un127_pixel_m                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         45.928      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     46.307      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         47.814      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 47.919 is 13.967(29.1%) logic and 33.952(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      40.970
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         40.865

    - Propagation time:                      47.814
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.950

    Number of logic level(s):                50
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                                 SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                                 Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                     SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                     SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                     SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                     SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                     SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                     SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                     SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                     SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                       Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                     SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                     SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                       Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                             SB_LUT4      O        Out     0.316     3.455       -         
un1_visiblex_if_generate_plus\.mult1_un40_sum                            Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                           SB_LUT4      O        Out     0.449     5.274       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_s_2_sf                 Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      I3       In      -         7.103       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        SB_LUT4      O        Out     0.316     7.419       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_4_c_RNI9TH9        Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        SB_LUT4      I1       In      -         8.790       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        SB_LUT4      O        Out     0.379     9.169       -         
font\.un13_pixel_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH38L        Net          -        -       0.905     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.074      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.331      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      I3       In      -         10.717      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       SB_LUT4      O        Out     0.316     11.033      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      I0       In      -         12.404      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIPB251_0     SB_LUT4      O        Out     0.449     12.853      -         
font\.un13_pixel_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         13.758      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     14.015      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       SB_LUT4      I3       In      -         14.401      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       SB_LUT4      O        Out     0.316     14.717      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2_0     SB_LUT4      I0       In      -         16.088      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIT8PR2_0     SB_LUT4      O        Out     0.449     16.537      -         
font\.un13_pixel_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.442      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.699      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.713      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.839      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.853      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     17.979      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       SB_LUT4      I3       In      -         18.365      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       SB_LUT4      O        Out     0.316     18.681      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5_0     SB_LUT4      I0       In      -         20.052      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIR8AK5_0     SB_LUT4      O        Out     0.449     20.501      -         
font\.un13_pixel_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.406      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.663      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.677      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.804      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.817      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     21.944      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       SB_LUT4      I3       In      -         22.330      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       SB_LUT4      O        Out     0.316     22.645      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB_0     SB_LUT4      I0       In      -         24.016      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_cry_4_c_RNILTPDB_0     SB_LUT4      O        Out     0.449     24.465      -         
font\.un13_pixel_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.370      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.628      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.642      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.768      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.782      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     25.908      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       SB_LUT4      I3       In      -         26.294      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       SB_LUT4      O        Out     0.316     26.610      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M       Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M_0     SB_LUT4      I0       In      -         27.981      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI0A77M_0     SB_LUT4      O        Out     0.449     28.429      -         
font\.un13_pixel_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.334      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.592      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.606      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.732      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.746      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     29.872      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      SB_LUT4      I3       In      -         30.258      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      SB_LUT4      O        Out     0.316     30.574      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIFVQAB1      Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         31.945      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.394      -         
font\.un13_pixel_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       1.371     -           4         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      I1       In      -         33.765      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        SB_LUT4      O        Out     0.400     34.164      -         
font\.un13_pixel_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIT3JF        Net          -        -       1.371     -           5         
Pixel_1_RNO_83                                                           SB_LUT4      I1       In      -         35.535      -         
Pixel_1_RNO_83                                                           SB_LUT4      O        Out     0.400     35.935      -         
font\.un127_pixel_m_4_1_1                                                Net          -        -       1.371     -           1         
Pixel_1_RNO_55                                                           SB_LUT4      I3       In      -         37.306      -         
Pixel_1_RNO_55                                                           SB_LUT4      O        Out     0.316     37.622      -         
font\.un127_pixel_m_4_1                                                  Net          -        -       1.371     -           1         
Pixel_1_RNO_35                                                           SB_LUT4      I3       In      -         38.993      -         
Pixel_1_RNO_35                                                           SB_LUT4      O        Out     0.316     39.308      -         
font\.un127_pixel_m_4                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_16                                                           SB_LUT4      I2       In      -         40.679      -         
Pixel_1_RNO_16                                                           SB_LUT4      O        Out     0.379     41.058      -         
g0_0_1                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_5                                                            SB_LUT4      I2       In      -         42.429      -         
Pixel_1_RNO_5                                                            SB_LUT4      O        Out     0.379     42.808      -         
g0_0_2                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                            SB_LUT4      I2       In      -         44.179      -         
Pixel_1_RNO_1                                                            SB_LUT4      O        Out     0.379     44.557      -         
font\.un127_pixel_m                                                      Net          -        -       1.371     -           1         
Pixel_1_RNO                                                              SB_LUT4      I2       In      -         45.928      -         
Pixel_1_RNO                                                              SB_LUT4      O        Out     0.379     46.307      -         
Pixel_1                                                                  Net          -        -       1.507     -           1         
Pixel_1                                                                  SB_DFFSR     D        In      -         47.814      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 47.919 is 13.967(29.1%) logic and 33.952(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:18s; Memory used current: 91MB peak: 109MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        144 uses
SB_DFF          15 uses
SB_DFFE         17 uses
SB_DFFSR        1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         437 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   33 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 437 (34%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 437 = 437 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:18s; Memory used current: 41MB peak: 109MB)

Process took 0h:00m:20s realtime, 0h:00m:18s cputime
# Tue Jun 23 17:42:51 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 43 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	437
    Number of DFFs      	:	33
    Number of Carrys    	:	144
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	8
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	14
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	452
    Number of DFFs      	:	33
    Number of Carrys    	:	144

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	314
        CARRY Only       	:	31
        LUT with CARRY   	:	105
    LogicCells                  :	483/1280
    PLBs                        :	72/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.4 (sec)

Final Design Statistics
    Number of LUTs      	:	452
    Number of DFFs      	:	33
    Number of Carrys    	:	144
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	483/1280
    PLBs                        :	75/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 29.31 MHz | Target: 102.21 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 102.21 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 24.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1022
used logic cells: 483
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1022
used logic cells: 483
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 628 
I1212: Iteration  1 :    79 unrouted : 1 seconds
I1212: Iteration  2 :    28 unrouted : 0 seconds
I1212: Iteration  3 :    22 unrouted : 0 seconds
I1212: Iteration  4 :    14 unrouted : 0 seconds
I1212: Iteration  5 :    10 unrouted : 0 seconds
I1212: Iteration  6 :     8 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 24 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 8 (sec)
bitmap succeed.
