Verilator Tree Dump (format 0x3900) from <e984> to <e1131>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561b2b50 <e799> {c1ai}  __024root  L1 [P] [1ps]
    1:2: CELL 0x5555561b2dd0 <e802> {c1ai}  AddMinusALU_32 -> MODULE 0x5555561992e0 <e801> {c1ai}  AddMinusALU_32  L0 [1ps]
    1:2:1: PIN 0x5555561b31b0 <e806> {c2al}  sub_add -> VAR 0x55555619a250 <e406> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561b3090 <e807> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add [RV] <- VAR 0x5555561b2f10 <e803> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561b3550 <e813> {c3as}  a -> VAR 0x55555619b260 <e414> {c3as} @dt=0x55555619ae40@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561b3430 <e812> {c3as} @dt=0x55555619ae40@(G/w32)  a [RV] <- VAR 0x5555561b32b0 <e808> {c3as} @dt=0x55555619ae40@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561b38f0 <e819> {c4as}  b -> VAR 0x5555561a2d50 <e716> {c4as} @dt=0x55555619ae40@(G/w32)  b INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561b37d0 <e818> {c4as} @dt=0x55555619ae40@(G/w32)  b [RV] <- VAR 0x5555561b3650 <e814> {c4as} @dt=0x55555619ae40@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561b3c90 <e825> {c5am}  carry -> VAR 0x5555561a30a0 <e430> {c5am} @dt=0x5555561a8a20@(G/w1)  carry OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561b3b70 <e824> {c5am} @dt=0x5555561a8a20@(G/w1)  carry [LV] => VAR 0x5555561b39f0 <e820> {c5am} @dt=0x5555561a8a20@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561b4030 <e831> {c5at}  zero -> VAR 0x5555561a33a0 <e438> {c5at} @dt=0x5555561a8a20@(G/w1)  zero OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561b3f10 <e830> {c5at} @dt=0x5555561a8a20@(G/w1)  zero [LV] => VAR 0x5555561b3d90 <e826> {c5at} @dt=0x5555561a8a20@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561b43d0 <e837> {c5az}  overflow -> VAR 0x5555561a36a0 <e446> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561b42b0 <e836> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow [LV] => VAR 0x5555561b4130 <e832> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561b4770 <e843> {c6at}  result -> VAR 0x5555561a46a0 <e717> {c6at} @dt=0x55555619ae40@(G/w32)  result OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561b4650 <e842> {c6at} @dt=0x55555619ae40@(G/w32)  result [LV] => VAR 0x5555561b44d0 <e838> {c6at} @dt=0x55555619ae40@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b2f10 <e803> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b32b0 <e808> {c3as} @dt=0x55555619ae40@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3650 <e814> {c4as} @dt=0x55555619ae40@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b39f0 <e820> {c5am} @dt=0x5555561a8a20@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b3d90 <e826> {c5at} @dt=0x5555561a8a20@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b4130 <e832> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b44d0 <e838> {c6at} @dt=0x55555619ae40@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1: MODULE 0x5555561992e0 <e801> {c1ai}  AddMinusALU_32  L0 [1ps]
    1:2: VAR 0x55555619a250 <e406> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add INPUT [VSTATIC]  PORT
    1:2: VAR 0x55555619b260 <e414> {c3as} @dt=0x55555619ae40@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a2d50 <e716> {c4as} @dt=0x55555619ae40@(G/w32)  b INPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a30a0 <e430> {c5am} @dt=0x5555561a8a20@(G/w1)  carry OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a33a0 <e438> {c5at} @dt=0x5555561a8a20@(G/w1)  zero OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a36a0 <e446> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a46a0 <e717> {c6at} @dt=0x55555619ae40@(G/w32)  result OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a4b50 <e718> {c7ak} @dt=0x5555561a8a20@(G/w1)  Cin [VSTATIC]  WIRE
    1:2: VAR 0x5555561a5aa0 <e719> {c8ar} @dt=0x55555619ae40@(G/w32)  t_no_Cin [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5555561a6070 <e721> {c11aq} @dt=0x5555561a8a20@(G/w1)
    1:2:1: VARREF 0x5555561a1700 <e468> {c11as} @dt=0x5555561a8a20@(G/w1)  sub_add [RV] <- VAR 0x55555619a250 <e406> {c2al} @dt=0x5555561a8a20@(G/w1)  sub_add INPUT [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561a1820 <e720> {c11am} @dt=0x5555561a8a20@(G/w1)  Cin [LV] => VAR 0x5555561a4b50 <e718> {c7ak} @dt=0x5555561a8a20@(G/w1)  Cin [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5555561a7040 <e739> {c12av} @dt=0x55555619ae40@(G/w32)
    1:2:1: XOR 0x5555561a6f80 <e737> {c12bi} @dt=0x55555619ae40@(G/w32)
    1:2:1:1: REPLICATE 0x5555561a6920 <e732> {c12ba} @dt=0x55555619ae40@(G/w32)
    1:2:1:1:1: VARREF 0x5555561a1940 <e722> {c12bc} @dt=0x5555561a8a20@(G/w1)  Cin [RV] <- VAR 0x5555561a4b50 <e718> {c7ak} @dt=0x5555561a8a20@(G/w1)  Cin [VSTATIC]  WIRE
    1:2:1:1:2: CONST 0x5555561b19b0 <e731> {c12ay} @dt=0x5555561b1af0@(G/sw32)  32'sh20
    1:2:1:2: ADD 0x5555561a6ec0 <e736> {c12bl} @dt=0x55555619ae40@(G/w32)
    1:2:1:2:1: VARREF 0x5555561a1a60 <e733> {c12bj} @dt=0x55555619ae40@(G/w32)  b [RV] <- VAR 0x5555561a2d50 <e716> {c4as} @dt=0x55555619ae40@(G/w32)  b INPUT [VSTATIC]  PORT
    1:2:1:2:2: EXTEND 0x5555561ac3a0 <e735> {c12bn} @dt=0x55555619ae40@(G/w32)
    1:2:1:2:2:1: VARREF 0x5555561a1b80 <e734> {c12bn} @dt=0x5555561a8a20@(G/w1)  Cin [RV] <- VAR 0x5555561a4b50 <e718> {c7ak} @dt=0x5555561a8a20@(G/w1)  Cin [VSTATIC]  WIRE
    1:2:2: VARREF 0x5555561a1cf0 <e738> {c12am} @dt=0x55555619ae40@(G/w32)  t_no_Cin [LV] => VAR 0x5555561a5aa0 <e719> {c8ar} @dt=0x55555619ae40@(G/w32)  t_no_Cin [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5555561b5930 <e899> {c13bb} @dt=0x5555561a8a20@(G/w1)
    1:2:1: SEL 0x5555561b4d50 <e891> {c13as} @dt=0x5555561a8a20@(G/w1)
    1:2:1:1: ADD 0x5555561a7970 <e861> {c13bf} @dt=0x5555561ac5f0@(G/w33)
    1:2:1:1:1: EXTEND 0x5555561ac890 <e520> {c13bd} @dt=0x5555561ac5f0@(G/w33)
    1:2:1:1:1:1: VARREF 0x5555561a1e10 <e518> {c13bd} @dt=0x55555619ae40@(G/w32)  a [RV] <- VAR 0x55555619b260 <e414> {c3as} @dt=0x55555619ae40@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2:1:1:2: EXTEND 0x5555561ac950 <e526> {c13bh} @dt=0x5555561ac5f0@(G/w33)
    1:2:1:1:2:1: VARREF 0x5555561a1f30 <e740> {c13bh} @dt=0x55555619ae40@(G/w32)  t_no_Cin [RV] <- VAR 0x5555561a5aa0 <e719> {c8ar} @dt=0x55555619ae40@(G/w32)  t_no_Cin [VSTATIC]  WIRE
    1:2:1:2: CONST 0x5555561b5040 <e862> {c13as} @dt=0x55555619ae40@(G/w32)  32'h20
    1:2:1:3: CONST 0x5555561b4e20 <e863> {c13as} @dt=0x55555619ae40@(G/w32)  32'h1
    1:2:2: VARREF 0x5555561a2050 <e892> {c13an} @dt=0x5555561a8a20@(G/w1)  carry [LV] => VAR 0x5555561a30a0 <e430> {c5am} @dt=0x5555561a8a20@(G/w1)  carry OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x5555561b59f0 <e898> {c13bb} @dt=0x55555619ae40@(G/w32)
    1:2:1: ADD 0x5555561b48d0 <e954> {c13bf} @dt=0x55555619ae40@(G/w32)
    1:2:1:1: VARREF 0x5555561b4a50 <e961> {c13bd} @dt=0x55555619ae40@(G/w32)  a [RV] <- VAR 0x55555619b260 <e414> {c3as} @dt=0x55555619ae40@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x5555561b4c30 <e969> {c13bh} @dt=0x55555619ae40@(G/w32)  t_no_Cin [RV] <- VAR 0x5555561a5aa0 <e719> {c8ar} @dt=0x55555619ae40@(G/w32)  t_no_Cin [VSTATIC]  WIRE
    1:2:2: VARREF 0x5555561a2170 <e896> {c13at} @dt=0x55555619ae40@(G/w32)  result [LV] => VAR 0x5555561a46a0 <e717> {c6at} @dt=0x55555619ae40@(G/w32)  result OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x5555561a99e0 <e528> {c14av} @dt=0x5555561a8a20@(G/w1)
    1:2:1: AND 0x5555561b6690 <e982> {c14bv} @dt=0x5555561a8a20@(G/w1)
    1:2:1:1: EQ 0x5555561a8960 <e978> {c14be} @dt=0x5555561a8a20@(G/w1)
    1:2:1:1:1: SEL 0x5555561a14f0 <e752> {c14az} @dt=0x5555561a8a20@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x5555561a2290 <e539> {c14ay} @dt=0x55555619ae40@(G/w32)  a [RV] <- VAR 0x55555619b260 <e414> {c3as} @dt=0x55555619ae40@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555561acdf0 <e562> {c14ba} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x5555561b1bd0 <e751> {c14az} @dt=0x55555619ae40@(G/w32)  32'h1
    1:2:1:1:2: SEL 0x5555561ad310 <e764> {c14bp} @dt=0x5555561a8a20@(G/w1) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x5555561a23b0 <e753> {c14bh} @dt=0x55555619ae40@(G/w32)  t_no_Cin [RV] <- VAR 0x5555561a5aa0 <e719> {c8ar} @dt=0x55555619ae40@(G/w32)  t_no_Cin [VSTATIC]  WIRE
    1:2:1:1:2:2: CONST 0x5555561ad5a0 <e604> {c14bq} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:1:2:3: CONST 0x5555561b1df0 <e763> {c14bp} @dt=0x55555619ae40@(G/w32)  32'h1
    1:2:1:2: NEQ 0x5555561a9810 <e979> {c14cl} @dt=0x5555561a8a20@(G/w1)
    1:2:1:2:1: SEL 0x5555561b08d0 <e776> {c14cg} @dt=0x5555561a8a20@(G/w1) decl[31:0]]
    1:2:1:2:1:1: VARREF 0x5555561a24d0 <e765> {c14bz} @dt=0x55555619ae40@(G/w32)  result [RV] <- VAR 0x5555561a46a0 <e717> {c6at} @dt=0x55555619ae40@(G/w32)  result OUTPUT [VSTATIC]  PORT
    1:2:1:2:1:2: CONST 0x5555561b0b60 <e654> {c14ch} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:2:1:3: CONST 0x5555561b2010 <e775> {c14cg} @dt=0x55555619ae40@(G/w32)  32'h1
    1:2:1:2:2: SEL 0x5555561b1080 <e787> {c14cp} @dt=0x5555561a8a20@(G/w1) decl[31:0]]
    1:2:1:2:2:1: VARREF 0x5555561a25f0 <e670> {c14co} @dt=0x55555619ae40@(G/w32)  a [RV] <- VAR 0x55555619b260 <e414> {c3as} @dt=0x55555619ae40@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2:1:2:2:2: CONST 0x5555561b1310 <e696> {c14cq} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:2:2:3: CONST 0x5555561b2230 <e786> {c14cp} @dt=0x55555619ae40@(G/w32)  32'h1
    1:2:2: VARREF 0x5555561a2710 <e527> {c14am} @dt=0x5555561a8a20@(G/w1)  overflow [LV] => VAR 0x5555561a36a0 <e446> {c5az} @dt=0x5555561a8a20@(G/w1)  overflow OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x5555561aa110 <e706> {c15ar} @dt=0x5555561a8a20@(G/w1)
    1:2:1: NOT 0x5555561aa050 <e271> {c15at} @dt=0x5555561a8a20@(G/w1)
    1:2:1:1: REDOR 0x5555561a9f40 <e269> {c15av} @dt=0x5555561a8a20@(G/w1)
    1:2:1:1:1: VARREF 0x5555561a2830 <e788> {c15ax} @dt=0x55555619ae40@(G/w32)  result [RV] <- VAR 0x5555561a46a0 <e717> {c6at} @dt=0x55555619ae40@(G/w32)  result OUTPUT [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561aa620 <e705> {c15am} @dt=0x5555561a8a20@(G/w1)  zero [LV] => VAR 0x5555561a33a0 <e438> {c5at} @dt=0x5555561a8a20@(G/w1)  zero OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x5555561b91f0 <e996#> {c13as} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561a8a20 <e228> {c14be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561b91f0 <e996#> {c13as} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561b80f0 <e1020#> {c14az} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5555561acd10 <e554> {c14az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55555619ae40 <e413> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561b1af0 <e726> {c12ay} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561ac5f0 <e500> {c13as} @dt=this@(G/w33)  logic [GENERIC] kwd=logic range=[32:0]
    3:1: BASICDTYPE 0x55555619a600 <e27> {c3am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55555619a9a0 <e32> {c3ap} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a65a0 <e165> {c12ay} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a69e0 <e173> {c12ba} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561a8a20 <e228> {c14be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619a170 <e400> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555619ae40 <e413> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55555619be40 <e421> {c4al} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a2fc0 <e424> {c5am} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a32c0 <e432> {c5at} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a35c0 <e440> {c5az} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a4280 <e453> {c6am} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a4a70 <e456> {c7ak} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561a5680 <e464> {c8ak} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561abf80 <e474> {c12ba} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561ac5f0 <e500> {c13as} @dt=this@(G/w33)  logic [GENERIC] kwd=logic range=[32:0]
    3:1: BASICDTYPE 0x5555561acb50 <e536> {c14az} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561acc30 <e544> {c14az} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561acd10 <e554> {c14az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555561acf30 <e558> {c14ba} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555561b1af0 <e726> {c12ay} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561b91f0 <e996#> {c13as} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5555561b80f0 <e1020#> {c14az} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
