#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002908531a940 .scope module, "b_bit_tb" "b_bit_tb" 2 4;
 .timescale -9 -9;
P_0000029085315d50 .param/l "B" 0 2 5, +C4<00000000000000000000000000000100>;
v0000029085380d50_0 .var "a", 3 0;
v00000290853808f0_0 .var "b", 3 0;
v0000029085381430_0 .var "cin", 0 0;
v0000029085380e90_0 .net "cout_reg", 0 0, v0000029085380030_0;  1 drivers
v000002908537ff90_0 .net "p0_reg", 0 0, v000002908537fdb0_0;  1 drivers
v0000029085381070_0 .net "s_reg", 3 0, v00000290853819d0_0;  1 drivers
S_000002908531aad0 .scope module, "uut" "b_bit_adder" 2 10, 3 5 0, S_000002908531a940;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s_reg";
    .port_info 4 /OUTPUT 1 "p0_reg";
    .port_info 5 /OUTPUT 1 "cout_reg";
P_0000029085316450 .param/l "B" 0 3 7, +C4<00000000000000000000000000000100>;
L_0000029085324bf0 .functor BUFZ 1, v0000029085381430_0, C4<0>, C4<0>, C4<0>;
L_0000029085325830 .functor XOR 1, L_0000029085387cb0, L_0000029085388430, C4<0>, C4<0>;
v0000029085380cb0_0 .net *"_ivl_0", 0 0, L_00000290853254b0;  1 drivers
v0000029085380c10_0 .net *"_ivl_11", 0 0, L_0000029085324d40;  1 drivers
v00000290853816b0_0 .net *"_ivl_13", 0 0, L_0000029085325280;  1 drivers
v0000029085381890_0 .net *"_ivl_17", 0 0, L_0000029085324db0;  1 drivers
v0000029085381570_0 .net *"_ivl_28", 0 0, L_0000029085324c60;  1 drivers
v0000029085381250_0 .net *"_ivl_30", 0 0, L_0000029085325440;  1 drivers
v0000029085380df0_0 .net *"_ivl_34", 0 0, L_0000029085324e20;  1 drivers
v0000029085380850_0 .net *"_ivl_45", 0 0, L_0000029085325670;  1 drivers
v0000029085380ad0_0 .net *"_ivl_47", 0 0, L_0000029085325360;  1 drivers
v00000290853812f0_0 .net *"_ivl_51", 0 0, L_0000029085324e90;  1 drivers
v0000029085380f30_0 .net *"_ivl_55", 0 0, L_00000290853253d0;  1 drivers
v0000029085380530_0 .net *"_ivl_67", 0 0, L_0000029085325750;  1 drivers
v0000029085381750_0 .net *"_ivl_69", 0 0, L_0000029085324f00;  1 drivers
v0000029085380fd0_0 .net *"_ivl_74", 0 0, L_00000290853257c0;  1 drivers
v000002908537fe50_0 .net *"_ivl_82", 0 0, L_0000029085324bf0;  1 drivers
v0000029085380990_0 .net *"_ivl_86", 0 0, L_0000029085325830;  1 drivers
v0000029085380a30_0 .net *"_ivl_89", 0 0, L_0000029085387cb0;  1 drivers
v00000290853817f0_0 .net *"_ivl_91", 0 0, L_0000029085388430;  1 drivers
o0000029085326fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000029085380170_0 name=_ivl_96
v0000029085381930_0 .net "a", 3 0, v0000029085380d50_0;  1 drivers
v000002908537fbd0_0 .var "a_reg", 3 0;
v000002908537fd10_0 .net "andxor", 3 0, L_0000029085387350;  1 drivers
v00000290853802b0_0 .net "b", 3 0, v00000290853808f0_0;  1 drivers
v000002908537fb30_0 .var "b_reg", 3 0;
v0000029085380b70_0 .net "cin", 0 0, v0000029085381430_0;  1 drivers
v0000029085381390_0 .var "cin_reg", 0 0;
v0000029085380030_0 .var "cout_reg", 0 0;
v000002908537fc70_0 .net "ctemp", 4 0, L_0000029085387c10;  1 drivers
L_00000290853d0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029085380490_0 .net "p0", 0 0, L_00000290853d0088;  1 drivers
v000002908537fdb0_0 .var "p0_reg", 0 0;
v000002908537fef0_0 .net "s", 3 0, L_0000029085387d50;  1 drivers
v00000290853819d0_0 .var "s_reg", 3 0;
v00000290853811b0_0 .net "xorarr", 3 0, L_0000029085387f30;  1 drivers
E_0000029085316710/0 .event anyedge, v0000029085381930_0, v00000290853802b0_0, v0000029085380b70_0, v000002908537fef0_0;
E_0000029085316710/1 .event anyedge, v000002908537fc70_0, v000002908537fd10_0;
E_0000029085316710 .event/or E_0000029085316710/0, E_0000029085316710/1;
L_00000290853800d0 .part v0000029085380d50_0, 0, 1;
L_0000029085380350 .part v00000290853808f0_0, 0, 1;
L_0000029085380210 .part L_0000029085387c10, 0, 1;
L_00000290853805d0 .part v0000029085380d50_0, 0, 1;
L_0000029085381110 .part v00000290853808f0_0, 0, 1;
L_0000029085380710 .part v0000029085380d50_0, 0, 1;
L_00000290853803f0 .part L_0000029085387c10, 0, 1;
L_0000029085380670 .part L_0000029085387c10, 0, 1;
L_00000290853807b0 .part v00000290853808f0_0, 0, 1;
L_00000290853814d0 .part v0000029085380d50_0, 0, 1;
L_0000029085381610 .part v00000290853808f0_0, 0, 1;
L_0000029085387530 .part v0000029085380d50_0, 1, 1;
L_0000029085388110 .part v00000290853808f0_0, 1, 1;
L_00000290853869f0 .part L_0000029085387c10, 1, 1;
L_0000029085387e90 .part v0000029085380d50_0, 1, 1;
L_0000029085386770 .part v00000290853808f0_0, 1, 1;
L_0000029085386630 .part v0000029085380d50_0, 1, 1;
L_00000290853866d0 .part L_0000029085387c10, 1, 1;
L_0000029085387a30 .part L_0000029085387c10, 1, 1;
L_0000029085386f90 .part v00000290853808f0_0, 1, 1;
L_00000290853875d0 .part v0000029085380d50_0, 1, 1;
L_00000290853878f0 .part v00000290853808f0_0, 1, 1;
L_0000029085387670 .part v0000029085380d50_0, 2, 1;
L_0000029085387ad0 .part v00000290853808f0_0, 2, 1;
L_0000029085387030 .part L_0000029085387c10, 2, 1;
L_00000290853868b0 .part v0000029085380d50_0, 2, 1;
L_0000029085387fd0 .part v00000290853808f0_0, 2, 1;
L_00000290853881b0 .part v0000029085380d50_0, 2, 1;
L_00000290853872b0 .part L_0000029085387c10, 2, 1;
L_0000029085386bd0 .part L_0000029085387c10, 2, 1;
L_0000029085386810 .part v00000290853808f0_0, 2, 1;
L_0000029085386590 .part v0000029085380d50_0, 2, 1;
L_0000029085386b30 .part v00000290853808f0_0, 2, 1;
L_0000029085387850 .part L_0000029085387350, 1, 1;
L_0000029085388070 .part L_0000029085387f30, 2, 1;
L_0000029085387d50 .concat8 [ 1 1 1 1], L_00000290853254b0, L_0000029085324db0, L_0000029085324e20, L_00000290853253d0;
L_0000029085387df0 .part v0000029085380d50_0, 3, 1;
L_0000029085388250 .part v00000290853808f0_0, 3, 1;
L_00000290853882f0 .part L_0000029085387c10, 3, 1;
L_0000029085387b70 .part v0000029085380d50_0, 3, 1;
L_0000029085388390 .part v00000290853808f0_0, 3, 1;
L_0000029085386d10 .part v0000029085380d50_0, 3, 1;
L_0000029085386a90 .part L_0000029085387c10, 3, 1;
L_00000290853870d0 .part L_0000029085387c10, 3, 1;
L_0000029085387710 .part v00000290853808f0_0, 3, 1;
L_0000029085387f30 .concat8 [ 1 1 1 1], L_0000029085325280, L_0000029085325440, L_0000029085325360, L_0000029085324f00;
L_00000290853877b0 .part v0000029085380d50_0, 3, 1;
L_0000029085386c70 .part v00000290853808f0_0, 3, 1;
L_0000029085387990 .part L_0000029085387350, 2, 1;
L_0000029085386950 .part L_0000029085387f30, 3, 1;
LS_0000029085387c10_0_0 .concat8 [ 1 1 1 1], L_0000029085324bf0, L_0000029085324d40, L_0000029085324c60, L_0000029085325670;
LS_0000029085387c10_0_4 .concat8 [ 1 0 0 0], L_0000029085325750;
L_0000029085387c10 .concat8 [ 4 1 0 0], LS_0000029085387c10_0_0, LS_0000029085387c10_0_4;
L_0000029085387cb0 .part v0000029085380d50_0, 0, 1;
L_0000029085388430 .part v00000290853808f0_0, 0, 1;
L_0000029085387350 .concat [ 1 1 1 1], L_0000029085325830, o0000029085326fb8, L_0000029085324e90, L_00000290853257c0;
S_00000290852e2740 .scope generate, "tempfor[0]" "tempfor[0]" 3 23, 3 23 0, S_000002908531aad0;
 .timescale -9 -9;
P_0000029085315dd0 .param/l "i" 0 3 23, +C4<00>;
L_00000290853254b0 .functor XOR 1, L_00000290853800d0, L_0000029085380350, L_0000029085380210, C4<0>;
L_0000029085324cd0 .functor AND 1, L_00000290853805d0, L_0000029085381110, C4<1>, C4<1>;
L_0000029085325050 .functor AND 1, L_0000029085380710, L_00000290853803f0, C4<1>, C4<1>;
L_0000029085324a30 .functor AND 1, L_0000029085380670, L_00000290853807b0, C4<1>, C4<1>;
L_0000029085324d40 .functor OR 1, L_0000029085324cd0, L_0000029085325050, L_0000029085324a30, C4<0>;
L_0000029085325280 .functor XOR 1, L_00000290853814d0, L_0000029085381610, C4<0>, C4<0>;
v0000029085311af0_0 .net *"_ivl_1", 0 0, L_00000290853800d0;  1 drivers
v0000029085310dd0_0 .net *"_ivl_11", 0 0, L_0000029085380670;  1 drivers
v0000029085312770_0 .net *"_ivl_12", 0 0, L_00000290853807b0;  1 drivers
v00000290853110f0_0 .net *"_ivl_15", 0 0, L_00000290853814d0;  1 drivers
v0000029085311b90_0 .net *"_ivl_16", 0 0, L_0000029085381610;  1 drivers
v0000029085311190_0 .net *"_ivl_2", 0 0, L_0000029085380350;  1 drivers
v000002908530ccc0_0 .net *"_ivl_3", 0 0, L_0000029085380210;  1 drivers
v000002908530c220_0 .net *"_ivl_5", 0 0, L_00000290853805d0;  1 drivers
v000002908530c540_0 .net *"_ivl_6", 0 0, L_0000029085381110;  1 drivers
v000002908530c5e0_0 .net *"_ivl_8", 0 0, L_0000029085380710;  1 drivers
v000002908537dee0_0 .net *"_ivl_9", 0 0, L_00000290853803f0;  1 drivers
v000002908537ea20_0 .net "temp1", 0 0, L_0000029085324cd0;  1 drivers
v000002908537e340_0 .net "temp2", 0 0, L_0000029085325050;  1 drivers
v000002908537eb60_0 .net "temp3", 0 0, L_0000029085324a30;  1 drivers
S_00000290852e28d0 .scope generate, "tempfor[1]" "tempfor[1]" 3 23, 3 23 0, S_000002908531aad0;
 .timescale -9 -9;
P_0000029085315e10 .param/l "i" 0 3 23, +C4<01>;
L_0000029085324db0 .functor XOR 1, L_0000029085387530, L_0000029085388110, L_00000290853869f0, C4<0>;
L_00000290853249c0 .functor AND 1, L_0000029085387e90, L_0000029085386770, C4<1>, C4<1>;
L_0000029085324f70 .functor AND 1, L_0000029085386630, L_00000290853866d0, C4<1>, C4<1>;
L_0000029085325590 .functor AND 1, L_0000029085387a30, L_0000029085386f90, C4<1>, C4<1>;
L_0000029085324c60 .functor OR 1, L_00000290853249c0, L_0000029085324f70, L_0000029085325590, C4<0>;
L_0000029085325440 .functor XOR 1, L_00000290853875d0, L_00000290853878f0, C4<0>, C4<0>;
v000002908537dc60_0 .net *"_ivl_1", 0 0, L_0000029085387530;  1 drivers
v000002908537e160_0 .net *"_ivl_11", 0 0, L_0000029085387a30;  1 drivers
v000002908537d6c0_0 .net *"_ivl_12", 0 0, L_0000029085386f90;  1 drivers
v000002908537d440_0 .net *"_ivl_15", 0 0, L_00000290853875d0;  1 drivers
v000002908537d260_0 .net *"_ivl_16", 0 0, L_00000290853878f0;  1 drivers
v000002908537efc0_0 .net *"_ivl_2", 0 0, L_0000029085388110;  1 drivers
v000002908537d9e0_0 .net *"_ivl_3", 0 0, L_00000290853869f0;  1 drivers
v000002908537dd00_0 .net *"_ivl_5", 0 0, L_0000029085387e90;  1 drivers
v000002908537d620_0 .net *"_ivl_6", 0 0, L_0000029085386770;  1 drivers
v000002908537d940_0 .net *"_ivl_8", 0 0, L_0000029085386630;  1 drivers
v000002908537eac0_0 .net *"_ivl_9", 0 0, L_00000290853866d0;  1 drivers
v000002908537e7a0_0 .net "temp1", 0 0, L_00000290853249c0;  1 drivers
v000002908537eca0_0 .net "temp2", 0 0, L_0000029085324f70;  1 drivers
v000002908537e200_0 .net "temp3", 0 0, L_0000029085325590;  1 drivers
S_00000290852e2a60 .scope generate, "tempfor[2]" "tempfor[2]" 3 23, 3 23 0, S_000002908531aad0;
 .timescale -9 -9;
P_0000029085316a10 .param/l "i" 0 3 23, +C4<010>;
L_0000029085324e20 .functor XOR 1, L_0000029085387670, L_0000029085387ad0, L_0000029085387030, C4<0>;
L_0000029085325520 .functor AND 1, L_00000290853868b0, L_0000029085387fd0, C4<1>, C4<1>;
L_00000290853251a0 .functor AND 1, L_00000290853881b0, L_00000290853872b0, C4<1>, C4<1>;
L_00000290853252f0 .functor AND 1, L_0000029085386bd0, L_0000029085386810, C4<1>, C4<1>;
L_0000029085325670 .functor OR 1, L_0000029085325520, L_00000290853251a0, L_00000290853252f0, C4<0>;
L_0000029085325360 .functor XOR 1, L_0000029085386590, L_0000029085386b30, C4<0>, C4<0>;
v000002908537ee80_0 .net *"_ivl_1", 0 0, L_0000029085387670;  1 drivers
v000002908537ed40_0 .net *"_ivl_11", 0 0, L_0000029085386bd0;  1 drivers
v000002908537e2a0_0 .net *"_ivl_12", 0 0, L_0000029085386810;  1 drivers
v000002908537e480_0 .net *"_ivl_15", 0 0, L_0000029085386590;  1 drivers
v000002908537ef20_0 .net *"_ivl_16", 0 0, L_0000029085386b30;  1 drivers
v000002908537d760_0 .net *"_ivl_2", 0 0, L_0000029085387ad0;  1 drivers
v000002908537da80_0 .net *"_ivl_3", 0 0, L_0000029085387030;  1 drivers
v000002908537e660_0 .net *"_ivl_5", 0 0, L_00000290853868b0;  1 drivers
v000002908537ec00_0 .net *"_ivl_6", 0 0, L_0000029085387fd0;  1 drivers
v000002908537e020_0 .net *"_ivl_8", 0 0, L_00000290853881b0;  1 drivers
v000002908537f100_0 .net *"_ivl_9", 0 0, L_00000290853872b0;  1 drivers
v000002908537e700_0 .net "temp1", 0 0, L_0000029085325520;  1 drivers
v000002908537d300_0 .net "temp2", 0 0, L_00000290853251a0;  1 drivers
v000002908537e520_0 .net "temp3", 0 0, L_00000290853252f0;  1 drivers
S_000002908537f220 .scope generate, "genblk1" "genblk1" 3 32, 3 32 0, S_00000290852e2a60;
 .timescale -9 -9;
L_0000029085324e90 .functor AND 1, L_0000029085387850, L_0000029085388070, C4<1>, C4<1>;
v000002908537e3e0_0 .net *"_ivl_1", 0 0, L_0000029085387850;  1 drivers
v000002908537f060_0 .net *"_ivl_2", 0 0, L_0000029085388070;  1 drivers
S_000002908537f7c0 .scope generate, "tempfor[3]" "tempfor[3]" 3 23, 3 23 0, S_000002908531aad0;
 .timescale -9 -9;
P_0000029085315f10 .param/l "i" 0 3 23, +C4<011>;
L_00000290853253d0 .functor XOR 1, L_0000029085387df0, L_0000029085388250, L_00000290853882f0, C4<0>;
L_0000029085325600 .functor AND 1, L_0000029085387b70, L_0000029085388390, C4<1>, C4<1>;
L_0000029085324aa0 .functor AND 1, L_0000029085386d10, L_0000029085386a90, C4<1>, C4<1>;
L_0000029085324b80 .functor AND 1, L_00000290853870d0, L_0000029085387710, C4<1>, C4<1>;
L_0000029085325750 .functor OR 1, L_0000029085325600, L_0000029085324aa0, L_0000029085324b80, C4<0>;
L_0000029085324f00 .functor XOR 1, L_00000290853877b0, L_0000029085386c70, C4<0>, C4<0>;
v000002908537ede0_0 .net *"_ivl_1", 0 0, L_0000029085387df0;  1 drivers
v000002908537d4e0_0 .net *"_ivl_11", 0 0, L_00000290853870d0;  1 drivers
v000002908537e5c0_0 .net *"_ivl_12", 0 0, L_0000029085387710;  1 drivers
v000002908537d800_0 .net *"_ivl_15", 0 0, L_00000290853877b0;  1 drivers
v000002908537d8a0_0 .net *"_ivl_16", 0 0, L_0000029085386c70;  1 drivers
v000002908537df80_0 .net *"_ivl_2", 0 0, L_0000029085388250;  1 drivers
v000002908537db20_0 .net *"_ivl_3", 0 0, L_00000290853882f0;  1 drivers
v000002908537dbc0_0 .net *"_ivl_5", 0 0, L_0000029085387b70;  1 drivers
v000002908537dda0_0 .net *"_ivl_6", 0 0, L_0000029085388390;  1 drivers
v000002908537e8e0_0 .net *"_ivl_8", 0 0, L_0000029085386d10;  1 drivers
v000002908537de40_0 .net *"_ivl_9", 0 0, L_0000029085386a90;  1 drivers
v000002908537e0c0_0 .net "temp1", 0 0, L_0000029085325600;  1 drivers
v000002908537e840_0 .net "temp2", 0 0, L_0000029085324aa0;  1 drivers
v000002908537e980_0 .net "temp3", 0 0, L_0000029085324b80;  1 drivers
S_000002908537f950 .scope generate, "genblk1" "genblk1" 3 32, 3 32 0, S_000002908537f7c0;
 .timescale -9 -9;
L_00000290853257c0 .functor AND 1, L_0000029085387990, L_0000029085386950, C4<1>, C4<1>;
v000002908537d3a0_0 .net *"_ivl_1", 0 0, L_0000029085387990;  1 drivers
v000002908537d580_0 .net *"_ivl_2", 0 0, L_0000029085386950;  1 drivers
    .scope S_000002908531aad0;
T_0 ;
    %wait E_0000029085316710;
    %load/vec4 v0000029085381930_0;
    %assign/vec4 v000002908537fbd0_0, 0;
    %load/vec4 v00000290853802b0_0;
    %assign/vec4 v000002908537fb30_0, 0;
    %load/vec4 v0000029085380b70_0;
    %assign/vec4 v0000029085381390_0, 0;
    %load/vec4 v000002908537fef0_0;
    %assign/vec4 v00000290853819d0_0, 0;
    %load/vec4 v000002908537fc70_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000029085380030_0, 0;
    %load/vec4 v000002908537fd10_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000002908537fdb0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002908531a940;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "b_bit_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002908531a940 {0 0 0};
    %vpi_call 2 16 "$monitor", v0000029085380d50_0, " ", v00000290853808f0_0, " ", v0000029085381430_0, " ", v0000029085381070_0, " ", v000002908537ff90_0, " ", v0000029085380e90_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000029085380d50_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000290853808f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029085381430_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000029085380d50_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000290853808f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029085381430_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 19 "$display", "test completed" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "b_bit_tb.v";
    "./b_bit_adder.v";
