library ieee;
use ieee.std_logic_1164.all;

entity suamdor_condicional is
	port(
		A_i_v : in std_logic_vector(3 downto 0);
		X_o_v : out std_logic_vector(3 downto 0);
		Carry_o: out std_logic
	);
end suamdor_condicional;

architecture Behavioral of suamdor_condicional is

	component sumador_4_bits is
		port (
			A_i_v, B_i_v : in std_logic_vector(3 downto 0);
			Carry_i  	 : in std_logic;
			Carry_o   	 : out std_logic;
			S_o_v 		 : out std_logic_vector(3 downto 0)
		);
	end component

begin

	sum: sumador_4_bits port map(
		A_i_v => A_i_v,
		B_i_v => "0011",
		Carry_i => '0',
		Carry_o => Carry_o
	);

end Behavioral;

