sv xilinx_vip --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/8b3d" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/8b3d" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../AXi Master.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xil_defaultlib "glbl.v"

nosort
