/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [12:0] celloutsig_0_27z;
  wire [12:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [21:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [4:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(in_data[116] & celloutsig_1_3z);
  assign celloutsig_1_16z = ~(celloutsig_1_4z & celloutsig_1_13z[2]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_7z[2] | celloutsig_1_4z) & (celloutsig_1_2z | celloutsig_1_4z));
  assign celloutsig_0_5z = in_data[47] | celloutsig_0_3z[1];
  assign celloutsig_1_9z = celloutsig_1_1z[0] ^ celloutsig_1_1z[2];
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_1_1z[5:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_3z = { in_data[58:52], celloutsig_0_1z } / { 1'h1, in_data[31:26], celloutsig_0_0z };
  assign celloutsig_1_12z = { _00_[8:2], celloutsig_1_3z } / { 1'h1, _00_[5:4], celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[69:56] >= in_data[61:48];
  assign celloutsig_0_58z = { celloutsig_0_27z[7], celloutsig_0_9z } >= celloutsig_0_6z[7:1];
  assign celloutsig_1_2z = in_data[188:184] < celloutsig_1_1z[6:2];
  assign celloutsig_0_6z = { in_data[83:77], celloutsig_0_0z } * { in_data[57:54], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[165:159] * in_data[163:157];
  assign celloutsig_0_9z = { celloutsig_0_8z[5:1], celloutsig_0_5z } * celloutsig_0_8z[5:0];
  assign celloutsig_0_20z = in_data[69:61] * { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_14z };
  assign { out_data[139:131], out_data[129], out_data[130] } = celloutsig_1_5z[3] ? { celloutsig_1_17z[8:0], celloutsig_1_10z, celloutsig_1_4z } : { celloutsig_1_11z[9:1], celloutsig_1_16z, celloutsig_1_10z };
  assign celloutsig_1_3z = celloutsig_1_0z[3:1] != { celloutsig_1_0z[4:3], celloutsig_1_2z };
  assign celloutsig_1_7z = - { celloutsig_1_1z[2:0], celloutsig_1_2z };
  assign celloutsig_1_17z = - { celloutsig_1_13z[18:6], celloutsig_1_10z };
  assign celloutsig_1_0z = ~ in_data[125:121];
  assign celloutsig_0_27z = ~ { celloutsig_0_14z[3:1], celloutsig_0_10z, celloutsig_0_24z };
  assign celloutsig_0_14z = celloutsig_0_3z[7:4] | celloutsig_0_8z[4:1];
  assign celloutsig_0_4z = | celloutsig_0_2z[12:6];
  assign celloutsig_0_7z = { 1'h1, celloutsig_0_3z } << { in_data[76:71], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_13z = { in_data[176], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z } << { celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_19z = out_data[138:136] << { out_data[130:129], out_data[130] };
  assign celloutsig_0_24z = { celloutsig_0_23z[0], celloutsig_0_23z, celloutsig_0_11z } << celloutsig_0_20z;
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[169:160], celloutsig_1_9z };
  assign celloutsig_0_23z = celloutsig_0_20z[6:4] >> celloutsig_0_6z[6:4];
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< celloutsig_0_7z[8:2];
  assign celloutsig_0_11z = { celloutsig_0_2z[10:7], celloutsig_0_0z } <<< in_data[93:89];
  always_latch
    if (clkin_data[64]) celloutsig_0_57z = 4'h0;
    else if (out_data[130]) celloutsig_0_57z = celloutsig_0_27z[6:3];
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 5'h00;
    else if (!clkin_data[128]) celloutsig_1_5z = celloutsig_1_0z;
  assign celloutsig_0_10z = ~((celloutsig_0_2z[3] & celloutsig_0_3z[3]) | (celloutsig_0_6z[7] & celloutsig_0_5z));
  assign celloutsig_0_2z[12:2] = { in_data[75:66], celloutsig_0_0z } ~^ in_data[64:54];
  assign celloutsig_0_2z[1:0] = 2'h3;
  assign { out_data[128], out_data[98:96], out_data[35:32], out_data[0] } = { out_data[130], celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
