
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[1/8] powerpc/8xx: Remove CPU6 ERRATA Workaround - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [1/8] powerpc/8xx: Remove CPU6 ERRATA Workaround</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=11492">LEROY Christophe</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Jan. 12, 2018, 12:45 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;bb30d80cc985d7307fa1286c9e6824230698919b.1515759812.git.christophe.leroy@c-s.fr&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10160689/mbox/"
   >mbox</a>
|
   <a href="/patch/10160689/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10160689/">/patch/10160689/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	5E72E605BD for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 12 Jan 2018 12:45:36 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 4F80028866
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 12 Jan 2018 12:45:36 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 445092888F; Fri, 12 Jan 2018 12:45:36 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 281C228866
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 12 Jan 2018 12:45:34 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S933493AbeALMpW (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Fri, 12 Jan 2018 07:45:22 -0500
Received: from pegase1.c-s.fr ([93.17.236.30]:65100 &quot;EHLO pegase1.c-s.fr&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S933149AbeALMpV (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Fri, 12 Jan 2018 07:45:21 -0500
Received: from localhost (mailhub1-int [192.168.12.234])
	by localhost (Postfix) with ESMTP id 3zJ2X01fTfz9ttg9;
	Fri, 12 Jan 2018 13:45:04 +0100 (CET)
X-Virus-Scanned: Debian amavisd-new at c-s.fr
Received: from pegase1.c-s.fr ([192.168.12.234])
	by localhost (pegase1.c-s.fr [192.168.12.234]) (amavisd-new,
	port 10024)
	with ESMTP id Hy1QR_lzwAGb; Fri, 12 Jan 2018 13:45:04 +0100 (CET)
Received: from messagerie.si.c-s.fr (messagerie.si.c-s.fr [192.168.25.192])
	by pegase1.c-s.fr (Postfix) with ESMTP id 3zJ2X014zTz9ttfp;
	Fri, 12 Jan 2018 13:45:04 +0100 (CET)
Received: from localhost (localhost [127.0.0.1])
	by messagerie.si.c-s.fr (Postfix) with ESMTP id 9E7868BE58;
	Fri, 12 Jan 2018 13:45:19 +0100 (CET)
X-Virus-Scanned: amavisd-new at c-s.fr
Received: from messagerie.si.c-s.fr ([127.0.0.1])
	by localhost (messagerie.si.c-s.fr [127.0.0.1]) (amavisd-new,
	port 10023)
	with ESMTP id xkG5SaMSWbQ3; Fri, 12 Jan 2018 13:45:19 +0100 (CET)
Received: from PO15451.localdomain (po15451.idsi0.si.c-s.fr [172.25.231.40])
	by messagerie.si.c-s.fr (Postfix) with ESMTP id 764618BE4E;
	Fri, 12 Jan 2018 13:45:19 +0100 (CET)
Received: by localhost.localdomain (Postfix, from userid 0)
	id 4B9846EE7C; Fri, 12 Jan 2018 13:45:19 +0100 (CET)
Message-Id: &lt;bb30d80cc985d7307fa1286c9e6824230698919b.1515759812.git.christophe.leroy@c-s.fr&gt;
From: Christophe Leroy &lt;christophe.leroy@c-s.fr&gt;
Subject: [PATCH 1/8] powerpc/8xx: Remove CPU6 ERRATA Workaround
To: Benjamin Herrenschmidt &lt;benh@kernel.crashing.org&gt;,
	Paul Mackerras &lt;paulus@samba.org&gt;, Michael Ellerman &lt;mpe@ellerman.id.au&gt;,
	Scott Wood &lt;oss@buserror.net&gt;
Cc: linux-kernel@vger.kernel.org, linuxppc-dev@lists.ozlabs.org
Date: Fri, 12 Jan 2018 13:45:19 +0100 (CET)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=11492">LEROY Christophe</a> - Jan. 12, 2018, 12:45 p.m.</div>
<pre class="content">
CPU6 ERRATA affects only MPC860 revisions prior to C.0. Manufacturing
of those revisiosn was stopped in 1999-2000.
Therefore, it has been almost 20 years since this ERRATA has been
fixed in the silicon.

This patch removes the workaround for that ERRATA.
<span class="signed-off-by">
Signed-off-by: Christophe Leroy &lt;christophe.leroy@c-s.fr&gt;</span>
---
 arch/powerpc/configs/mpc866_ads_defconfig |  1 -
 arch/powerpc/include/asm/reg_8xx.h        | 82 -------------------------------
 arch/powerpc/kernel/head_8xx.S            | 54 +++++---------------
 arch/powerpc/platforms/8xx/Kconfig        | 12 -----
 4 files changed, 12 insertions(+), 137 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=169345">Michael Ellerman</a> - Jan. 17, 2018, 1:30 p.m.</div>
<pre class="content">
On Fri, 2018-01-12 at 12:45:19 UTC, Christophe Leroy wrote:
<span class="quote">&gt; CPU6 ERRATA affects only MPC860 revisions prior to C.0. Manufacturing</span>
<span class="quote">&gt; of those revisiosn was stopped in 1999-2000.</span>
<span class="quote">&gt; Therefore, it has been almost 20 years since this ERRATA has been</span>
<span class="quote">&gt; fixed in the silicon.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; This patch removes the workaround for that ERRATA.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Signed-off-by: Christophe Leroy &lt;christophe.leroy@c-s.fr&gt;</span>

Series applied to powerpc next, thanks.

https://git.kernel.org/powerpc/c/2a45addd21de25f41c8f21a6f08f09

cheers
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/powerpc/configs/mpc866_ads_defconfig b/arch/powerpc/configs/mpc866_ads_defconfig</span>
<span class="p_header">index f1f176c29fa3..5320735395e7 100644</span>
<span class="p_header">--- a/arch/powerpc/configs/mpc866_ads_defconfig</span>
<span class="p_header">+++ b/arch/powerpc/configs/mpc866_ads_defconfig</span>
<span class="p_chunk">@@ -13,7 +13,6 @@</span> <span class="p_context"> CONFIG_EXPERT=y</span>
 CONFIG_PARTITION_ADVANCED=y
 CONFIG_MPC86XADS=y
 CONFIG_8xx_COPYBACK=y
<span class="p_del">-CONFIG_8xx_CPU6=y</span>
 CONFIG_GEN_RTC=y
 CONFIG_HZ_1000=y
 CONFIG_MATH_EMULATION=y
<span class="p_header">diff --git a/arch/powerpc/include/asm/reg_8xx.h b/arch/powerpc/include/asm/reg_8xx.h</span>
<span class="p_header">index 53a7e2955d3e..7192eece6c3e 100644</span>
<span class="p_header">--- a/arch/powerpc/include/asm/reg_8xx.h</span>
<span class="p_header">+++ b/arch/powerpc/include/asm/reg_8xx.h</span>
<span class="p_chunk">@@ -66,86 +66,4 @@</span> <span class="p_context"></span>
 #define DC_DFWT		0x40000000	/* Data cache is forced write through */
 #define DC_LES		0x20000000	/* Caches are little endian mode */
 
<span class="p_del">-#ifdef CONFIG_8xx_CPU6</span>
<span class="p_del">-#define do_mtspr_cpu6(rn, rn_addr, v)	\</span>
<span class="p_del">-	do {								\</span>
<span class="p_del">-		int _reg_cpu6 = rn_addr, _tmp_cpu6;		\</span>
<span class="p_del">-		asm volatile(&quot;stw %0, %1;&quot;				\</span>
<span class="p_del">-			     &quot;lwz %0, %1;&quot;				\</span>
<span class="p_del">-			     &quot;mtspr &quot; __stringify(rn) &quot;,%2&quot; :		\</span>
<span class="p_del">-			     : &quot;r&quot; (_reg_cpu6), &quot;m&quot;(_tmp_cpu6),		\</span>
<span class="p_del">-			       &quot;r&quot; ((unsigned long)(v))			\</span>
<span class="p_del">-			     : &quot;memory&quot;);				\</span>
<span class="p_del">-	} while (0)</span>
<span class="p_del">-</span>
<span class="p_del">-#define do_mtspr(rn, v)	asm volatile(&quot;mtspr &quot; __stringify(rn) &quot;,%0&quot; :	\</span>
<span class="p_del">-				     : &quot;r&quot; ((unsigned long)(v))		\</span>
<span class="p_del">-				     : &quot;memory&quot;)</span>
<span class="p_del">-#define mtspr(rn, v) \</span>
<span class="p_del">-	do {								\</span>
<span class="p_del">-		if (rn == SPRN_IMMR)					\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3d30, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_IC_CST)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2110, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_IC_ADR)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2310, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_IC_DAT)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2510, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_DC_CST)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3110, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_DC_ADR)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3310, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_DC_DAT)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3510, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MI_CTR)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2180, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MI_AP)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2580, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MI_EPN)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2780, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MI_TWC)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2b80, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MI_RPN)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2d80, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MI_CAM)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2190, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MI_RAM0)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2390, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MI_RAM1)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2590, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MD_CTR)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3180, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_M_CASID)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3380, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MD_AP)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3580, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MD_EPN)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3780, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_M_TWB)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3980, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MD_TWC)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3b80, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MD_RPN)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3d80, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_M_TW)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3f80, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MD_CAM)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3190, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MD_RAM0)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3390, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_MD_RAM1)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3590, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_DEC)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2c00, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_TBWL)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3880, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_TBWU)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x3a80, v);			\</span>
<span class="p_del">-		else if (rn == SPRN_DPDR)				\</span>
<span class="p_del">-			do_mtspr_cpu6(rn, 0x2d30, v);			\</span>
<span class="p_del">-		else							\</span>
<span class="p_del">-			do_mtspr(rn, v);				\</span>
<span class="p_del">-	} while (0)</span>
<span class="p_del">-#endif</span>
<span class="p_del">-</span>
 #endif /* _ASM_POWERPC_REG_8xx_H */
<span class="p_header">diff --git a/arch/powerpc/kernel/head_8xx.S b/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_header">index 4fee00d414e8..728b513c07b8 100644</span>
<span class="p_header">--- a/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_header">+++ b/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_chunk">@@ -33,23 +33,6 @@</span> <span class="p_context"></span>
 #include &lt;asm/fixmap.h&gt;
 #include &lt;asm/export.h&gt;
 
<span class="p_del">-/* Macro to make the code more readable. */</span>
<span class="p_del">-#ifdef CONFIG_8xx_CPU6</span>
<span class="p_del">-#define SPRN_MI_TWC_ADDR	0x2b80</span>
<span class="p_del">-#define SPRN_MI_RPN_ADDR	0x2d80</span>
<span class="p_del">-#define SPRN_MD_TWC_ADDR	0x3b80</span>
<span class="p_del">-#define SPRN_MD_RPN_ADDR	0x3d80</span>
<span class="p_del">-</span>
<span class="p_del">-#define MTSPR_CPU6(spr, reg, treg)	\</span>
<span class="p_del">-	li	treg, spr##_ADDR;	\</span>
<span class="p_del">-	stw	treg, 12(r0);		\</span>
<span class="p_del">-	lwz	treg, 12(r0);		\</span>
<span class="p_del">-	mtspr	spr, reg</span>
<span class="p_del">-#else</span>
<span class="p_del">-#define MTSPR_CPU6(spr, reg, treg)	\</span>
<span class="p_del">-	mtspr	spr, reg</span>
<span class="p_del">-#endif</span>
<span class="p_del">-</span>
 #if CONFIG_TASK_SIZE &lt;= 0x80000000 &amp;&amp; CONFIG_PAGE_OFFSET &gt;= 0x80000000
 /* By simply checking Address &gt;= 0x80000000, we know if its a kernel address */
 #define SIMPLE_KERNEL_ADDRESS		1
<span class="p_chunk">@@ -326,7 +309,7 @@</span> <span class="p_context"> SystemCall:</span>
 #endif
 
 InstructionTLBMiss:
<span class="p_del">-#if defined(CONFIG_8xx_CPU6) || defined(ITLB_MISS_KERNEL) || defined(CONFIG_HUGETLB_PAGE)</span>
<span class="p_add">+#if defined(ITLB_MISS_KERNEL) || defined(CONFIG_HUGETLB_PAGE)</span>
 	mtspr	SPRN_SPRG_SCRATCH2, r3
 #endif
 	EXCEPTION_PROLOG_0
<span class="p_chunk">@@ -393,7 +376,7 @@</span> <span class="p_context"> _ENTRY(ITLBMiss_cmp)</span>
 	/* Insert the APG into the TWC from the Linux PTE. */
 	rlwimi	r11, r10, 0, 25, 26
 	/* Load the MI_TWC with the attributes for this &quot;segment.&quot; */
<span class="p_del">-	MTSPR_CPU6(SPRN_MI_TWC, r11, r3)	/* Set segment attributes */</span>
<span class="p_add">+	mtspr	SPRN_MI_TWC, r11	/* Set segment attributes */</span>
 
 #if defined (CONFIG_HUGETLB_PAGE) &amp;&amp; defined (CONFIG_PPC_4K_PAGES)
 	rlwimi	r10, r11, 1, MI_SPS16K
<span class="p_chunk">@@ -415,10 +398,10 @@</span> <span class="p_context"> _ENTRY(ITLBMiss_cmp)</span>
 #else
 	rlwimi	r10, r11, 0, 0x0ff8	/* Set 24-27, clear 20-23,28 */
 #endif
<span class="p_del">-	MTSPR_CPU6(SPRN_MI_RPN, r10, r3)	/* Update TLB entry */</span>
<span class="p_add">+	mtspr	SPRN_MI_RPN, r10	/* Update TLB entry */</span>
 
 	/* Restore registers */
<span class="p_del">-#if defined(CONFIG_8xx_CPU6) || defined(ITLB_MISS_KERNEL) || defined(CONFIG_HUGETLB_PAGE)</span>
<span class="p_add">+#if defined(ITLB_MISS_KERNEL) || defined(CONFIG_HUGETLB_PAGE)</span>
 	mfspr	r3, SPRN_SPRG_SCRATCH2
 #endif
 	EXCEPTION_EPILOG_0
<span class="p_chunk">@@ -512,7 +495,7 @@</span> <span class="p_context"> _ENTRY(DTLBMiss_jmp)</span>
 	 * It is bit 25 in the Linux PTE and bit 30 in the TWC
 	 */
 	rlwimi	r11, r10, 32-5, 30, 30
<span class="p_del">-	MTSPR_CPU6(SPRN_MD_TWC, r11, r3)</span>
<span class="p_add">+	mtspr	SPRN_MD_TWC, r11</span>
 
 	/* In 4k pages mode, SPS (bit 28) in RPN must match PS[1] (bit 29)
 	 * In 16k pages mode, SPS is always 1 */
<span class="p_chunk">@@ -546,7 +529,7 @@</span> <span class="p_context"> _ENTRY(DTLBMiss_jmp)</span>
 	rlwimi	r10, r11, 0, 24, 28	/* Set 24-27, clear 28 */
 #endif
 	rlwimi	r10, r11, 0, 20, 20	/* clear 20 */
<span class="p_del">-	MTSPR_CPU6(SPRN_MD_RPN, r10, r3)	/* Update TLB entry */</span>
<span class="p_add">+	mtspr	SPRN_MD_RPN, r10	/* Update TLB entry */</span>
 
 	/* Restore registers */
 	mfspr	r3, SPRN_SPRG_SCRATCH2
<span class="p_chunk">@@ -684,12 +667,12 @@</span> <span class="p_context"> DTLBMissIMMR:</span>
 	mtcr	r3
 	/* Set 512k byte guarded page and mark it valid */
 	li	r10, MD_PS512K | MD_GUARDED | MD_SVALID
<span class="p_del">-	MTSPR_CPU6(SPRN_MD_TWC, r10, r11)</span>
<span class="p_add">+	mtspr	SPRN_MD_TWC, r10</span>
 	mfspr	r10, SPRN_IMMR			/* Get current IMMR */
 	rlwinm	r10, r10, 0, 0xfff80000		/* Get 512 kbytes boundary */
 	ori	r10, r10, 0xf0 | MD_SPS16K | _PAGE_SHARED | _PAGE_DIRTY	| \
 			  _PAGE_PRESENT | _PAGE_NO_CACHE
<span class="p_del">-	MTSPR_CPU6(SPRN_MD_RPN, r10, r11)	/* Update TLB entry */</span>
<span class="p_add">+	mtspr	SPRN_MD_RPN, r10	/* Update TLB entry */</span>
 
 	li	r11, RPN_PATTERN
 	mtspr	SPRN_DAR, r11	/* Tag DAR */
<span class="p_chunk">@@ -701,11 +684,11 @@</span> <span class="p_context"> DTLBMissLinear:</span>
 	mtcr	r3
 	/* Set 8M byte page and mark it valid */
 	li	r11, MD_PS8MEG | MD_SVALID
<span class="p_del">-	MTSPR_CPU6(SPRN_MD_TWC, r11, r3)</span>
<span class="p_add">+	mtspr	SPRN_MD_TWC, r11</span>
 	rlwinm	r10, r10, 0, 0x0f800000	/* 8xx supports max 256Mb RAM */
 	ori	r10, r10, 0xf0 | MD_SPS16K | _PAGE_SHARED | _PAGE_DIRTY	| \
 			  _PAGE_PRESENT
<span class="p_del">-	MTSPR_CPU6(SPRN_MD_RPN, r10, r11)	/* Update TLB entry */</span>
<span class="p_add">+	mtspr	SPRN_MD_RPN, r10	/* Update TLB entry */</span>
 
 	li	r11, RPN_PATTERN
 	mtspr	SPRN_DAR, r11	/* Tag DAR */
<span class="p_chunk">@@ -718,11 +701,11 @@</span> <span class="p_context"> ITLBMissLinear:</span>
 	mtcr	r3
 	/* Set 8M byte page and mark it valid */
 	li	r11, MI_PS8MEG | MI_SVALID | _PAGE_EXEC
<span class="p_del">-	MTSPR_CPU6(SPRN_MI_TWC, r11, r3)</span>
<span class="p_add">+	mtspr	SPRN_MI_TWC, r11</span>
 	rlwinm	r10, r10, 0, 0x0f800000	/* 8xx supports max 256Mb RAM */
 	ori	r10, r10, 0xf0 | MI_SPS16K | _PAGE_SHARED | _PAGE_DIRTY	| \
 			  _PAGE_PRESENT
<span class="p_del">-	MTSPR_CPU6(SPRN_MI_RPN, r10, r11)	/* Update TLB entry */</span>
<span class="p_add">+	mtspr	SPRN_MI_RPN, r10	/* Update TLB entry */</span>
 
 	mfspr	r3, SPRN_SPRG_SCRATCH2
 	EXCEPTION_EPILOG_0
<span class="p_chunk">@@ -933,13 +916,6 @@</span> <span class="p_context"> start_here:</span>
 	 */
 	lis	r6, swapper_pg_dir@ha
 	tophys(r6,r6)
<span class="p_del">-#ifdef CONFIG_8xx_CPU6</span>
<span class="p_del">-	lis	r4, cpu6_errata_word@h</span>
<span class="p_del">-	ori	r4, r4, cpu6_errata_word@l</span>
<span class="p_del">-	li	r3, 0x3f80</span>
<span class="p_del">-	stw	r3, 12(r4)</span>
<span class="p_del">-	lwz	r3, 12(r4)</span>
<span class="p_del">-#endif</span>
 	mtspr	SPRN_M_TW, r6
 	lis	r4,2f@h
 	ori	r4,r4,2f@l
<span class="p_chunk">@@ -1094,12 +1070,6 @@</span> <span class="p_context"> swapper_pg_dir:</span>
 abatron_pteptrs:
 	.space	8
 
<span class="p_del">-#ifdef CONFIG_8xx_CPU6</span>
<span class="p_del">-	.globl	cpu6_errata_word</span>
<span class="p_del">-cpu6_errata_word:</span>
<span class="p_del">-	.space	16</span>
<span class="p_del">-#endif</span>
<span class="p_del">-</span>
 #ifdef CONFIG_PPC_8xx_PERF_EVENT
 	.globl	itlb_miss_counter
 itlb_miss_counter:
<span class="p_header">diff --git a/arch/powerpc/platforms/8xx/Kconfig b/arch/powerpc/platforms/8xx/Kconfig</span>
<span class="p_header">index e7f33e96b395..e417988eaef9 100644</span>
<span class="p_header">--- a/arch/powerpc/platforms/8xx/Kconfig</span>
<span class="p_header">+++ b/arch/powerpc/platforms/8xx/Kconfig</span>
<span class="p_chunk">@@ -124,18 +124,6 @@</span> <span class="p_context"> config 8xx_GPIO</span>
 
 	  If in doubt, say Y here.
 
<span class="p_del">-config 8xx_CPU6</span>
<span class="p_del">-	bool &quot;CPU6 Silicon Errata (860 Pre Rev. C)&quot;</span>
<span class="p_del">-	help</span>
<span class="p_del">-	  MPC860 CPUs, prior to Rev C have some bugs in the silicon, which</span>
<span class="p_del">-	  require workarounds for Linux (and most other OSes to work).  If you</span>
<span class="p_del">-	  get a BUG() very early in boot, this might fix the problem.  For</span>
<span class="p_del">-	  more details read the document entitled &quot;MPC860 Family Device Errata</span>
<span class="p_del">-	  Reference&quot; on Freescale&#39;s website.  This option also incurs a</span>
<span class="p_del">-	  performance hit.</span>
<span class="p_del">-</span>
<span class="p_del">-	  If in doubt, say N here.</span>
<span class="p_del">-</span>
 config 8xx_CPU15
 	bool &quot;CPU15 Silicon Errata&quot;
 	depends on !HUGETLB_PAGE

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



