
Design          Type    Object                  New Name
--------------------------------------------------------------------------------
cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1 net reg_hsel[8] DFTSO1
cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1 net reg_hsel[7] reg_hsel_7_
cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1 net reg_hsel[6] reg_hsel_6_
cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1 net reg_hsel[5] DFTSO2
cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1 net reg_hsel[4] reg_hsel_4_
cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1 net reg_hsel[3] reg_hsel_3_
cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1 net haddr_reg[9] DFTSO2
cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1 net haddr_reg[8] haddr_reg_8_
cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1 net haddr_reg[7] haddr_reg_7_
cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1 net haddr_reg[6] haddr_reg_6_
cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1 net haddr_reg[5] haddr_reg_5_
cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1 net haddr_reg[4] haddr_reg_4_
cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1 net haddr_reg[3] haddr_reg_3_
cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1 net haddr_reg[2] haddr_reg_2_
cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1 net haddr_reg[1] haddr_reg_1_
cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1 net haddr_reg[0] DFTSO1
cmsdk_mcu_system_cmsdk_mcu_sysctrl_BE0_1 net n61 DFTSO2
cmsdk_mcu_system_cmsdk_mcu_sysctrl_BE0_1 net reg_write_enable DFTSO3
cmsdk_mcu_system_cmsdk_mcu_sysctrl_BE0_1 net reg_resetinfo[2] DFTSO1
cmsdk_mcu_system_cmsdk_mcu_sysctrl_BE0_1 net reg_resetinfo[1] reg_resetinfo_1_
cmsdk_mcu_system_cmsdk_mcu_sysctrl_BE0_1 net reg_resetinfo[0] reg_resetinfo_0_
cmsdk_mcu_system_cmsdk_ahb_gpio_002a_0000_0_1 net IOWRITE DFTSO4
cmsdk_mcu_system_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_1 net n32 DFTSO3
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[15] DFTSO1
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[14] reg_in_sync2_14_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[13] reg_in_sync2_13_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[12] reg_in_sync2_12_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[11] reg_in_sync2_11_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[10] reg_in_sync2_10_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[9] reg_in_sync2_9_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[8] reg_in_sync2_8_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[7] reg_in_sync2_7_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[6] reg_in_sync2_6_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[5] reg_in_sync2_5_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[4] reg_in_sync2_4_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[3] reg_in_sync2_3_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[2] reg_in_sync2_2_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[1] reg_in_sync2_1_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_in_sync2[0] reg_in_sync2_0_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[15] DFTSO3
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[14] reg_inttype_padded_14_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[13] reg_inttype_padded_13_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[12] reg_inttype_padded_12_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[11] reg_inttype_padded_11_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[10] reg_inttype_padded_10_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[9] reg_inttype_padded_9_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[8] reg_inttype_padded_8_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[7] reg_inttype_padded_7_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[6] reg_inttype_padded_6_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[5] reg_inttype_padded_5_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[4] reg_inttype_padded_4_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[3] reg_inttype_padded_3_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[2] reg_inttype_padded_2_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[1] reg_inttype_padded_1_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_inttype_padded[0] reg_inttype_padded_0_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[15] DFTSO2
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[14] reg_last_datain_14_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[13] reg_last_datain_13_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[12] reg_last_datain_12_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[11] reg_last_datain_11_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[10] reg_last_datain_10_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[9] reg_last_datain_9_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[8] reg_last_datain_8_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[7] reg_last_datain_7_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[6] reg_last_datain_6_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[5] reg_last_datain_5_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[4] reg_last_datain_4_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[3] reg_last_datain_3_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[2] reg_last_datain_2_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[1] reg_last_datain_1_
cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_1 net reg_last_datain[0] reg_last_datain_0_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[15] DFTSO1
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[14] reg_in_sync2_14_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[13] reg_in_sync2_13_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[12] reg_in_sync2_12_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[11] reg_in_sync2_11_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[10] reg_in_sync2_10_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[9] reg_in_sync2_9_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[8] reg_in_sync2_8_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[7] reg_in_sync2_7_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[6] reg_in_sync2_6_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[5] reg_in_sync2_5_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[4] reg_in_sync2_4_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[3] reg_in_sync2_3_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[2] reg_in_sync2_2_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[1] reg_in_sync2_1_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_in_sync2[0] reg_in_sync2_0_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[15] DFTSO3
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[14] reg_inttype_padded_14_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[13] reg_inttype_padded_13_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[12] reg_inttype_padded_12_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[11] reg_inttype_padded_11_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[10] reg_inttype_padded_10_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[9] reg_inttype_padded_9_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[8] reg_inttype_padded_8_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[7] reg_inttype_padded_7_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[6] reg_inttype_padded_6_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[5] reg_inttype_padded_5_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[4] reg_inttype_padded_4_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[3] reg_inttype_padded_3_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[2] reg_inttype_padded_2_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[1] reg_inttype_padded_1_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_inttype_padded[0] reg_inttype_padded_0_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[15] DFTSO2
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[14] reg_last_datain_14_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[13] reg_last_datain_13_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[12] reg_last_datain_12_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[11] reg_last_datain_11_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[10] reg_last_datain_10_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[9] reg_last_datain_9_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[8] reg_last_datain_8_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[7] reg_last_datain_7_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[6] reg_last_datain_6_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[5] reg_last_datain_5_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[4] reg_last_datain_4_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[3] reg_last_datain_3_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[2] reg_last_datain_2_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[1] reg_last_datain_1_
cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_1 net reg_last_datain[0] reg_last_datain_0_
cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1 net state_reg[2] DFTSO1
cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1 net state_reg[1] state_reg_1_
cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1 net state_reg[0] state_reg_0_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[31] DFTSO2
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[30] reg_reload_val_30_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[29] reg_reload_val_29_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[28] reg_reload_val_28_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[27] reg_reload_val_27_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[26] reg_reload_val_26_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[25] reg_reload_val_25_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[24] reg_reload_val_24_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[23] reg_reload_val_23_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[22] reg_reload_val_22_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[21] reg_reload_val_21_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[20] reg_reload_val_20_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[19] reg_reload_val_19_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[18] reg_reload_val_18_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[17] reg_reload_val_17_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[16] reg_reload_val_16_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[15] reg_reload_val_15_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[14] reg_reload_val_14_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[13] reg_reload_val_13_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[12] reg_reload_val_12_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[11] reg_reload_val_11_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[10] reg_reload_val_10_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[9] reg_reload_val_9_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[8] reg_reload_val_8_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[7] reg_reload_val_7_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[6] reg_reload_val_6_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[5] reg_reload_val_5_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[4] reg_reload_val_4_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[3] reg_reload_val_3_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[2] reg_reload_val_2_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[1] reg_reload_val_1_
cmsdk_mcu_system_cmsdk_apb_timer_2 net reg_reload_val[0] reg_reload_val_0_
cmsdk_mcu_system_cmsdk_apb_timer_2 net ext_in_delay DFTSO1
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[31] DFTSO2
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[30] reg_reload_val_30_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[29] reg_reload_val_29_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[28] reg_reload_val_28_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[27] reg_reload_val_27_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[26] reg_reload_val_26_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[25] reg_reload_val_25_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[24] reg_reload_val_24_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[23] reg_reload_val_23_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[22] reg_reload_val_22_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[21] reg_reload_val_21_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[20] reg_reload_val_20_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[19] reg_reload_val_19_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[18] reg_reload_val_18_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[17] reg_reload_val_17_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[16] reg_reload_val_16_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[15] reg_reload_val_15_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[14] reg_reload_val_14_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[13] reg_reload_val_13_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[12] reg_reload_val_12_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[11] reg_reload_val_11_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[10] reg_reload_val_10_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[9] reg_reload_val_9_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[8] reg_reload_val_8_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[7] reg_reload_val_7_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[6] reg_reload_val_6_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[5] reg_reload_val_5_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[4] reg_reload_val_4_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[3] reg_reload_val_3_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[2] reg_reload_val_2_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[1] reg_reload_val_1_
cmsdk_mcu_system_cmsdk_apb_timer_3 net reg_reload_val[0] reg_reload_val_0_
cmsdk_mcu_system_cmsdk_apb_timer_3 net ext_in_delay DFTSO1
cmsdk_mcu_system_cmsdk_apb_watchdog_1 net wdog_lock DFTSO3
cmsdk_mcu_system_cmsdk_apb_uart_3 net reg_tx_buf[7] DFTSO4
cmsdk_mcu_system_cmsdk_apb_uart_3 net reg_tx_buf[6] reg_tx_buf_6_
cmsdk_mcu_system_cmsdk_apb_uart_3 net reg_tx_buf[5] reg_tx_buf_5_
cmsdk_mcu_system_cmsdk_apb_uart_3 net reg_tx_buf[4] reg_tx_buf_4_
cmsdk_mcu_system_cmsdk_apb_uart_3 net reg_tx_buf[3] reg_tx_buf_3_
cmsdk_mcu_system_cmsdk_apb_uart_3 net reg_tx_buf[2] reg_tx_buf_2_
cmsdk_mcu_system_cmsdk_apb_uart_3 net reg_tx_buf[1] reg_tx_buf_1_
cmsdk_mcu_system_cmsdk_apb_uart_3 net reg_tx_buf[0] reg_tx_buf_0_
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_tick_cnt[3] DFTSO2
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_tick_cnt[2] tx_tick_cnt_2_
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_tick_cnt[1] tx_tick_cnt_1_
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_tick_cnt[0] tx_tick_cnt_0_
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_shift_buf[7] DFTSO3
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_shift_buf[6] tx_shift_buf_6_
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_shift_buf[5] tx_shift_buf_5_
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_shift_buf[4] tx_shift_buf_4_
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_shift_buf[3] tx_shift_buf_3_
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_shift_buf[2] tx_shift_buf_2_
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_shift_buf[1] tx_shift_buf_1_
cmsdk_mcu_system_cmsdk_apb_uart_3 net tx_shift_buf[0] tx_shift_buf_0_
cmsdk_mcu_system_cmsdk_apb_uart_3 net rxd_lpf_2_ DFTSO1
cmsdk_mcu_system_cmsdk_apb_uart_3 net n206      n2060
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_tx_buf[7] DFTSO4
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_tx_buf[6] reg_tx_buf_6_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_tx_buf[5] reg_tx_buf_5_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_tx_buf[4] reg_tx_buf_4_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_tx_buf[3] reg_tx_buf_3_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_tx_buf[2] reg_tx_buf_2_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_tx_buf[1] reg_tx_buf_1_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_tx_buf[0] reg_tx_buf_0_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[15] DFTSO3
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[14] reg_baud_cntr_i_14_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[13] reg_baud_cntr_i_13_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[12] reg_baud_cntr_i_12_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[11] reg_baud_cntr_i_11_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[10] reg_baud_cntr_i_10_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[9] reg_baud_cntr_i_9_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[8] reg_baud_cntr_i_8_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[7] reg_baud_cntr_i_7_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[6] reg_baud_cntr_i_6_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[5] reg_baud_cntr_i_5_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[4] reg_baud_cntr_i_4_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[3] reg_baud_cntr_i_3_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[2] reg_baud_cntr_i_2_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[1] reg_baud_cntr_i_1_
cmsdk_mcu_system_cmsdk_apb_uart_4 net reg_baud_cntr_i[0] reg_baud_cntr_i_0_
cmsdk_mcu_system_cmsdk_apb_uart_4 net tx_tick_cnt[3] DFTSO2
cmsdk_mcu_system_cmsdk_apb_uart_4 net tx_tick_cnt[2] tx_tick_cnt_2_
cmsdk_mcu_system_cmsdk_apb_uart_4 net tx_tick_cnt[1] tx_tick_cnt_1_
cmsdk_mcu_system_cmsdk_apb_uart_4 net tx_tick_cnt[0] tx_tick_cnt_0_
cmsdk_mcu_system_cmsdk_apb_uart_4 net rxd_lpf_2_ DFTSO1
cmsdk_mcu_system_cmsdk_apb_uart_5 net reg_tx_buf[7] DFTSO4
cmsdk_mcu_system_cmsdk_apb_uart_5 net reg_tx_buf[6] reg_tx_buf_6_
cmsdk_mcu_system_cmsdk_apb_uart_5 net reg_tx_buf[5] reg_tx_buf_5_
cmsdk_mcu_system_cmsdk_apb_uart_5 net reg_tx_buf[4] reg_tx_buf_4_
cmsdk_mcu_system_cmsdk_apb_uart_5 net reg_tx_buf[3] reg_tx_buf_3_
cmsdk_mcu_system_cmsdk_apb_uart_5 net reg_tx_buf[2] reg_tx_buf_2_
cmsdk_mcu_system_cmsdk_apb_uart_5 net reg_tx_buf[1] reg_tx_buf_1_
cmsdk_mcu_system_cmsdk_apb_uart_5 net reg_tx_buf[0] reg_tx_buf_0_
cmsdk_mcu_system_cmsdk_apb_uart_5 net uart_status[3] uart_status_3_
cmsdk_mcu_system_cmsdk_apb_uart_5 net uart_status[2] uart_status_2_
cmsdk_mcu_system_cmsdk_apb_uart_5 net uart_status[1] DFTSO3
cmsdk_mcu_system_cmsdk_apb_uart_5 net uart_status[0] uart_status_0_
cmsdk_mcu_system_cmsdk_apb_uart_5 net tx_tick_cnt[3] DFTSO2
cmsdk_mcu_system_cmsdk_apb_uart_5 net tx_tick_cnt[2] tx_tick_cnt_2_
cmsdk_mcu_system_cmsdk_apb_uart_5 net tx_tick_cnt[1] tx_tick_cnt_1_
cmsdk_mcu_system_cmsdk_apb_uart_5 net tx_tick_cnt[0] tx_tick_cnt_0_
cmsdk_mcu_system_cmsdk_apb_uart_5 net rxd_lpf_2_ DFTSO1
cmsdk_mcu_system_cmsdk_apb_test_slave_1 net reg_wait_counter[1] DFTSO
cmsdk_mcu_system_cmsdk_apb_test_slave_1 net reg_wait_counter[0] reg_wait_counter_0_
cmsdk_mcu_system_cortexm0ds_logic_1 net n8887   DFTSO1
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[23] Pf2l85_23_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[22] Pf2l85_22_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[21] Pf2l85_21_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[20] Pf2l85_20_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[19] Pf2l85_19_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[18] Pf2l85_18_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[17] Pf2l85_17_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[16] Pf2l85_16_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[15] Pf2l85_15_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[14] Pf2l85_14_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[13] Pf2l85_13_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[12] Pf2l85_12_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[11] Pf2l85_11_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[10] DFTSO2
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[9] Pf2l85_9_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[8] Pf2l85_8_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[7] Pf2l85_7_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[6] Pf2l85_6_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[5] Pf2l85_5_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[4] Pf2l85_4_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[3] Pf2l85_3_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[2] Pf2l85_2_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[1] Pf2l85_1_
cmsdk_mcu_system_cortexm0ds_logic_1 net Pf2l85[0] Pf2l85_0_
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_81 net clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_81 net clk_gate_ml_clk_gate_reg_dout_padded_reg_5/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_82 net clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_82 net clk_gate_ml_clk_gate_reg_dout_padded_reg_6/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_83 net clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_83 net clk_gate_ml_clk_gate_reg_inten_padded_reg_1/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_84 net clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_84 net clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_85 net clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_85 net clk_gate_ml_clk_gate_reg_dout_padded_reg_5/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_86 net clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_86 net clk_gate_ml_clk_gate_reg_dout_padded_reg_6/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_87 net clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_87 net clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_88 net clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_88 net clk_gate_ml_clk_gate_reg_inten_padded_reg_1/TE TE
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[31] DFTSO2
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[30] load_val_30_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[29] load_val_29_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[28] load_val_28_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[27] load_val_27_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[26] load_val_26_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[25] load_val_25_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[24] load_val_24_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[23] load_val_23_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[22] load_val_22_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[21] load_val_21_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[20] load_val_20_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[19] load_val_19_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[18] load_val_18_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[17] load_val_17_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[16] load_val_16_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[15] load_val_15_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[14] load_val_14_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[13] load_val_13_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[12] load_val_12_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[11] load_val_11_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[10] load_val_10_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[9] load_val_9_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[8] load_val_8_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[7] load_val_7_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[6] load_val_6_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[5] load_val_5_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[4] load_val_4_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[3] load_val_3_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[2] load_val_2_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[1] load_val_1_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net load_val[0] load_val_0_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_2 net stop_reg DFTSO1
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[31] DFTSO2
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[30] load_val_30_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[29] load_val_29_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[28] load_val_28_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[27] load_val_27_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[26] load_val_26_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[25] load_val_25_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[24] load_val_24_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[23] load_val_23_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[22] load_val_22_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[21] load_val_21_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[20] load_val_20_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[19] load_val_19_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[18] load_val_18_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[17] load_val_17_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[16] load_val_16_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[15] load_val_15_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[14] load_val_14_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[13] load_val_13_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[12] load_val_12_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[11] load_val_11_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[10] load_val_10_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[9] load_val_9_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[8] load_val_8_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[7] load_val_7_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[6] load_val_6_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[5] load_val_5_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[4] load_val_4_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[3] load_val_3_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[2] load_val_2_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[1] load_val_1_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net load_val[0] load_val_0_
cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3 net stop_reg DFTSO1
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[31] DFTSO3
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[30] wdog_load_30_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[29] wdog_load_29_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[28] wdog_load_28_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[27] wdog_load_27_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[26] wdog_load_26_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[25] wdog_load_25_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[24] wdog_load_24_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[23] wdog_load_23_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[22] wdog_load_22_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[21] wdog_load_21_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[20] wdog_load_20_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[19] wdog_load_19_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[18] wdog_load_18_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[17] wdog_load_17_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[16] wdog_load_16_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[15] wdog_load_15_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[14] wdog_load_14_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[13] wdog_load_13_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[12] wdog_load_12_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[11] wdog_load_11_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[10] wdog_load_10_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[9] wdog_load_9_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[8] wdog_load_8_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[7] wdog_load_7_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[6] wdog_load_6_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[5] wdog_load_5_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[4] wdog_load_4_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[3] wdog_load_3_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[2] wdog_load_2_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[1] wdog_load_1_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_load[0] wdog_load_0_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[31] reg_count_31_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[30] reg_count_30_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[29] reg_count_29_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[28] reg_count_28_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[27] reg_count_27_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[26] reg_count_26_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[25] reg_count_25_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[24] reg_count_24_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[23] reg_count_23_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[22] DFTSO1
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[21] reg_count_21_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[20] reg_count_20_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[19] reg_count_19_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[18] reg_count_18_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[17] reg_count_17_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[16] reg_count_16_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[15] reg_count_15_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[14] reg_count_14_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[13] reg_count_13_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[12] reg_count_12_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[11] reg_count_11_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[10] reg_count_10_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[9] reg_count_9_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[8] reg_count_8_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[7] reg_count_7_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[6] reg_count_6_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[5] reg_count_5_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[4] reg_count_4_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[3] reg_count_3_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[2] reg_count_2_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[1] reg_count_1_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net reg_count[0] reg_count_0_
cmsdk_mcu_system_cmsdk_apb_watchdog_frc_1 net wdog_ris DFTSO2
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_45 net clk_gate_ml_clk_gate_X98l85_reg_1/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_45 net clk_gate_ml_clk_gate_X98l85_reg_1/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_46 net clk_gate_ml_clk_gate_Bktl85_reg_1/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_46 net clk_gate_ml_clk_gate_Bktl85_reg_1/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_47 net clk_gate_ml_clk_gate_J3rl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_47 net clk_gate_ml_clk_gate_J3rl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_48 net clk_gate_ml_clk_gate_Fxol85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_48 net clk_gate_ml_clk_gate_Fxol85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_49 net clk_gate_ml_clk_gate_N3nl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_49 net clk_gate_ml_clk_gate_N3nl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_50 net clk_gate_ml_clk_gate_Ca7m85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_50 net clk_gate_ml_clk_gate_Ca7m85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_51 net clk_gate_ml_clk_gate_N87m85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_51 net clk_gate_ml_clk_gate_N87m85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_52 net clk_gate_ml_clk_gate_Sxhl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_52 net clk_gate_ml_clk_gate_Sxhl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_53 net clk_gate_ml_clk_gate_Qugl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_53 net clk_gate_ml_clk_gate_Qugl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_54 net clk_gate_ml_clk_gate_Mdgl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_54 net clk_gate_ml_clk_gate_Mdgl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_55 net clk_gate_ml_clk_gate_Ps5l85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_55 net clk_gate_ml_clk_gate_Ps5l85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_56 net clk_gate_ml_clk_gate_Afgl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_56 net clk_gate_ml_clk_gate_Afgl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_57 net clk_gate_ml_0_clk_gate_H0ql85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_57 net clk_gate_ml_0_clk_gate_H0ql85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_58 net clk_gate_ml_0_clk_gate_Znll85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_58 net clk_gate_ml_0_clk_gate_Znll85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_59 net clk_gate_ml_0_clk_gate_Rb7m85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_59 net clk_gate_ml_0_clk_gate_Rb7m85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_60 net clk_gate_ml_0_clk_gate_T68l85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_60 net clk_gate_ml_0_clk_gate_T68l85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_61 net clk_gate_ml_0_clk_gate_J07m85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_61 net clk_gate_ml_0_clk_gate_J07m85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_62 net clk_gate_ml_0_clk_gate_Ryrl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_62 net clk_gate_ml_0_clk_gate_Ryrl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_63 net clk_gate_ml_0_clk_gate_I88l85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_63 net clk_gate_ml_0_clk_gate_I88l85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_64 net clk_gate_ml_1_clk_gate_Ayzl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_64 net clk_gate_ml_1_clk_gate_Ayzl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_65 net clk_gate_ml_1_clk_gate_Ocxl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_65 net clk_gate_ml_1_clk_gate_Ocxl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_66 net clk_gate_ml_1_clk_gate_Izwl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_66 net clk_gate_ml_1_clk_gate_Izwl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_67 net clk_gate_ml_1_clk_gate_Y9el85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_67 net clk_gate_ml_1_clk_gate_Y9el85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_68 net clk_gate_ml_1_clk_gate_Gx9l85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_68 net clk_gate_ml_1_clk_gate_Gx9l85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_69 net clk_gate_ml_1_clk_gate_Mgel85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_69 net clk_gate_ml_1_clk_gate_Mgel85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_70 net clk_gate_ml_1_clk_gate_Veel85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_70 net clk_gate_ml_1_clk_gate_Veel85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_71 net clk_gate_ml_2_clk_gate_Zcvl85_reg_1/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_71 net clk_gate_ml_2_clk_gate_Zcvl85_reg_1/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_72 net clk_gate_ml_2_clk_gate_Tuzl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_72 net clk_gate_ml_2_clk_gate_Tuzl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_73 net clk_gate_ml_2_clk_gate_Upxl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_73 net clk_gate_ml_2_clk_gate_Upxl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_74 net clk_gate_ml_2_clk_gate_Dmwl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_74 net clk_gate_ml_2_clk_gate_Dmwl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_75 net clk_gate_ml_2_clk_gate_E9wl85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_75 net clk_gate_ml_2_clk_gate_E9wl85_reg/TE TE
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_76 net clk_gate_ml_2_clk_gate_F9ul85_reg/EN EN
cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_76 net clk_gate_ml_2_clk_gate_F9ul85_reg/TE TE
1
