Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 12 21:12:45 2020
| Host         : MATEBOOK-D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lock_control_sets_placed.rpt
| Design       : lock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   270 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              91 |           37 |
| No           | Yes                   | No                     |              32 |           17 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |             103 |           41 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------+---------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |          Enable Signal          |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+---------------------------------+---------------------------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG                         |                                 | pwd_driver/segs_reg[6]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  pwd_driver/segs_reg[4]_LDC_i_1_n_0    |                                 | pwd_driver/segs_reg[4]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         |                                 | pwd_driver/segs_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         |                                 | pwd_driver/segs_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         |                                 | pwd_driver/segs_reg[0]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         |                                 | pwd_driver/segs_reg[4]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         |                                 | msg_driver/segs_reg[4]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         |                                 | pwd_driver/segs_reg[1]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         |                                 | pwd_driver/segs_reg[5]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  pwd_driver/segs_reg[0]_LDC_i_1_n_0    |                                 | pwd_driver/segs_reg[0]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  pwd_driver/segs_reg[6]_LDC_i_1__0_n_0 |                                 | pwd_driver/segs_reg[6]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  pwd_driver/segs_reg[2]_LDC_i_1_n_0    |                                 | pwd_driver/segs_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  pwd_driver/segs_reg[5]_LDC_i_1_n_0    |                                 | pwd_driver/segs_reg[5]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         |                                 | msg_driver/segs_reg[6]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  msg_driver/segs_reg[4]_LDC_i_1__0_n_0 |                                 | msg_driver/segs_reg[4]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  msg_driver/segs_reg[1]_LDC_i_1_n_0    |                                 | msg_driver/segs_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         | pwd_driver/segs[0]_P_i_1__0_n_0 | pwd_driver/segs_reg[3]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         | pwd_driver/segs[0]_P_i_1__0_n_0 | pwd_driver/segs_reg[4]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         | pwd_driver/segs[0]_P_i_1__0_n_0 | pwd_driver/segs_reg[0]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         | pwd_driver/segs[0]_P_i_1__0_n_0 | pwd_driver/segs_reg[6]_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         | pwd_driver/segs[0]_P_i_1__0_n_0 | pwd_driver/segs_reg[1]_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         | pwd_driver/segs[0]_P_i_1__0_n_0 | pwd_driver/segs_reg[2]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         | pwd_driver/segs[0]_P_i_1__0_n_0 | pwd_driver/segs_reg[5]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  msg_driver/segs_reg[0]_LDC_i_1__0_n_0 |                                 | msg_driver/segs_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  msg_driver/segs_reg[6]_LDC_i_1_n_0    |                                 | msg_driver/segs_reg[6]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         | msg_driver/segs[0]_P_i_1_n_0    | msg_driver/segs_reg[4]_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
|  pwd_driver/segs_reg[1]_LDC_i_1__0_n_0 |                                 | pwd_driver/segs_reg[1]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         | msg_driver/segs[0]_P_i_1_n_0    | msg_driver/segs_reg[6]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  pwd_driver/segs_reg[3]_LDC_i_1_n_0    |                                 | pwd_driver/segs_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                         |                                 | msg_driver/segs_reg[1]_LDC_i_2_n_0    |                1 |              2 |         2.00 |
| ~clk_IBUF_BUFG                         | msg_driver/segs[0]_P_i_1_n_0    | msg_driver/segs_reg[1]_LDC_i_1_n_0    |                1 |              2 |         2.00 |
| ~clk_IBUF_BUFG                         |                                 | msg_driver/segs_reg[0]_LDC_i_2_n_0    |                2 |              3 |         1.50 |
| ~clk_IBUF_BUFG                         | msg_driver/segs[0]_P_i_1_n_0    | msg_driver/segs_reg[0]_LDC_i_1__0_n_0 |                1 |              3 |         3.00 |
| ~clk_IBUF_BUFG                         | pwd_reader/p_2_in               | pwd_reader/softrst_reg_3              |                2 |              4 |         2.00 |
| ~clk_IBUF_BUFG                         | pwd_reader/E[0]                 | ticks[31]_i_3__0_n_0                  |                1 |              4 |         4.00 |
| ~clk_IBUF_BUFG                         | pwd_reader/has_value_reg_0[0]   |                                       |                1 |              4 |         4.00 |
| ~clk_IBUF_BUFG                         | pwd_reader/status_reg[0]_0[0]   |                                       |                1 |              4 |         4.00 |
| ~clk_IBUF_BUFG                         | pwd_reader/softrst_reg_1[0]     | ticks[31]_i_3__0_n_0                  |                2 |              4 |         2.00 |
| ~clk_IBUF_BUFG                         | pwd_reader/status_reg[2]_3[0]   |                                       |                2 |              4 |         2.00 |
| ~clk_IBUF_BUFG                         | pwd_reader/softrst_reg[0]       | ticks[31]_i_3__0_n_0                  |                2 |              4 |         2.00 |
| ~clk_IBUF_BUFG                         | pwd_reader/readable_reg[0]      |                                       |                1 |              4 |         4.00 |
| ~clk_IBUF_BUFG                         | pwd_reader/softrst_reg_0[0]     | ticks[31]_i_3__0_n_0                  |                1 |              4 |         4.00 |
| ~clk_IBUF_BUFG                         |                                 | ticks[31]_i_3__0_n_0                  |                3 |              5 |         1.67 |
| ~clk_IBUF_BUFG                         | msgbuf[2][1]_i_1_n_0            | ticks[31]_i_3__0_n_0                  |                1 |              5 |         5.00 |
| ~clk_IBUF_BUFG                         |                                 | unlock_servo/clear                    |                6 |             21 |         3.50 |
| ~clk_IBUF_BUFG                         | ticks                           | ticks[31]_i_3__0_n_0                  |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG                         | pwd_reader/ticks[31]_i_1_n_0    | pwd_reader/softrst_reg_3              |                9 |             32 |         3.56 |
| ~clk_IBUF_BUFG                         |                                 | pwd_reader/softrst_reg_3              |               22 |             72 |         3.27 |
+----------------------------------------+---------------------------------+---------------------------------------+------------------+----------------+--------------+


