<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/timer/timerus.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>timerus.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../libtegra/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
</pre><pre class="rust"><code><span class="doccomment">//! Abstractions over the Fixed Time Base Registers.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! See Chapter 8.8 in the Tegra X1 Technical Reference Manual for details.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # Description</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! The USEC_CFG/CNTR_1US registers provide a fixed time base (in microseconds)</span>
<span class="doccomment">//! to be used by the rest of the system regardless of the clk_m frequency</span>
<span class="doccomment">//! (i.e., 12 MHz or 38.4 MHz).</span>

<span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::memory_map::TMR</span>;

<span class="doccomment">/// A pointer to the Fixed Time Base register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> (<span class="ident">TMR</span> <span class="op">+</span> <span class="number">0x10</span>) <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;

<span class="macro">register_bitfields!</span> {
    <span class="ident">u32</span>,

    <span class="doccomment">/// Bitfields of the `TIMERUS_USEC_CFG_0` register.</span>
    <span class="kw">pub</span> <span class="ident">TIMERUS_CNTR_1US_0</span> [
        <span class="doccomment">/// Elapsed time in microseconds.</span>
        <span class="ident">HIGH_VALUE</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">16</span>) [],

        <span class="doccomment">/// Elapsed time in microseconds.</span>
        <span class="ident">LOW_VALUE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">16</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `TIMERUS_USEC_CFG_0` register.</span>
    <span class="kw">pub</span> <span class="ident">TIMERUS_USEC_CFG_0</span> [
        <span class="doccomment">/// Microsecond dividend. (n+1)</span>
        <span class="ident">USEC_DIVIDEND</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [
            <span class="doccomment">/// 12 MHz clk_m frequency - 0x00 / 0x0B.</span>
            <span class="ident">ClkMFreq12</span> <span class="op">=</span> <span class="number">0x00</span>,
            <span class="doccomment">/// 38.4 Mhz clk_m frequency - 0x04 / 0xBF.</span>
            <span class="ident">ClkMFreq384</span> <span class="op">=</span> <span class="number">0x04</span>
        ],

        <span class="doccomment">/// Microsecond divisor. (n+1)</span>
        <span class="ident">USEC_DIVISOR</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [
            <span class="doccomment">/// 12 MHz clk_m frequency - 0x00 / 0x0B.</span>
            <span class="ident">ClkMFreq12</span> <span class="op">=</span> <span class="number">0x0B</span>,
            <span class="doccomment">/// 38.4 Mhz clk_m frequency - 0x04 / 0xBF.</span>
            <span class="ident">ClkMFreq384</span> <span class="op">=</span> <span class="number">0xBF</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `TIMERUS_CNTR_FREEZE_0` register.</span>
    <span class="kw">pub</span> <span class="ident">TIMERUS_CNTR_FREEZE_0</span> [
        <span class="doccomment">/// Whether timers should be freezed when COP is in debug state.</span>
        <span class="ident">DBG_FREEZE_COP</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// No freeze.</span>
            <span class="ident">NoFreeze</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Freeze.</span>
            <span class="ident">Freeze</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Whether timers should be freezed when CPU3 is in debug state.</span>
        <span class="ident">DBG_FREEZE_CPU3</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// No freeze.</span>
            <span class="ident">NoFreeze</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Freeze.</span>
            <span class="ident">Freeze</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Whether timers should be freezed when CPU2 is in debug state.</span>
        <span class="ident">DBG_FREEZE_CPU2</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// No freeze.</span>
            <span class="ident">NoFreeze</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Freeze.</span>
            <span class="ident">Freeze</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Whether timers should be freezed when CPU1 is in debug state.</span>
        <span class="ident">DBG_FREEZE_CPU1</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// No freeze.</span>
            <span class="ident">NoFreeze</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Freeze.</span>
            <span class="ident">Freeze</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Whether timers should be freezed when CPU0 is in debug state.</span>
        <span class="ident">DBG_FREEZE_CPU0</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// No freeze.</span>
            <span class="ident">NoFreeze</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Freeze.</span>
            <span class="ident">Freeze</span> <span class="op">=</span> <span class="number">1</span>
        ]
    ]
}

<span class="macro">register_structs!</span> {
    <span class="doccomment">/// Representation of the Fixed Time Base registers.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
    <span class="kw">pub</span> <span class="ident">Registers</span> {
        (<span class="number">0x00</span> =&gt; <span class="kw">pub</span> <span class="ident">TIMERUS_CNTR_1US_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">TIMERUS_CNTR_1US_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x04</span> =&gt; <span class="kw">pub</span> <span class="ident">TIMERUS_USEC_CFG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">TIMERUS_USEC_CFG_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x08</span> =&gt; <span class="ident">_reserved</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0xD</span>]),
        (<span class="number">0x3C</span> =&gt; <span class="kw">pub</span> <span class="ident">TIMERUS_CNTR_FREEZE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">TIMERUS_CNTR_FREEZE_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x40</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">assert_eq_size!</span>(<span class="ident">Registers</span>, [<span class="ident">u8</span>; <span class="number">0x40</span>]);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>