--------------------------------------------------------------------------------
Release 11.1 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

D:\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
E:/project_EE/EP_Prj_Root/EPointer_FPGA20110119/EPointer_FPGA/EPointer/EPointer.ise
-intstyle ise -v 3 -s 4 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s50an,tqg144,-4 (PRODUCTION 1.41 2009-03-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clock_gene_ins/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clock_gene_ins/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tpllpw_CLKIN_50_100)
  Physical resource: clock_gene_ins/DCM_SP_INST/CLKIN
  Logical resource: clock_gene_ins/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clock_gene_ins/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tpllpw_CLKIN_50_100)
  Physical resource: clock_gene_ins/DCM_SP_INST/CLKIN
  Logical resource: clock_gene_ins/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clock_gene_ins/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: clock_gene_ins/DCM_SP_INST/CLK0
  Logical resource: clock_gene_ins/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: clock_gene_ins/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_gene_ins/CLK2X_BUF" derived 
from  NET "clock_gene_ins/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 50%;  divided by 
2.00 and duty cycle corrected to 10 nS  HIGH 5 nS  

 2610 paths analyzed, 627 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.248ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmos_ctrl_ins/wr_din_2 (FF)
  Destination:          cmos_ctrl_ins/hlight_pix_cnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.434 - 0.511)
  Source Clock:         CLK_96MHZ rising at 0.000ns
  Destination Clock:    CLK_96MHZ rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmos_ctrl_ins/wr_din_2 to cmos_ctrl_ins/hlight_pix_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y0.YQ       Tcko                  0.580   cmos_ctrl_ins/wr_din<3>
                                                       cmos_ctrl_ins/wr_din_2
    SLICE_X12Y0.F1       net (fanout=3)        0.537   cmos_ctrl_ins/wr_din<2>
    SLICE_X12Y0.X        Tilo                  0.692   N24
                                                       cmos_ctrl_ins/xcoordinate_sum_and000011_SW0
    SLICE_X12Y2.G1       net (fanout=1)        0.449   N24
    SLICE_X12Y2.Y        Tilo                  0.707   cmos_ctrl_ins/xcoordinate_sum_and0000
                                                       cmos_ctrl_ins/xcoordinate_sum_and000011
    SLICE_X12Y3.G4       net (fanout=3)        0.190   cmos_ctrl_ins/xcoordinate_sum_and000011
    SLICE_X12Y3.Y        Tilo                  0.707   cmos_ctrl_ins/xcoordinate_sum_and0000281
                                                       cmos_ctrl_ins/xcoordinate_sum_and000028_2
    SLICE_X17Y20.CE      net (fanout=8)        1.998   cmos_ctrl_ins/xcoordinate_sum_and0000281
    SLICE_X17Y20.CLK     Tceck                 0.311   cmos_ctrl_ins/hlight_pix_cnt<12>
                                                       cmos_ctrl_ins/hlight_pix_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (2.997ns logic, 3.174ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmos_ctrl_ins/wr_din_2 (FF)
  Destination:          cmos_ctrl_ins/hlight_pix_cnt_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.434 - 0.511)
  Source Clock:         CLK_96MHZ rising at 0.000ns
  Destination Clock:    CLK_96MHZ rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmos_ctrl_ins/wr_din_2 to cmos_ctrl_ins/hlight_pix_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y0.YQ       Tcko                  0.580   cmos_ctrl_ins/wr_din<3>
                                                       cmos_ctrl_ins/wr_din_2
    SLICE_X12Y0.F1       net (fanout=3)        0.537   cmos_ctrl_ins/wr_din<2>
    SLICE_X12Y0.X        Tilo                  0.692   N24
                                                       cmos_ctrl_ins/xcoordinate_sum_and000011_SW0
    SLICE_X12Y2.G1       net (fanout=1)        0.449   N24
    SLICE_X12Y2.Y        Tilo                  0.707   cmos_ctrl_ins/xcoordinate_sum_and0000
                                                       cmos_ctrl_ins/xcoordinate_sum_and000011
    SLICE_X12Y3.G4       net (fanout=3)        0.190   cmos_ctrl_ins/xcoordinate_sum_and000011
    SLICE_X12Y3.Y        Tilo                  0.707   cmos_ctrl_ins/xcoordinate_sum_and0000281
                                                       cmos_ctrl_ins/xcoordinate_sum_and000028_2
    SLICE_X17Y21.CE      net (fanout=8)        1.998   cmos_ctrl_ins/xcoordinate_sum_and0000281
    SLICE_X17Y21.CLK     Tceck                 0.311   cmos_ctrl_ins/hlight_pix_cnt<14>
                                                       cmos_ctrl_ins/hlight_pix_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (2.997ns logic, 3.174ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmos_ctrl_ins/wr_din_2 (FF)
  Destination:          cmos_ctrl_ins/hlight_pix_cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.434 - 0.511)
  Source Clock:         CLK_96MHZ rising at 0.000ns
  Destination Clock:    CLK_96MHZ rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmos_ctrl_ins/wr_din_2 to cmos_ctrl_ins/hlight_pix_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y0.YQ       Tcko                  0.580   cmos_ctrl_ins/wr_din<3>
                                                       cmos_ctrl_ins/wr_din_2
    SLICE_X12Y0.F1       net (fanout=3)        0.537   cmos_ctrl_ins/wr_din<2>
    SLICE_X12Y0.X        Tilo                  0.692   N24
                                                       cmos_ctrl_ins/xcoordinate_sum_and000011_SW0
    SLICE_X12Y2.G1       net (fanout=1)        0.449   N24
    SLICE_X12Y2.Y        Tilo                  0.707   cmos_ctrl_ins/xcoordinate_sum_and0000
                                                       cmos_ctrl_ins/xcoordinate_sum_and000011
    SLICE_X12Y3.G4       net (fanout=3)        0.190   cmos_ctrl_ins/xcoordinate_sum_and000011
    SLICE_X12Y3.Y        Tilo                  0.707   cmos_ctrl_ins/xcoordinate_sum_and0000281
                                                       cmos_ctrl_ins/xcoordinate_sum_and000028_2
    SLICE_X17Y20.CE      net (fanout=8)        1.998   cmos_ctrl_ins/xcoordinate_sum_and0000281
    SLICE_X17Y20.CLK     Tceck                 0.311   cmos_ctrl_ins/hlight_pix_cnt<12>
                                                       cmos_ctrl_ins/hlight_pix_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (2.997ns logic, 3.174ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_gene_ins/CLK2X_BUF" derived from
 NET "clock_gene_ins/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 50%;
 divided by 2.00 and duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack (hold path):      0.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmos_ctrl_ins/ycoordinate_sum_19 (FF)
  Destination:          cmos_ctrl_ins/ycoordinate_sum_r_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.920ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.249 - 0.229)
  Source Clock:         CLK_96MHZ rising at 10.000ns
  Destination Clock:    CLK_96MHZ rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmos_ctrl_ins/ycoordinate_sum_19 to cmos_ctrl_ins/ycoordinate_sum_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y19.YQ       Tcko                  0.464   cmos_ctrl_ins/ycoordinate_sum<18>
                                                       cmos_ctrl_ins/ycoordinate_sum_19
    SLICE_X11Y16.BX      net (fanout=2)        0.367   cmos_ctrl_ins/ycoordinate_sum<19>
    SLICE_X11Y16.CLK     Tckdi       (-Th)    -0.089   cmos_ctrl_ins/ycoordinate_sum_r<19>
                                                       cmos_ctrl_ins/ycoordinate_sum_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (0.553ns logic, 0.367ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmos_ctrl_ins/xcoordinate_sum_15 (FF)
  Destination:          cmos_ctrl_ins/xcoordinate_sum_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.283 - 0.266)
  Source Clock:         CLK_96MHZ rising at 10.000ns
  Destination Clock:    CLK_96MHZ rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmos_ctrl_ins/xcoordinate_sum_15 to cmos_ctrl_ins/xcoordinate_sum_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.YQ       Tcko                  0.464   cmos_ctrl_ins/xcoordinate_sum<14>
                                                       cmos_ctrl_ins/xcoordinate_sum_15
    SLICE_X9Y23.BX       net (fanout=2)        0.382   cmos_ctrl_ins/xcoordinate_sum<15>
    SLICE_X9Y23.CLK      Tckdi       (-Th)    -0.089   cmos_ctrl_ins/xcoordinate_sum_r<15>
                                                       cmos_ctrl_ins/xcoordinate_sum_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.553ns logic, 0.382ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.953ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmos_ctrl_ins/ycoordinate_sum_21 (FF)
  Destination:          cmos_ctrl_ins/ycoordinate_sum_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.031 - 0.023)
  Source Clock:         CLK_96MHZ rising at 10.000ns
  Destination Clock:    CLK_96MHZ rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmos_ctrl_ins/ycoordinate_sum_21 to cmos_ctrl_ins/ycoordinate_sum_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.YQ       Tcko                  0.464   cmos_ctrl_ins/ycoordinate_sum<20>
                                                       cmos_ctrl_ins/ycoordinate_sum_21
    SLICE_X9Y22.BX       net (fanout=2)        0.408   cmos_ctrl_ins/ycoordinate_sum<21>
    SLICE_X9Y22.CLK      Tckdi       (-Th)    -0.089   cmos_ctrl_ins/ycoordinate_sum_r<21>
                                                       cmos_ctrl_ins/ycoordinate_sum_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.553ns logic, 0.408ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_gene_ins/CLK2X_BUF" derived from
 NET "clock_gene_ins/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 50%;
 divided by 2.00 and duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.971ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.029ns (330.142MHz) (Tdcmpco)
  Physical resource: clock_gene_ins/DCM_SP_INST/CLK2X
  Logical resource: clock_gene_ins/DCM_SP_INST/CLK2X
  Location pin: DCM_X1Y0.CLK2X
  Clock network: clock_gene_ins/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 8.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: cmos_ctrl_ins/vsync_r/CLK
  Logical resource: cmos_ctrl_ins/vsync_r/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: CLK_96MHZ
--------------------------------------------------------------------------------
Slack: 8.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: cmos_ctrl_ins/vsync_r/CLK
  Logical resource: cmos_ctrl_ins/vsync_r/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: CLK_96MHZ
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clock_gene_ins/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clock_gene_ins/CLKIN_IBUFG_OUT |     20.000ns|      6.000ns|     12.496ns|            0|            0|            0|         2610|
| clock_gene_ins/CLK2X_BUF      |     10.000ns|      6.248ns|          N/A|            0|            0|         2610|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.248|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2610 paths, 0 nets, and 518 connections

Design statistics:
   Minimum period:   6.248ns{1}   (Maximum frequency: 160.051MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 13 21:32:43 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 97 MB



                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              