<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="VerilogDDR">
		<CBX_INST_ENTRY INSTANCE_NAME="|VerilogDDR|clock108:comb_10|altpll:altpll_component" CBX_FILE_NAME="clock108_altpll.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|VerilogDDR|score_display:comb_20|lpm_divide:Mod0" CBX_FILE_NAME="lpm_divide_m9m.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|VerilogDDR|score_display:comb_20|lpm_divide:Div0" CBX_FILE_NAME="lpm_divide_jhm.tdf"/>
	</PROJECT>
</LOG_ROOT>
