.ALIASES
V_V1            V1(+=N00546 -=0 ) CN @NMOS1.SCHEMATIC1(sch_1):I00003@SOURCE.VPULSE.Normal(chips)
V_V2            V2(+=N00325 -=0 ) CN @NMOS1.SCHEMATIC1(sch_1):I00061@SOURCE.VDC.Normal(chips)
M_M1            M1(d=N00380 g=N00546 s=0 b=0 ) CN @NMOS1.SCHEMATIC1(sch_1):I00083@BREAKOUT.MbreakN4D.Normal(chips)
R_R1            R1(1=N00380 2=N00325 ) CN @NMOS1.SCHEMATIC1(sch_1):I00135@ANALOG.R.Normal(chips)
C_C1            C1(1=0 2=N00380 ) CN @NMOS1.SCHEMATIC1(sch_1):I00113@ANALOG.C.Normal(chips)
.ENDALIASES
