<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p414" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_414{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_414{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_414{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_414{left:85px;bottom:998px;letter-spacing:-0.16px;}
#t5_414{left:146px;bottom:998px;letter-spacing:-0.12px;}
#t6_414{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_414{left:395px;bottom:998px;letter-spacing:-0.15px;}
#t8_414{left:482px;bottom:998px;letter-spacing:-0.12px;}
#t9_414{left:482px;bottom:976px;letter-spacing:-0.11px;}
#ta_414{left:482px;bottom:959px;letter-spacing:-0.11px;}
#tb_414{left:189px;bottom:935px;}
#tc_414{left:482px;bottom:935px;letter-spacing:-0.14px;}
#td_414{left:189px;bottom:910px;}
#te_414{left:482px;bottom:910px;letter-spacing:-0.12px;}
#tf_414{left:482px;bottom:889px;letter-spacing:-0.12px;}
#tg_414{left:482px;bottom:869px;letter-spacing:-0.12px;}
#th_414{left:189px;bottom:845px;}
#ti_414{left:482px;bottom:845px;letter-spacing:-0.12px;}
#tj_414{left:482px;bottom:823px;letter-spacing:-0.12px;}
#tk_414{left:482px;bottom:804px;letter-spacing:-0.12px;}
#tl_414{left:189px;bottom:779px;}
#tm_414{left:482px;bottom:779px;letter-spacing:-0.12px;}
#tn_414{left:482px;bottom:758px;letter-spacing:-0.12px;}
#to_414{left:482px;bottom:738px;letter-spacing:-0.12px;}
#tp_414{left:189px;bottom:713px;}
#tq_414{left:482px;bottom:713px;letter-spacing:-0.12px;}
#tr_414{left:482px;bottom:692px;letter-spacing:-0.12px;}
#ts_414{left:482px;bottom:672px;letter-spacing:-0.12px;}
#tt_414{left:189px;bottom:648px;letter-spacing:-0.08px;word-spacing:-0.03px;}
#tu_414{left:482px;bottom:648px;letter-spacing:-0.14px;}
#tv_414{left:189px;bottom:623px;}
#tw_414{left:482px;bottom:623px;letter-spacing:-0.12px;}
#tx_414{left:482px;bottom:602px;letter-spacing:-0.12px;}
#ty_414{left:482px;bottom:582px;letter-spacing:-0.12px;}
#tz_414{left:189px;bottom:558px;}
#t10_414{left:482px;bottom:558px;letter-spacing:-0.12px;}
#t11_414{left:482px;bottom:536px;letter-spacing:-0.11px;}
#t12_414{left:189px;bottom:512px;}
#t13_414{left:482px;bottom:512px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_414{left:482px;bottom:490px;letter-spacing:-0.11px;}
#t15_414{left:189px;bottom:466px;letter-spacing:-0.14px;}
#t16_414{left:482px;bottom:466px;letter-spacing:-0.13px;}
#t17_414{left:482px;bottom:444px;letter-spacing:-0.12px;}
#t18_414{left:189px;bottom:420px;letter-spacing:-0.14px;}
#t19_414{left:482px;bottom:420px;letter-spacing:-0.13px;}
#t1a_414{left:189px;bottom:396px;letter-spacing:-0.14px;}
#t1b_414{left:482px;bottom:396px;letter-spacing:-0.12px;}
#t1c_414{left:482px;bottom:374px;letter-spacing:-0.11px;}
#t1d_414{left:189px;bottom:350px;letter-spacing:-0.14px;}
#t1e_414{left:482px;bottom:350px;letter-spacing:-0.13px;}
#t1f_414{left:189px;bottom:325px;letter-spacing:-0.14px;}
#t1g_414{left:482px;bottom:325px;letter-spacing:-0.12px;}
#t1h_414{left:482px;bottom:304px;letter-spacing:-0.12px;}
#t1i_414{left:189px;bottom:279px;letter-spacing:-0.14px;}
#t1j_414{left:482px;bottom:279px;letter-spacing:-0.13px;}
#t1k_414{left:189px;bottom:255px;letter-spacing:-0.14px;}
#t1l_414{left:482px;bottom:255px;letter-spacing:-0.11px;}
#t1m_414{left:189px;bottom:231px;letter-spacing:-0.12px;}
#t1n_414{left:482px;bottom:231px;letter-spacing:-0.12px;}
#t1o_414{left:482px;bottom:209px;letter-spacing:-0.13px;}
#t1p_414{left:482px;bottom:189px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_414{left:189px;bottom:165px;letter-spacing:-0.14px;}
#t1r_414{left:482px;bottom:165px;letter-spacing:-0.13px;}
#t1s_414{left:189px;bottom:140px;letter-spacing:-0.13px;}
#t1t_414{left:482px;bottom:140px;letter-spacing:-0.11px;}
#t1u_414{left:189px;bottom:116px;letter-spacing:-0.14px;}
#t1v_414{left:482px;bottom:116px;letter-spacing:-0.12px;}
#t1w_414{left:91px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1x_414{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1y_414{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1z_414{left:101px;bottom:1046px;letter-spacing:-0.12px;}
#t20_414{left:240px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t21_414{left:408px;bottom:1063px;letter-spacing:-0.13px;}
#t22_414{left:410px;bottom:1046px;letter-spacing:-0.13px;}
#t23_414{left:617px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t24_414{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t25_414{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_414{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_414{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_414{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_414{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_414{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts414" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg414Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg414" style="-webkit-user-select: none;"><object width="935" height="1210" data="414/414.svg" type="image/svg+xml" id="pdf414" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_414" class="t s1_414">2-398 </span><span id="t2_414" class="t s1_414">Vol. 4 </span>
<span id="t3_414" class="t s2_414">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_414" class="t s3_414">2AH </span><span id="t5_414" class="t s3_414">42 </span><span id="t6_414" class="t s3_414">MSR_EBL_CR_POWERON </span><span id="t7_414" class="t s3_414">Shared </span><span id="t8_414" class="t s3_414">Processor Hard Power-On Configuration (R/W) </span>
<span id="t9_414" class="t s3_414">Enables and disables processor features; (R) indicates current </span>
<span id="ta_414" class="t s3_414">processor configuration. </span>
<span id="tb_414" class="t s3_414">0 </span><span id="tc_414" class="t s3_414">Reserved </span>
<span id="td_414" class="t s3_414">1 </span><span id="te_414" class="t s3_414">Data Error Checking Enable (R/W) </span>
<span id="tf_414" class="t s3_414">1 = Enabled; 0 = Disabled </span>
<span id="tg_414" class="t s3_414">Note: Not all processor implements R/W. </span>
<span id="th_414" class="t s3_414">2 </span><span id="ti_414" class="t s3_414">Response Error Checking Enable (R/W) </span>
<span id="tj_414" class="t s3_414">1 = Enabled; 0 = Disabled </span>
<span id="tk_414" class="t s3_414">Note: Not all processor implements R/W. </span>
<span id="tl_414" class="t s3_414">3 </span><span id="tm_414" class="t s3_414">MCERR# Drive Enable (R/W) </span>
<span id="tn_414" class="t s3_414">1 = Enabled; 0 = Disabled </span>
<span id="to_414" class="t s3_414">Note: Not all processor implements R/W. </span>
<span id="tp_414" class="t s3_414">4 </span><span id="tq_414" class="t s3_414">Address Parity Enable (R/W) </span>
<span id="tr_414" class="t s3_414">1 = Enabled; 0 = Disabled </span>
<span id="ts_414" class="t s3_414">Note: Not all processor implements R/W. </span>
<span id="tt_414" class="t s3_414">6: 5 </span><span id="tu_414" class="t s3_414">Reserved </span>
<span id="tv_414" class="t s3_414">7 </span><span id="tw_414" class="t s3_414">BINIT# Driver Enable (R/W) </span>
<span id="tx_414" class="t s3_414">1 = Enabled; 0 = Disabled </span>
<span id="ty_414" class="t s3_414">Note: Not all processor implements R/W. </span>
<span id="tz_414" class="t s3_414">8 </span><span id="t10_414" class="t s3_414">Output Tri-state Enabled (R/O) </span>
<span id="t11_414" class="t s3_414">1 = Enabled; 0 = Disabled </span>
<span id="t12_414" class="t s3_414">9 </span><span id="t13_414" class="t s3_414">Execute BIST (R/O) </span>
<span id="t14_414" class="t s3_414">1 = Enabled; 0 = Disabled </span>
<span id="t15_414" class="t s3_414">10 </span><span id="t16_414" class="t s3_414">MCERR# Observation Enabled (R/O) </span>
<span id="t17_414" class="t s3_414">1 = Enabled; 0 = Disabled </span>
<span id="t18_414" class="t s3_414">11 </span><span id="t19_414" class="t s3_414">Reserved </span>
<span id="t1a_414" class="t s3_414">12 </span><span id="t1b_414" class="t s3_414">BINIT# Observation Enabled (R/O) </span>
<span id="t1c_414" class="t s3_414">1 = Enabled; 0 = Disabled </span>
<span id="t1d_414" class="t s3_414">13 </span><span id="t1e_414" class="t s3_414">Reserved </span>
<span id="t1f_414" class="t s3_414">14 </span><span id="t1g_414" class="t s3_414">1 MByte Power on Reset Vector (R/O) </span>
<span id="t1h_414" class="t s3_414">1 = 1 MByte; 0 = 4 GBytes </span>
<span id="t1i_414" class="t s3_414">15 </span><span id="t1j_414" class="t s3_414">Reserved </span>
<span id="t1k_414" class="t s3_414">17:16 </span><span id="t1l_414" class="t s3_414">APIC Cluster ID (R/O) </span>
<span id="t1m_414" class="t s3_414">18 </span><span id="t1n_414" class="t s3_414">System Bus Frequency (R/O) </span>
<span id="t1o_414" class="t s3_414">0 = 100 MHz </span>
<span id="t1p_414" class="t s3_414">1 = Reserved </span>
<span id="t1q_414" class="t s3_414">19 </span><span id="t1r_414" class="t s3_414">Reserved </span>
<span id="t1s_414" class="t s3_414">21: 20 </span><span id="t1t_414" class="t s3_414">Symmetric Arbitration ID (R/O) </span>
<span id="t1u_414" class="t s3_414">26:22 </span><span id="t1v_414" class="t s3_414">Clock Frequency Ratio (R/O) </span>
<span id="t1w_414" class="t s4_414">Table 2-58. </span><span id="t1x_414" class="t s4_414">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t1y_414" class="t s5_414">Register </span>
<span id="t1z_414" class="t s5_414">Address </span><span id="t20_414" class="t s5_414">Register Name </span>
<span id="t21_414" class="t s5_414">Shared/ </span>
<span id="t22_414" class="t s5_414">Unique </span><span id="t23_414" class="t s5_414">Bit Description </span>
<span id="t24_414" class="t s5_414">Hex </span><span id="t25_414" class="t s5_414">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
