****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 5
        -report_by design
        -nosplit
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun Jun 29 18:39:17 2025
****************************************

  Startpoint: core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmin
  Scenario: func_fast_Cmin
  Path Group: clk_i
  Path Type: min

  Point                                                                                                          Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                    0.00      0.00

  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[0]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[0]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)     0.02      0.02 f
  core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[0]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)                                   0.00      0.02 f
  data arrival time                                                                                                        0.02

  clock clk_i (rise edge)                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                    0.00      0.00
  core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[0]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                                   0.00      0.00 r
  library hold time                                                                                              0.00      0.00
  data required time                                                                                                       0.00
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       0.00
  data arrival time                                                                                                       -0.02
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.02



  Startpoint: core_i/id_stage_i/id_valid_q_reg (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mie_q_reg[11] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmin
  Scenario: func_fast_Cmin
  Path Group: clk_i
  Path Type: min

  Point                                                                                                          Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                    0.00      0.00

  core_i/id_stage_i/id_valid_q_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                                                 0.00      0.00 r
  core_i/id_stage_i/id_valid_q_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                                                  0.02      0.02 f
  core_i/cs_registers_i/mie_q_reg[11]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)                                              0.00      0.02 f
  data arrival time                                                                                                        0.02

  clock clk_i (rise edge)                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                    0.00      0.00
  core_i/cs_registers_i/mie_q_reg[11]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                                              0.00      0.00 r
  library hold time                                                                                              0.00      0.00
  data required time                                                                                                       0.00
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       0.00
  data arrival time                                                                                                       -0.02
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.02



  Startpoint: core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[1] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[6] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmin
  Scenario: func_fast_Cmin
  Path Group: clk_i
  Path Type: min

  Point                                                                                                          Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                    0.00      0.00

  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[1]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[1]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)     0.02      0.02 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[6]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.02 f
  data arrival time                                                                                                        0.02

  clock clk_i (rise edge)                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                    0.00      0.00
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[6]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  library hold time                                                                                              0.00      0.00
  data required time                                                                                                       0.00
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       0.00
  data arrival time                                                                                                       -0.02
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.02



  Startpoint: core_i/load_store_unit_i/data_load_event_q_reg (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/load_store_unit_i/data_sign_ext_q_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmin
  Scenario: func_fast_Cmin
  Path Group: clk_i
  Path Type: min

  Point                                                                                                          Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                    0.00      0.00

  core_i/load_store_unit_i/data_load_event_q_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                                   0.00      0.00 r
  core_i/load_store_unit_i/data_load_event_q_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                                    0.02      0.02 f
  core_i/load_store_unit_i/data_sign_ext_q_reg[0]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)                                  0.00      0.02 f
  data arrival time                                                                                                        0.02

  clock clk_i (rise edge)                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                    0.00      0.00
  core_i/load_store_unit_i/data_sign_ext_q_reg[0]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                                  0.00      0.00 r
  library hold time                                                                                              0.00      0.00
  data required time                                                                                                       0.00
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       0.00
  data arrival time                                                                                                       -0.02
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.02



  Startpoint: core_i/load_store_unit_i/rdata_q_reg[1] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/load_store_unit_i/rdata_q_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmin
  Scenario: func_fast_Cmin
  Path Group: clk_i
  Path Type: min

  Point                                                                                                          Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                    0.00      0.00

  core_i/load_store_unit_i/rdata_q_reg[1]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                                          0.00      0.00 r
  core_i/load_store_unit_i/rdata_q_reg[1]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                                           0.02      0.02 f
  core_i/load_store_unit_i/rdata_q_reg[2]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)                                          0.00      0.02 f
  data arrival time                                                                                                        0.02

  clock clk_i (rise edge)                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                    0.00      0.00
  core_i/load_store_unit_i/rdata_q_reg[2]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                                          0.00      0.00 r
  library hold time                                                                                              0.00      0.00
  data required time                                                                                                       0.00
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       0.00
  data arrival time                                                                                                       -0.02
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.02


1
