{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618388102336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618388102337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 10:15:01 2021 " "Processing started: Wed Apr 14 10:15:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618388102337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618388102337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RotaryLauflicht -c RotaryLauflicht " "Command: quartus_map --read_settings_files=on --write_settings_files=off RotaryLauflicht -c RotaryLauflicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618388102337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618388103790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618388103791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LedLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LedLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LedLogic-LedLogic_arch " "Found design unit 1: LedLogic-LedLogic_arch" {  } { { "LedLogic.vhd" "" { Text "/home/persie/QuatusProjects/RotaryLauflichtSync/LedLogic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618388124001 ""} { "Info" "ISGN_ENTITY_NAME" "1 LedLogic " "Found entity 1: LedLogic" {  } { { "LedLogic.vhd" "" { Text "/home/persie/QuatusProjects/RotaryLauflichtSync/LedLogic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618388124001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618388124001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inkrementalgeber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Inkrementalgeber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inkrementalgeber-Inkrementalgeber_arch " "Found design unit 1: Inkrementalgeber-Inkrementalgeber_arch" {  } { { "Inkrementalgeber.vhd" "" { Text "/home/persie/QuatusProjects/RotaryLauflichtSync/Inkrementalgeber.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618388124018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inkrementalgeber " "Found entity 1: Inkrementalgeber" {  } { { "Inkrementalgeber.vhd" "" { Text "/home/persie/QuatusProjects/RotaryLauflichtSync/Inkrementalgeber.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618388124018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618388124018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RotaryLauflicht.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RotaryLauflicht.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RotaryLauflicht " "Found entity 1: RotaryLauflicht" {  } { { "RotaryLauflicht.bdf" "" { Schematic "/home/persie/QuatusProjects/RotaryLauflichtSync/RotaryLauflicht.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618388124021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618388124021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RotaryLauflicht " "Elaborating entity \"RotaryLauflicht\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618388124511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedLogic LedLogic:inst2 " "Elaborating entity \"LedLogic\" for hierarchy \"LedLogic:inst2\"" {  } { { "RotaryLauflicht.bdf" "inst2" { Schematic "/home/persie/QuatusProjects/RotaryLauflichtSync/RotaryLauflicht.bdf" { { 192 792 960 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618388124662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L LedLogic.vhd(25) " "VHDL Process Statement warning at LedLogic.vhd(25): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LedLogic.vhd" "" { Text "/home/persie/QuatusProjects/RotaryLauflichtSync/LedLogic.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618388124668 "|RotaryLauflicht|LedLogic:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R LedLogic.vhd(25) " "VHDL Process Statement warning at LedLogic.vhd(25): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LedLogic.vhd" "" { Text "/home/persie/QuatusProjects/RotaryLauflichtSync/LedLogic.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618388124668 "|RotaryLauflicht|LedLogic:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inkrementalgeber Inkrementalgeber:inst " "Elaborating entity \"Inkrementalgeber\" for hierarchy \"Inkrementalgeber:inst\"" {  } { { "RotaryLauflicht.bdf" "inst" { Schematic "/home/persie/QuatusProjects/RotaryLauflichtSync/RotaryLauflicht.bdf" { { 192 576 720 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618388124830 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LedLogic.vhd" "" { Text "/home/persie/QuatusProjects/RotaryLauflichtSync/LedLogic.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1618388126976 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1618388126976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618388127372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618388128676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618388128676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618388129476 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618388129476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618388129476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618388129476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618388129509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 10:15:29 2021 " "Processing ended: Wed Apr 14 10:15:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618388129509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618388129509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618388129509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618388129509 ""}
