{D:/VLSI Design/verilog_practice/10_simulation/test_bench.v} {1 {vlog -work work -stats=none {D:/VLSI Design/verilog_practice/10_simulation/test_bench.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb

Top level modules:
	tb

} {} {}} {D:/VLSI Design/verilog_practice/10_simulation/assign_statements.v} {1 {vlog -work work -stats=none {D:/VLSI Design/verilog_practice/10_simulation/assign_statements.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module assign_statements

Top level modules:
	assign_statements

} {} {}}
