// Seed: 1194243201
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    input  tri0 module_0,
    output tri0 id_3
);
  logic id_5;
  wire  id_6;
  assign id_6 = id_2;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    output logic id_3,
    output wor id_4,
    output logic id_5,
    output supply0 id_6,
    input tri0 id_7,
    output wand id_8
);
  logic [1 : 1] id_10, id_11;
  logic id_12;
  assign id_3 = id_1;
  initial begin : LABEL_0
    for (id_5 = -1'b0; id_10; id_5 = id_12 & id_11 & -1'd0) id_3 <= #id_12 1;
    id_12 = id_11;
  end
  module_0 modCall_1 (
      id_7,
      id_2,
      id_7,
      id_4
  );
endmodule
