Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Wed Apr 26 10:48:33 2017
| Host         : PCGENT12300 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Eight_Digit_BCD_teller_control_sets_placed.rpt
| Design       : Eight_Digit_BCD_teller
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    18 |
| Minimum Number of register sites lost to control set restrictions |    89 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |              98 |           26 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------+------------------------------+------------------+----------------+
|             Clock Signal             | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------------+---------------+------------------------------+------------------+----------------+
|  mux/tellers[5].andere.tel/O1        |               |                              |                1 |              1 |
|  mux/tellers[4].andere.tel/O1        |               |                              |                1 |              1 |
|  mux/tellers[0].eerste.tel/carry_out |               |                              |                1 |              1 |
|  mux/tellers[1].andere.tel/O1        |               |                              |                1 |              1 |
|  mux/tellers[2].andere.tel/O1        |               |                              |                1 |              1 |
|  mux/tellers[3].andere.tel/O1        |               |                              |                1 |              1 |
|  Scan_teller/count_out               |               |                              |                1 |              1 |
|  mux/tellers[5].andere.tel/O1        |               | tel_rst_IBUF                 |                1 |              4 |
|  mux/tellers[4].andere.tel/O1        |               | tel_rst_IBUF                 |                1 |              4 |
|  mux/tellers[6].andere.tel/O1        |               | tel_rst_IBUF                 |                1 |              4 |
|  mux/tellers[0].eerste.tel/carry_out |               | tel_rst_IBUF                 |                1 |              4 |
|  mux/tellers[1].andere.tel/O1        |               | tel_rst_IBUF                 |                1 |              4 |
|  mux/tellers[2].andere.tel/O1        |               | tel_rst_IBUF                 |                1 |              4 |
|  mux/tellers[3].andere.tel/O1        |               | tel_rst_IBUF                 |                1 |              4 |
|  Scan_teller/count_out               |               | tel_rst_IBUF                 |                1 |              4 |
|  scan_out_BUFG                       |               |                              |                2 |              7 |
|  scan_out_BUFG                       |               | mux/clear                    |                8 |             31 |
|  clk_IBUF_BUFG                       |               | Scan_teller/n_0_scan_out_i_2 |               18 |             66 |
+--------------------------------------+---------------+------------------------------+------------------+----------------+


