// Seed: 2707968966
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
);
  always @(posedge id_2 or negedge 1) begin
    #1 begin
      id_3 <= #1 1;
    end
    if (id_2) id_4 <= 1;
    else begin
      id_4 <= 1;
    end
  end
endmodule
