
stm32f1_FreeRtos_.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a10  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08002b20  08002b20  00012b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b6c  08002b6c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002b6c  08002b6c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b6c  08002b6c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b6c  08002b6c  00012b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b70  08002b70  00012b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002b74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000df4  2000000c  08002b80  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e00  08002b80  00020e00  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000141d2  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b0d  00000000  00000000  00034207  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d68  00000000  00000000  00036d18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c40  00000000  00000000  00037a80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000036cb  00000000  00000000  000386c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c224  00000000  00000000  0003bd8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00078dd5  00000000  00000000  00047faf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c0d84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003610  00000000  00000000  000c0e00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	08002b08 	.word	0x08002b08

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	08002b08 	.word	0x08002b08

08000150 <htu21dTask>:

/*
 * void pointer olarak içerisinde global değişkenlerin bulunduğu struct'ın adresini gönder.
 * */

void htu21dTask(void *pvParameters){
 8000150:	b480      	push	{r7}
 8000152:	b087      	sub	sp, #28
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]

	int8_t *temperature = (int8_t *)pvParameters;
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	617b      	str	r3, [r7, #20]
	uint8_t *humidity = (uint8_t *)pvParameters++;
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	1c5a      	adds	r2, r3, #1
 8000160:	607a      	str	r2, [r7, #4]
 8000162:	613b      	str	r3, [r7, #16]
	int32_t lVariableExample = 0;	/* NOTE: prefix l is long */
 8000164:	2300      	movs	r3, #0
 8000166:	60fb      	str	r3, [r7, #12]

	for(;;){
 8000168:	e7fe      	b.n	8000168 <htu21dTask+0x18>
	...

0800016c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b084      	sub	sp, #16
 8000170:	af02      	add	r7, sp, #8

	TaskHandle_t tsl2561Handler = NULL;
 8000172:	2300      	movs	r3, #0
 8000174:	607b      	str	r3, [r7, #4]
	TaskHandle_t htu21dHandler = NULL;
 8000176:	2300      	movs	r3, #0
 8000178:	603b      	str	r3, [r7, #0]

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800017a:	f000 fa5f 	bl	800063c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800017e:	f000 f837 	bl	80001f0 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000182:	f000 f8a1 	bl	80002c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000186:	f000 f875 	bl	8000274 <MX_USART2_UART_Init>

  /* Create tasks */
  if(pdPASS != xTaskCreate(tsl2561Task, "tsl2561Task",
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	9301      	str	r3, [sp, #4]
 800018e:	2306      	movs	r3, #6
 8000190:	9300      	str	r3, [sp, #0]
 8000192:	4b11      	ldr	r3, [pc, #68]	; (80001d8 <main+0x6c>)
 8000194:	2280      	movs	r2, #128	; 0x80
 8000196:	4911      	ldr	r1, [pc, #68]	; (80001dc <main+0x70>)
 8000198:	4811      	ldr	r0, [pc, #68]	; (80001e0 <main+0x74>)
 800019a:	f001 fd16 	bl	8001bca <xTaskCreate>
 800019e:	4603      	mov	r3, r0
 80001a0:	2b01      	cmp	r3, #1
 80001a2:	d002      	beq.n	80001aa <main+0x3e>
		  	  configMINIMAL_STACK_SIZE, (void *)&envmonitor.sensor.tsl2561.lux,
			  configMAX_PRIORITIES - 1, tsl2561Handler)){

	  return -1;
 80001a4:	f04f 33ff 	mov.w	r3, #4294967295
 80001a8:	e012      	b.n	80001d0 <main+0x64>
  }

  if(pdPASS != xTaskCreate(htu21dTask, "htu21dTask",
 80001aa:	683b      	ldr	r3, [r7, #0]
 80001ac:	9301      	str	r3, [sp, #4]
 80001ae:	2306      	movs	r3, #6
 80001b0:	9300      	str	r3, [sp, #0]
 80001b2:	4b0c      	ldr	r3, [pc, #48]	; (80001e4 <main+0x78>)
 80001b4:	2280      	movs	r2, #128	; 0x80
 80001b6:	490c      	ldr	r1, [pc, #48]	; (80001e8 <main+0x7c>)
 80001b8:	480c      	ldr	r0, [pc, #48]	; (80001ec <main+0x80>)
 80001ba:	f001 fd06 	bl	8001bca <xTaskCreate>
 80001be:	4603      	mov	r3, r0
 80001c0:	2b01      	cmp	r3, #1
 80001c2:	d002      	beq.n	80001ca <main+0x5e>
		  	  configMINIMAL_STACK_SIZE, (void *)&envmonitor.sensor.htu21d.temperature,
			  configMAX_PRIORITIES - 1, htu21dHandler)){

	  return -1;
 80001c4:	f04f 33ff 	mov.w	r3, #4294967295
 80001c8:	e002      	b.n	80001d0 <main+0x64>
  }

  /* Start the scheduler so the tasks start executing. */
  vTaskStartScheduler();
 80001ca:	f001 fe27 	bl	8001e1c <vTaskStartScheduler>

  for(;;);
 80001ce:	e7fe      	b.n	80001ce <main+0x62>
  /* Infinite loop */
  while (1)
  {

  }
}
 80001d0:	4618      	mov	r0, r3
 80001d2:	3708      	adds	r7, #8
 80001d4:	46bd      	mov	sp, r7
 80001d6:	bd80      	pop	{r7, pc}
 80001d8:	2000002a 	.word	0x2000002a
 80001dc:	08002b20 	.word	0x08002b20
 80001e0:	08000629 	.word	0x08000629
 80001e4:	20000028 	.word	0x20000028
 80001e8:	08002b2c 	.word	0x08002b2c
 80001ec:	08000151 	.word	0x08000151

080001f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b090      	sub	sp, #64	; 0x40
 80001f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f6:	f107 0318 	add.w	r3, r7, #24
 80001fa:	2228      	movs	r2, #40	; 0x28
 80001fc:	2100      	movs	r1, #0
 80001fe:	4618      	mov	r0, r3
 8000200:	f002 fc7a 	bl	8002af8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000204:	1d3b      	adds	r3, r7, #4
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]
 800020a:	605a      	str	r2, [r3, #4]
 800020c:	609a      	str	r2, [r3, #8]
 800020e:	60da      	str	r2, [r3, #12]
 8000210:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000212:	2302      	movs	r3, #2
 8000214:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000216:	2301      	movs	r3, #1
 8000218:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021a:	2310      	movs	r3, #16
 800021c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800021e:	2302      	movs	r3, #2
 8000220:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000222:	2300      	movs	r3, #0
 8000224:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000226:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800022a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800022c:	f107 0318 	add.w	r3, r7, #24
 8000230:	4618      	mov	r0, r3
 8000232:	f000 fca9 	bl	8000b88 <HAL_RCC_OscConfig>
 8000236:	4603      	mov	r3, r0
 8000238:	2b00      	cmp	r3, #0
 800023a:	d001      	beq.n	8000240 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800023c:	f000 f8c4 	bl	80003c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000240:	230f      	movs	r3, #15
 8000242:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000244:	2302      	movs	r3, #2
 8000246:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000248:	2300      	movs	r3, #0
 800024a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800024c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000250:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000252:	2300      	movs	r3, #0
 8000254:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000256:	1d3b      	adds	r3, r7, #4
 8000258:	2102      	movs	r1, #2
 800025a:	4618      	mov	r0, r3
 800025c:	f000 fef8 	bl	8001050 <HAL_RCC_ClockConfig>
 8000260:	4603      	mov	r3, r0
 8000262:	2b00      	cmp	r3, #0
 8000264:	d001      	beq.n	800026a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000266:	f000 f8af 	bl	80003c8 <Error_Handler>
  }
}
 800026a:	bf00      	nop
 800026c:	3740      	adds	r7, #64	; 0x40
 800026e:	46bd      	mov	sp, r7
 8000270:	bd80      	pop	{r7, pc}
	...

08000274 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000278:	4b11      	ldr	r3, [pc, #68]	; (80002c0 <MX_USART2_UART_Init+0x4c>)
 800027a:	4a12      	ldr	r2, [pc, #72]	; (80002c4 <MX_USART2_UART_Init+0x50>)
 800027c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800027e:	4b10      	ldr	r3, [pc, #64]	; (80002c0 <MX_USART2_UART_Init+0x4c>)
 8000280:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000284:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000286:	4b0e      	ldr	r3, [pc, #56]	; (80002c0 <MX_USART2_UART_Init+0x4c>)
 8000288:	2200      	movs	r2, #0
 800028a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800028c:	4b0c      	ldr	r3, [pc, #48]	; (80002c0 <MX_USART2_UART_Init+0x4c>)
 800028e:	2200      	movs	r2, #0
 8000290:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000292:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <MX_USART2_UART_Init+0x4c>)
 8000294:	2200      	movs	r2, #0
 8000296:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000298:	4b09      	ldr	r3, [pc, #36]	; (80002c0 <MX_USART2_UART_Init+0x4c>)
 800029a:	220c      	movs	r2, #12
 800029c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800029e:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <MX_USART2_UART_Init+0x4c>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80002a4:	4b06      	ldr	r3, [pc, #24]	; (80002c0 <MX_USART2_UART_Init+0x4c>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002aa:	4805      	ldr	r0, [pc, #20]	; (80002c0 <MX_USART2_UART_Init+0x4c>)
 80002ac:	f001 fab0 	bl	8001810 <HAL_UART_Init>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80002b6:	f000 f887 	bl	80003c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002ba:	bf00      	nop
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	20000d7c 	.word	0x20000d7c
 80002c4:	40004400 	.word	0x40004400

080002c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b088      	sub	sp, #32
 80002cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ce:	f107 0310 	add.w	r3, r7, #16
 80002d2:	2200      	movs	r2, #0
 80002d4:	601a      	str	r2, [r3, #0]
 80002d6:	605a      	str	r2, [r3, #4]
 80002d8:	609a      	str	r2, [r3, #8]
 80002da:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002dc:	4b2d      	ldr	r3, [pc, #180]	; (8000394 <MX_GPIO_Init+0xcc>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	4a2c      	ldr	r2, [pc, #176]	; (8000394 <MX_GPIO_Init+0xcc>)
 80002e2:	f043 0310 	orr.w	r3, r3, #16
 80002e6:	6193      	str	r3, [r2, #24]
 80002e8:	4b2a      	ldr	r3, [pc, #168]	; (8000394 <MX_GPIO_Init+0xcc>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	f003 0310 	and.w	r3, r3, #16
 80002f0:	60fb      	str	r3, [r7, #12]
 80002f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002f4:	4b27      	ldr	r3, [pc, #156]	; (8000394 <MX_GPIO_Init+0xcc>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	4a26      	ldr	r2, [pc, #152]	; (8000394 <MX_GPIO_Init+0xcc>)
 80002fa:	f043 0320 	orr.w	r3, r3, #32
 80002fe:	6193      	str	r3, [r2, #24]
 8000300:	4b24      	ldr	r3, [pc, #144]	; (8000394 <MX_GPIO_Init+0xcc>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	f003 0320 	and.w	r3, r3, #32
 8000308:	60bb      	str	r3, [r7, #8]
 800030a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800030c:	4b21      	ldr	r3, [pc, #132]	; (8000394 <MX_GPIO_Init+0xcc>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	4a20      	ldr	r2, [pc, #128]	; (8000394 <MX_GPIO_Init+0xcc>)
 8000312:	f043 0304 	orr.w	r3, r3, #4
 8000316:	6193      	str	r3, [r2, #24]
 8000318:	4b1e      	ldr	r3, [pc, #120]	; (8000394 <MX_GPIO_Init+0xcc>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	f003 0304 	and.w	r3, r3, #4
 8000320:	607b      	str	r3, [r7, #4]
 8000322:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000324:	4b1b      	ldr	r3, [pc, #108]	; (8000394 <MX_GPIO_Init+0xcc>)
 8000326:	699b      	ldr	r3, [r3, #24]
 8000328:	4a1a      	ldr	r2, [pc, #104]	; (8000394 <MX_GPIO_Init+0xcc>)
 800032a:	f043 0308 	orr.w	r3, r3, #8
 800032e:	6193      	str	r3, [r2, #24]
 8000330:	4b18      	ldr	r3, [pc, #96]	; (8000394 <MX_GPIO_Init+0xcc>)
 8000332:	699b      	ldr	r3, [r3, #24]
 8000334:	f003 0308 	and.w	r3, r3, #8
 8000338:	603b      	str	r3, [r7, #0]
 800033a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800033c:	2200      	movs	r2, #0
 800033e:	2120      	movs	r1, #32
 8000340:	4815      	ldr	r0, [pc, #84]	; (8000398 <MX_GPIO_Init+0xd0>)
 8000342:	f000 fbe7 	bl	8000b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000346:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800034a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800034c:	4b13      	ldr	r3, [pc, #76]	; (800039c <MX_GPIO_Init+0xd4>)
 800034e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000350:	2300      	movs	r3, #0
 8000352:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000354:	f107 0310 	add.w	r3, r7, #16
 8000358:	4619      	mov	r1, r3
 800035a:	4811      	ldr	r0, [pc, #68]	; (80003a0 <MX_GPIO_Init+0xd8>)
 800035c:	f000 fa7c 	bl	8000858 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000360:	2320      	movs	r3, #32
 8000362:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000364:	2301      	movs	r3, #1
 8000366:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000368:	2300      	movs	r3, #0
 800036a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800036c:	2302      	movs	r3, #2
 800036e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000370:	f107 0310 	add.w	r3, r7, #16
 8000374:	4619      	mov	r1, r3
 8000376:	4808      	ldr	r0, [pc, #32]	; (8000398 <MX_GPIO_Init+0xd0>)
 8000378:	f000 fa6e 	bl	8000858 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800037c:	2200      	movs	r2, #0
 800037e:	2105      	movs	r1, #5
 8000380:	2028      	movs	r0, #40	; 0x28
 8000382:	f000 fa3e 	bl	8000802 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000386:	2028      	movs	r0, #40	; 0x28
 8000388:	f000 fa57 	bl	800083a <HAL_NVIC_EnableIRQ>

}
 800038c:	bf00      	nop
 800038e:	3720      	adds	r7, #32
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}
 8000394:	40021000 	.word	0x40021000
 8000398:	40010800 	.word	0x40010800
 800039c:	10110000 	.word	0x10110000
 80003a0:	40011000 	.word	0x40011000

080003a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4a04      	ldr	r2, [pc, #16]	; (80003c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80003b2:	4293      	cmp	r3, r2
 80003b4:	d101      	bne.n	80003ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80003b6:	f000 f957 	bl	8000668 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	40012c00 	.word	0x40012c00

080003c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr

080003d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b084      	sub	sp, #16
 80003d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003da:	4b18      	ldr	r3, [pc, #96]	; (800043c <HAL_MspInit+0x68>)
 80003dc:	699b      	ldr	r3, [r3, #24]
 80003de:	4a17      	ldr	r2, [pc, #92]	; (800043c <HAL_MspInit+0x68>)
 80003e0:	f043 0301 	orr.w	r3, r3, #1
 80003e4:	6193      	str	r3, [r2, #24]
 80003e6:	4b15      	ldr	r3, [pc, #84]	; (800043c <HAL_MspInit+0x68>)
 80003e8:	699b      	ldr	r3, [r3, #24]
 80003ea:	f003 0301 	and.w	r3, r3, #1
 80003ee:	60bb      	str	r3, [r7, #8]
 80003f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003f2:	4b12      	ldr	r3, [pc, #72]	; (800043c <HAL_MspInit+0x68>)
 80003f4:	69db      	ldr	r3, [r3, #28]
 80003f6:	4a11      	ldr	r2, [pc, #68]	; (800043c <HAL_MspInit+0x68>)
 80003f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003fc:	61d3      	str	r3, [r2, #28]
 80003fe:	4b0f      	ldr	r3, [pc, #60]	; (800043c <HAL_MspInit+0x68>)
 8000400:	69db      	ldr	r3, [r3, #28]
 8000402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000406:	607b      	str	r3, [r7, #4]
 8000408:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800040a:	2200      	movs	r2, #0
 800040c:	210f      	movs	r1, #15
 800040e:	f06f 0001 	mvn.w	r0, #1
 8000412:	f000 f9f6 	bl	8000802 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000416:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <HAL_MspInit+0x6c>)
 8000418:	685b      	ldr	r3, [r3, #4]
 800041a:	60fb      	str	r3, [r7, #12]
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000422:	60fb      	str	r3, [r7, #12]
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800042a:	60fb      	str	r3, [r7, #12]
 800042c:	4a04      	ldr	r2, [pc, #16]	; (8000440 <HAL_MspInit+0x6c>)
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000432:	bf00      	nop
 8000434:	3710      	adds	r7, #16
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	40021000 	.word	0x40021000
 8000440:	40010000 	.word	0x40010000

08000444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b088      	sub	sp, #32
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044c:	f107 0310 	add.w	r3, r7, #16
 8000450:	2200      	movs	r2, #0
 8000452:	601a      	str	r2, [r3, #0]
 8000454:	605a      	str	r2, [r3, #4]
 8000456:	609a      	str	r2, [r3, #8]
 8000458:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	4a15      	ldr	r2, [pc, #84]	; (80004b4 <HAL_UART_MspInit+0x70>)
 8000460:	4293      	cmp	r3, r2
 8000462:	d123      	bne.n	80004ac <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000464:	4b14      	ldr	r3, [pc, #80]	; (80004b8 <HAL_UART_MspInit+0x74>)
 8000466:	69db      	ldr	r3, [r3, #28]
 8000468:	4a13      	ldr	r2, [pc, #76]	; (80004b8 <HAL_UART_MspInit+0x74>)
 800046a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800046e:	61d3      	str	r3, [r2, #28]
 8000470:	4b11      	ldr	r3, [pc, #68]	; (80004b8 <HAL_UART_MspInit+0x74>)
 8000472:	69db      	ldr	r3, [r3, #28]
 8000474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000478:	60fb      	str	r3, [r7, #12]
 800047a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800047c:	4b0e      	ldr	r3, [pc, #56]	; (80004b8 <HAL_UART_MspInit+0x74>)
 800047e:	699b      	ldr	r3, [r3, #24]
 8000480:	4a0d      	ldr	r2, [pc, #52]	; (80004b8 <HAL_UART_MspInit+0x74>)
 8000482:	f043 0304 	orr.w	r3, r3, #4
 8000486:	6193      	str	r3, [r2, #24]
 8000488:	4b0b      	ldr	r3, [pc, #44]	; (80004b8 <HAL_UART_MspInit+0x74>)
 800048a:	699b      	ldr	r3, [r3, #24]
 800048c:	f003 0304 	and.w	r3, r3, #4
 8000490:	60bb      	str	r3, [r7, #8]
 8000492:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000494:	230c      	movs	r3, #12
 8000496:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000498:	2302      	movs	r3, #2
 800049a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049c:	2302      	movs	r3, #2
 800049e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a0:	f107 0310 	add.w	r3, r7, #16
 80004a4:	4619      	mov	r1, r3
 80004a6:	4805      	ldr	r0, [pc, #20]	; (80004bc <HAL_UART_MspInit+0x78>)
 80004a8:	f000 f9d6 	bl	8000858 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80004ac:	bf00      	nop
 80004ae:	3720      	adds	r7, #32
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	40004400 	.word	0x40004400
 80004b8:	40021000 	.word	0x40021000
 80004bc:	40010800 	.word	0x40010800

080004c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b08c      	sub	sp, #48	; 0x30
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80004c8:	2300      	movs	r3, #0
 80004ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80004cc:	2300      	movs	r3, #0
 80004ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 80004d0:	2200      	movs	r2, #0
 80004d2:	6879      	ldr	r1, [r7, #4]
 80004d4:	2019      	movs	r0, #25
 80004d6:	f000 f994 	bl	8000802 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 80004da:	2019      	movs	r0, #25
 80004dc:	f000 f9ad 	bl	800083a <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80004e0:	4b1e      	ldr	r3, [pc, #120]	; (800055c <HAL_InitTick+0x9c>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	4a1d      	ldr	r2, [pc, #116]	; (800055c <HAL_InitTick+0x9c>)
 80004e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80004ea:	6193      	str	r3, [r2, #24]
 80004ec:	4b1b      	ldr	r3, [pc, #108]	; (800055c <HAL_InitTick+0x9c>)
 80004ee:	699b      	ldr	r3, [r3, #24]
 80004f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80004f4:	60fb      	str	r3, [r7, #12]
 80004f6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004f8:	f107 0210 	add.w	r2, r7, #16
 80004fc:	f107 0314 	add.w	r3, r7, #20
 8000500:	4611      	mov	r1, r2
 8000502:	4618      	mov	r0, r3
 8000504:	f000 ff44 	bl	8001390 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000508:	f000 ff2e 	bl	8001368 <HAL_RCC_GetPCLK2Freq>
 800050c:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800050e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000510:	4a13      	ldr	r2, [pc, #76]	; (8000560 <HAL_InitTick+0xa0>)
 8000512:	fba2 2303 	umull	r2, r3, r2, r3
 8000516:	0c9b      	lsrs	r3, r3, #18
 8000518:	3b01      	subs	r3, #1
 800051a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800051c:	4b11      	ldr	r3, [pc, #68]	; (8000564 <HAL_InitTick+0xa4>)
 800051e:	4a12      	ldr	r2, [pc, #72]	; (8000568 <HAL_InitTick+0xa8>)
 8000520:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000522:	4b10      	ldr	r3, [pc, #64]	; (8000564 <HAL_InitTick+0xa4>)
 8000524:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000528:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800052a:	4a0e      	ldr	r2, [pc, #56]	; (8000564 <HAL_InitTick+0xa4>)
 800052c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800052e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000530:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <HAL_InitTick+0xa4>)
 8000532:	2200      	movs	r2, #0
 8000534:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000536:	4b0b      	ldr	r3, [pc, #44]	; (8000564 <HAL_InitTick+0xa4>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800053c:	4809      	ldr	r0, [pc, #36]	; (8000564 <HAL_InitTick+0xa4>)
 800053e:	f000 ff75 	bl	800142c <HAL_TIM_Base_Init>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d104      	bne.n	8000552 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000548:	4806      	ldr	r0, [pc, #24]	; (8000564 <HAL_InitTick+0xa4>)
 800054a:	f000 ffa3 	bl	8001494 <HAL_TIM_Base_Start_IT>
 800054e:	4603      	mov	r3, r0
 8000550:	e000      	b.n	8000554 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000552:	2301      	movs	r3, #1
}
 8000554:	4618      	mov	r0, r3
 8000556:	3730      	adds	r7, #48	; 0x30
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	40021000 	.word	0x40021000
 8000560:	431bde83 	.word	0x431bde83
 8000564:	20000dbc 	.word	0x20000dbc
 8000568:	40012c00 	.word	0x40012c00

0800056c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000570:	bf00      	nop
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr

08000578 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800057c:	e7fe      	b.n	800057c <HardFault_Handler+0x4>

0800057e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800057e:	b480      	push	{r7}
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000582:	e7fe      	b.n	8000582 <MemManage_Handler+0x4>

08000584 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000588:	e7fe      	b.n	8000588 <BusFault_Handler+0x4>

0800058a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800058a:	b480      	push	{r7}
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800058e:	e7fe      	b.n	800058e <UsageFault_Handler+0x4>

08000590 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	bc80      	pop	{r7}
 800059a:	4770      	bx	lr

0800059c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80005a0:	4802      	ldr	r0, [pc, #8]	; (80005ac <TIM1_UP_IRQHandler+0x10>)
 80005a2:	f000 ff91 	bl	80014c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000dbc 	.word	0x20000dbc

080005b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80005b4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80005b8:	f000 fac4 	bl	8000b44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}

080005c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80005c4:	4b15      	ldr	r3, [pc, #84]	; (800061c <SystemInit+0x5c>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a14      	ldr	r2, [pc, #80]	; (800061c <SystemInit+0x5c>)
 80005ca:	f043 0301 	orr.w	r3, r3, #1
 80005ce:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80005d0:	4b12      	ldr	r3, [pc, #72]	; (800061c <SystemInit+0x5c>)
 80005d2:	685a      	ldr	r2, [r3, #4]
 80005d4:	4911      	ldr	r1, [pc, #68]	; (800061c <SystemInit+0x5c>)
 80005d6:	4b12      	ldr	r3, [pc, #72]	; (8000620 <SystemInit+0x60>)
 80005d8:	4013      	ands	r3, r2
 80005da:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80005dc:	4b0f      	ldr	r3, [pc, #60]	; (800061c <SystemInit+0x5c>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a0e      	ldr	r2, [pc, #56]	; (800061c <SystemInit+0x5c>)
 80005e2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80005e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005ea:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80005ec:	4b0b      	ldr	r3, [pc, #44]	; (800061c <SystemInit+0x5c>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a0a      	ldr	r2, [pc, #40]	; (800061c <SystemInit+0x5c>)
 80005f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005f6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <SystemInit+0x5c>)
 80005fa:	685b      	ldr	r3, [r3, #4]
 80005fc:	4a07      	ldr	r2, [pc, #28]	; (800061c <SystemInit+0x5c>)
 80005fe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000602:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <SystemInit+0x5c>)
 8000606:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800060a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800060c:	4b05      	ldr	r3, [pc, #20]	; (8000624 <SystemInit+0x64>)
 800060e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000612:	609a      	str	r2, [r3, #8]
#endif 
}
 8000614:	bf00      	nop
 8000616:	46bd      	mov	sp, r7
 8000618:	bc80      	pop	{r7}
 800061a:	4770      	bx	lr
 800061c:	40021000 	.word	0x40021000
 8000620:	f8ff0000 	.word	0xf8ff0000
 8000624:	e000ed00 	.word	0xe000ed00

08000628 <tsl2561Task>:

/*
 * void pointer olarak içerisinde global değişkenlerin bulunduğu struct'ın adresini gönder.
 * */

void tsl2561Task(void *pvParameters){
 8000628:	b480      	push	{r7}
 800062a:	b085      	sub	sp, #20
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]

	uint8_t *lux = (uint8_t *)pvParameters;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	60fb      	str	r3, [r7, #12]
	int32_t lVariableExample = 0;	/* NOTE: prefix l is long */
 8000634:	2300      	movs	r3, #0
 8000636:	60bb      	str	r3, [r7, #8]

	for(;;){
 8000638:	e7fe      	b.n	8000638 <tsl2561Task+0x10>
	...

0800063c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000640:	4b08      	ldr	r3, [pc, #32]	; (8000664 <HAL_Init+0x28>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a07      	ldr	r2, [pc, #28]	; (8000664 <HAL_Init+0x28>)
 8000646:	f043 0310 	orr.w	r3, r3, #16
 800064a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800064c:	2003      	movs	r0, #3
 800064e:	f000 f8cd 	bl	80007ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000652:	2000      	movs	r0, #0
 8000654:	f7ff ff34 	bl	80004c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000658:	f7ff febc 	bl	80003d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800065c:	2300      	movs	r3, #0
}
 800065e:	4618      	mov	r0, r3
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40022000 	.word	0x40022000

08000668 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800066c:	4b05      	ldr	r3, [pc, #20]	; (8000684 <HAL_IncTick+0x1c>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	461a      	mov	r2, r3
 8000672:	4b05      	ldr	r3, [pc, #20]	; (8000688 <HAL_IncTick+0x20>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4413      	add	r3, r2
 8000678:	4a03      	ldr	r2, [pc, #12]	; (8000688 <HAL_IncTick+0x20>)
 800067a:	6013      	str	r3, [r2, #0]
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr
 8000684:	20000004 	.word	0x20000004
 8000688:	20000dfc 	.word	0x20000dfc

0800068c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  return uwTick;
 8000690:	4b02      	ldr	r3, [pc, #8]	; (800069c <HAL_GetTick+0x10>)
 8000692:	681b      	ldr	r3, [r3, #0]
}
 8000694:	4618      	mov	r0, r3
 8000696:	46bd      	mov	sp, r7
 8000698:	bc80      	pop	{r7}
 800069a:	4770      	bx	lr
 800069c:	20000dfc 	.word	0x20000dfc

080006a0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b085      	sub	sp, #20
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	f003 0307 	and.w	r3, r3, #7
 80006ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b0:	4b0c      	ldr	r3, [pc, #48]	; (80006e4 <NVIC_SetPriorityGrouping+0x44>)
 80006b2:	68db      	ldr	r3, [r3, #12]
 80006b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006b6:	68ba      	ldr	r2, [r7, #8]
 80006b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006bc:	4013      	ands	r3, r2
 80006be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006d2:	4a04      	ldr	r2, [pc, #16]	; (80006e4 <NVIC_SetPriorityGrouping+0x44>)
 80006d4:	68bb      	ldr	r3, [r7, #8]
 80006d6:	60d3      	str	r3, [r2, #12]
}
 80006d8:	bf00      	nop
 80006da:	3714      	adds	r7, #20
 80006dc:	46bd      	mov	sp, r7
 80006de:	bc80      	pop	{r7}
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	e000ed00 	.word	0xe000ed00

080006e8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006ec:	4b04      	ldr	r3, [pc, #16]	; (8000700 <NVIC_GetPriorityGrouping+0x18>)
 80006ee:	68db      	ldr	r3, [r3, #12]
 80006f0:	0a1b      	lsrs	r3, r3, #8
 80006f2:	f003 0307 	and.w	r3, r3, #7
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bc80      	pop	{r7}
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	e000ed00 	.word	0xe000ed00

08000704 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	f003 021f 	and.w	r2, r3, #31
 8000714:	4906      	ldr	r1, [pc, #24]	; (8000730 <NVIC_EnableIRQ+0x2c>)
 8000716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071a:	095b      	lsrs	r3, r3, #5
 800071c:	2001      	movs	r0, #1
 800071e:	fa00 f202 	lsl.w	r2, r0, r2
 8000722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000726:	bf00      	nop
 8000728:	370c      	adds	r7, #12
 800072a:	46bd      	mov	sp, r7
 800072c:	bc80      	pop	{r7}
 800072e:	4770      	bx	lr
 8000730:	e000e100 	.word	0xe000e100

08000734 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	6039      	str	r1, [r7, #0]
 800073e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000744:	2b00      	cmp	r3, #0
 8000746:	da0b      	bge.n	8000760 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	b2da      	uxtb	r2, r3
 800074c:	490c      	ldr	r1, [pc, #48]	; (8000780 <NVIC_SetPriority+0x4c>)
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	f003 030f 	and.w	r3, r3, #15
 8000754:	3b04      	subs	r3, #4
 8000756:	0112      	lsls	r2, r2, #4
 8000758:	b2d2      	uxtb	r2, r2
 800075a:	440b      	add	r3, r1
 800075c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800075e:	e009      	b.n	8000774 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	b2da      	uxtb	r2, r3
 8000764:	4907      	ldr	r1, [pc, #28]	; (8000784 <NVIC_SetPriority+0x50>)
 8000766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076a:	0112      	lsls	r2, r2, #4
 800076c:	b2d2      	uxtb	r2, r2
 800076e:	440b      	add	r3, r1
 8000770:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000774:	bf00      	nop
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	bc80      	pop	{r7}
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	e000ed00 	.word	0xe000ed00
 8000784:	e000e100 	.word	0xe000e100

08000788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000788:	b480      	push	{r7}
 800078a:	b089      	sub	sp, #36	; 0x24
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	f003 0307 	and.w	r3, r3, #7
 800079a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800079c:	69fb      	ldr	r3, [r7, #28]
 800079e:	f1c3 0307 	rsb	r3, r3, #7
 80007a2:	2b04      	cmp	r3, #4
 80007a4:	bf28      	it	cs
 80007a6:	2304      	movcs	r3, #4
 80007a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007aa:	69fb      	ldr	r3, [r7, #28]
 80007ac:	3304      	adds	r3, #4
 80007ae:	2b06      	cmp	r3, #6
 80007b0:	d902      	bls.n	80007b8 <NVIC_EncodePriority+0x30>
 80007b2:	69fb      	ldr	r3, [r7, #28]
 80007b4:	3b03      	subs	r3, #3
 80007b6:	e000      	b.n	80007ba <NVIC_EncodePriority+0x32>
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007bc:	f04f 32ff 	mov.w	r2, #4294967295
 80007c0:	69bb      	ldr	r3, [r7, #24]
 80007c2:	fa02 f303 	lsl.w	r3, r2, r3
 80007c6:	43da      	mvns	r2, r3
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	401a      	ands	r2, r3
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007d0:	f04f 31ff 	mov.w	r1, #4294967295
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	fa01 f303 	lsl.w	r3, r1, r3
 80007da:	43d9      	mvns	r1, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e0:	4313      	orrs	r3, r2
         );
}
 80007e2:	4618      	mov	r0, r3
 80007e4:	3724      	adds	r7, #36	; 0x24
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr

080007ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f7ff ff53 	bl	80006a0 <NVIC_SetPriorityGrouping>
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}

08000802 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000802:	b580      	push	{r7, lr}
 8000804:	b086      	sub	sp, #24
 8000806:	af00      	add	r7, sp, #0
 8000808:	4603      	mov	r3, r0
 800080a:	60b9      	str	r1, [r7, #8]
 800080c:	607a      	str	r2, [r7, #4]
 800080e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000814:	f7ff ff68 	bl	80006e8 <NVIC_GetPriorityGrouping>
 8000818:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	68b9      	ldr	r1, [r7, #8]
 800081e:	6978      	ldr	r0, [r7, #20]
 8000820:	f7ff ffb2 	bl	8000788 <NVIC_EncodePriority>
 8000824:	4602      	mov	r2, r0
 8000826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800082a:	4611      	mov	r1, r2
 800082c:	4618      	mov	r0, r3
 800082e:	f7ff ff81 	bl	8000734 <NVIC_SetPriority>
}
 8000832:	bf00      	nop
 8000834:	3718      	adds	r7, #24
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	4603      	mov	r3, r0
 8000842:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff ff5b 	bl	8000704 <NVIC_EnableIRQ>
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
	...

08000858 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000858:	b480      	push	{r7}
 800085a:	b08b      	sub	sp, #44	; 0x2c
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000862:	2300      	movs	r3, #0
 8000864:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8000866:	2300      	movs	r3, #0
 8000868:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800086a:	2300      	movs	r3, #0
 800086c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800086e:	2300      	movs	r3, #0
 8000870:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
 800087a:	e127      	b.n	8000acc <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 800087c:	2201      	movs	r2, #1
 800087e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000880:	fa02 f303 	lsl.w	r3, r2, r3
 8000884:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	69fa      	ldr	r2, [r7, #28]
 800088c:	4013      	ands	r3, r2
 800088e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000890:	69ba      	ldr	r2, [r7, #24]
 8000892:	69fb      	ldr	r3, [r7, #28]
 8000894:	429a      	cmp	r2, r3
 8000896:	f040 8116 	bne.w	8000ac6 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	2b12      	cmp	r3, #18
 80008a0:	d034      	beq.n	800090c <HAL_GPIO_Init+0xb4>
 80008a2:	2b12      	cmp	r3, #18
 80008a4:	d80d      	bhi.n	80008c2 <HAL_GPIO_Init+0x6a>
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	d02b      	beq.n	8000902 <HAL_GPIO_Init+0xaa>
 80008aa:	2b02      	cmp	r3, #2
 80008ac:	d804      	bhi.n	80008b8 <HAL_GPIO_Init+0x60>
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d031      	beq.n	8000916 <HAL_GPIO_Init+0xbe>
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d01c      	beq.n	80008f0 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80008b6:	e048      	b.n	800094a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80008b8:	2b03      	cmp	r3, #3
 80008ba:	d043      	beq.n	8000944 <HAL_GPIO_Init+0xec>
 80008bc:	2b11      	cmp	r3, #17
 80008be:	d01b      	beq.n	80008f8 <HAL_GPIO_Init+0xa0>
          break;
 80008c0:	e043      	b.n	800094a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80008c2:	4a87      	ldr	r2, [pc, #540]	; (8000ae0 <HAL_GPIO_Init+0x288>)
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d026      	beq.n	8000916 <HAL_GPIO_Init+0xbe>
 80008c8:	4a85      	ldr	r2, [pc, #532]	; (8000ae0 <HAL_GPIO_Init+0x288>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d806      	bhi.n	80008dc <HAL_GPIO_Init+0x84>
 80008ce:	4a85      	ldr	r2, [pc, #532]	; (8000ae4 <HAL_GPIO_Init+0x28c>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d020      	beq.n	8000916 <HAL_GPIO_Init+0xbe>
 80008d4:	4a84      	ldr	r2, [pc, #528]	; (8000ae8 <HAL_GPIO_Init+0x290>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d01d      	beq.n	8000916 <HAL_GPIO_Init+0xbe>
          break;
 80008da:	e036      	b.n	800094a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80008dc:	4a83      	ldr	r2, [pc, #524]	; (8000aec <HAL_GPIO_Init+0x294>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d019      	beq.n	8000916 <HAL_GPIO_Init+0xbe>
 80008e2:	4a83      	ldr	r2, [pc, #524]	; (8000af0 <HAL_GPIO_Init+0x298>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d016      	beq.n	8000916 <HAL_GPIO_Init+0xbe>
 80008e8:	4a82      	ldr	r2, [pc, #520]	; (8000af4 <HAL_GPIO_Init+0x29c>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d013      	beq.n	8000916 <HAL_GPIO_Init+0xbe>
          break;
 80008ee:	e02c      	b.n	800094a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	68db      	ldr	r3, [r3, #12]
 80008f4:	623b      	str	r3, [r7, #32]
          break;
 80008f6:	e028      	b.n	800094a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	3304      	adds	r3, #4
 80008fe:	623b      	str	r3, [r7, #32]
          break;
 8000900:	e023      	b.n	800094a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	68db      	ldr	r3, [r3, #12]
 8000906:	3308      	adds	r3, #8
 8000908:	623b      	str	r3, [r7, #32]
          break;
 800090a:	e01e      	b.n	800094a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	330c      	adds	r3, #12
 8000912:	623b      	str	r3, [r7, #32]
          break;
 8000914:	e019      	b.n	800094a <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	689b      	ldr	r3, [r3, #8]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d102      	bne.n	8000924 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800091e:	2304      	movs	r3, #4
 8000920:	623b      	str	r3, [r7, #32]
          break;
 8000922:	e012      	b.n	800094a <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	2b01      	cmp	r3, #1
 800092a:	d105      	bne.n	8000938 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800092c:	2308      	movs	r3, #8
 800092e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	69fa      	ldr	r2, [r7, #28]
 8000934:	611a      	str	r2, [r3, #16]
          break;
 8000936:	e008      	b.n	800094a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000938:	2308      	movs	r3, #8
 800093a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	69fa      	ldr	r2, [r7, #28]
 8000940:	615a      	str	r2, [r3, #20]
          break;
 8000942:	e002      	b.n	800094a <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
          break;
 8000948:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800094a:	69bb      	ldr	r3, [r7, #24]
 800094c:	2bff      	cmp	r3, #255	; 0xff
 800094e:	d801      	bhi.n	8000954 <HAL_GPIO_Init+0xfc>
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	e001      	b.n	8000958 <HAL_GPIO_Init+0x100>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	3304      	adds	r3, #4
 8000958:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800095a:	69bb      	ldr	r3, [r7, #24]
 800095c:	2bff      	cmp	r3, #255	; 0xff
 800095e:	d802      	bhi.n	8000966 <HAL_GPIO_Init+0x10e>
 8000960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	e002      	b.n	800096c <HAL_GPIO_Init+0x114>
 8000966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000968:	3b08      	subs	r3, #8
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	210f      	movs	r1, #15
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	fa01 f303 	lsl.w	r3, r1, r3
 800097a:	43db      	mvns	r3, r3
 800097c:	401a      	ands	r2, r3
 800097e:	6a39      	ldr	r1, [r7, #32]
 8000980:	693b      	ldr	r3, [r7, #16]
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	431a      	orrs	r2, r3
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000994:	2b00      	cmp	r3, #0
 8000996:	f000 8096 	beq.w	8000ac6 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800099a:	4b57      	ldr	r3, [pc, #348]	; (8000af8 <HAL_GPIO_Init+0x2a0>)
 800099c:	699b      	ldr	r3, [r3, #24]
 800099e:	4a56      	ldr	r2, [pc, #344]	; (8000af8 <HAL_GPIO_Init+0x2a0>)
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	6193      	str	r3, [r2, #24]
 80009a6:	4b54      	ldr	r3, [pc, #336]	; (8000af8 <HAL_GPIO_Init+0x2a0>)
 80009a8:	699b      	ldr	r3, [r3, #24]
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80009b2:	4a52      	ldr	r2, [pc, #328]	; (8000afc <HAL_GPIO_Init+0x2a4>)
 80009b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b6:	089b      	lsrs	r3, r3, #2
 80009b8:	3302      	adds	r3, #2
 80009ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009be:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80009c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009c2:	f003 0303 	and.w	r3, r3, #3
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	220f      	movs	r2, #15
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	43db      	mvns	r3, r3
 80009d0:	697a      	ldr	r2, [r7, #20]
 80009d2:	4013      	ands	r3, r2
 80009d4:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4a49      	ldr	r2, [pc, #292]	; (8000b00 <HAL_GPIO_Init+0x2a8>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d013      	beq.n	8000a06 <HAL_GPIO_Init+0x1ae>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4a48      	ldr	r2, [pc, #288]	; (8000b04 <HAL_GPIO_Init+0x2ac>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d00d      	beq.n	8000a02 <HAL_GPIO_Init+0x1aa>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4a47      	ldr	r2, [pc, #284]	; (8000b08 <HAL_GPIO_Init+0x2b0>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d007      	beq.n	80009fe <HAL_GPIO_Init+0x1a6>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4a46      	ldr	r2, [pc, #280]	; (8000b0c <HAL_GPIO_Init+0x2b4>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d101      	bne.n	80009fa <HAL_GPIO_Init+0x1a2>
 80009f6:	2303      	movs	r3, #3
 80009f8:	e006      	b.n	8000a08 <HAL_GPIO_Init+0x1b0>
 80009fa:	2304      	movs	r3, #4
 80009fc:	e004      	b.n	8000a08 <HAL_GPIO_Init+0x1b0>
 80009fe:	2302      	movs	r3, #2
 8000a00:	e002      	b.n	8000a08 <HAL_GPIO_Init+0x1b0>
 8000a02:	2301      	movs	r3, #1
 8000a04:	e000      	b.n	8000a08 <HAL_GPIO_Init+0x1b0>
 8000a06:	2300      	movs	r3, #0
 8000a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a0a:	f002 0203 	and.w	r2, r2, #3
 8000a0e:	0092      	lsls	r2, r2, #2
 8000a10:	4093      	lsls	r3, r2
 8000a12:	697a      	ldr	r2, [r7, #20]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8000a18:	4938      	ldr	r1, [pc, #224]	; (8000afc <HAL_GPIO_Init+0x2a4>)
 8000a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a1c:	089b      	lsrs	r3, r3, #2
 8000a1e:	3302      	adds	r3, #2
 8000a20:	697a      	ldr	r2, [r7, #20]
 8000a22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d006      	beq.n	8000a40 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a32:	4b37      	ldr	r3, [pc, #220]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	4936      	ldr	r1, [pc, #216]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	600b      	str	r3, [r1, #0]
 8000a3e:	e006      	b.n	8000a4e <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a40:	4b33      	ldr	r3, [pc, #204]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	69bb      	ldr	r3, [r7, #24]
 8000a46:	43db      	mvns	r3, r3
 8000a48:	4931      	ldr	r1, [pc, #196]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d006      	beq.n	8000a68 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a5a:	4b2d      	ldr	r3, [pc, #180]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a5c:	685a      	ldr	r2, [r3, #4]
 8000a5e:	492c      	ldr	r1, [pc, #176]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a60:	69bb      	ldr	r3, [r7, #24]
 8000a62:	4313      	orrs	r3, r2
 8000a64:	604b      	str	r3, [r1, #4]
 8000a66:	e006      	b.n	8000a76 <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a68:	4b29      	ldr	r3, [pc, #164]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a6a:	685a      	ldr	r2, [r3, #4]
 8000a6c:	69bb      	ldr	r3, [r7, #24]
 8000a6e:	43db      	mvns	r3, r3
 8000a70:	4927      	ldr	r1, [pc, #156]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a72:	4013      	ands	r3, r2
 8000a74:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d006      	beq.n	8000a90 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a82:	4b23      	ldr	r3, [pc, #140]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a84:	689a      	ldr	r2, [r3, #8]
 8000a86:	4922      	ldr	r1, [pc, #136]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a88:	69bb      	ldr	r3, [r7, #24]
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	608b      	str	r3, [r1, #8]
 8000a8e:	e006      	b.n	8000a9e <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a90:	4b1f      	ldr	r3, [pc, #124]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a92:	689a      	ldr	r2, [r3, #8]
 8000a94:	69bb      	ldr	r3, [r7, #24]
 8000a96:	43db      	mvns	r3, r3
 8000a98:	491d      	ldr	r1, [pc, #116]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d006      	beq.n	8000ab8 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000aaa:	4b19      	ldr	r3, [pc, #100]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000aac:	68da      	ldr	r2, [r3, #12]
 8000aae:	4918      	ldr	r1, [pc, #96]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000ab0:	69bb      	ldr	r3, [r7, #24]
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	60cb      	str	r3, [r1, #12]
 8000ab6:	e006      	b.n	8000ac6 <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ab8:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000aba:	68da      	ldr	r2, [r3, #12]
 8000abc:	69bb      	ldr	r3, [r7, #24]
 8000abe:	43db      	mvns	r3, r3
 8000ac0:	4913      	ldr	r1, [pc, #76]	; (8000b10 <HAL_GPIO_Init+0x2b8>)
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac8:	3301      	adds	r3, #1
 8000aca:	627b      	str	r3, [r7, #36]	; 0x24
 8000acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ace:	2b0f      	cmp	r3, #15
 8000ad0:	f67f aed4 	bls.w	800087c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000ad4:	bf00      	nop
 8000ad6:	372c      	adds	r7, #44	; 0x2c
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	10210000 	.word	0x10210000
 8000ae4:	10110000 	.word	0x10110000
 8000ae8:	10120000 	.word	0x10120000
 8000aec:	10310000 	.word	0x10310000
 8000af0:	10320000 	.word	0x10320000
 8000af4:	10220000 	.word	0x10220000
 8000af8:	40021000 	.word	0x40021000
 8000afc:	40010000 	.word	0x40010000
 8000b00:	40010800 	.word	0x40010800
 8000b04:	40010c00 	.word	0x40010c00
 8000b08:	40011000 	.word	0x40011000
 8000b0c:	40011400 	.word	0x40011400
 8000b10:	40010400 	.word	0x40010400

08000b14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	460b      	mov	r3, r1
 8000b1e:	807b      	strh	r3, [r7, #2]
 8000b20:	4613      	mov	r3, r2
 8000b22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b24:	787b      	ldrb	r3, [r7, #1]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d003      	beq.n	8000b32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b2a:	887a      	ldrh	r2, [r7, #2]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000b30:	e003      	b.n	8000b3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b32:	887b      	ldrh	r3, [r7, #2]
 8000b34:	041a      	lsls	r2, r3, #16
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	611a      	str	r2, [r3, #16]
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bc80      	pop	{r7}
 8000b42:	4770      	bx	lr

08000b44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000b4e:	4b08      	ldr	r3, [pc, #32]	; (8000b70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b50:	695a      	ldr	r2, [r3, #20]
 8000b52:	88fb      	ldrh	r3, [r7, #6]
 8000b54:	4013      	ands	r3, r2
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d006      	beq.n	8000b68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b5a:	4a05      	ldr	r2, [pc, #20]	; (8000b70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b5c:	88fb      	ldrh	r3, [r7, #6]
 8000b5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b60:	88fb      	ldrh	r3, [r7, #6]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f000 f806 	bl	8000b74 <HAL_GPIO_EXTI_Callback>
  }
}
 8000b68:	bf00      	nop
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40010400 	.word	0x40010400

08000b74 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000b7e:	bf00      	nop
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr

08000b88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000b90:	2300      	movs	r3, #0
 8000b92:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f003 0301 	and.w	r3, r3, #1
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	f000 8087 	beq.w	8000cb0 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000ba2:	4b92      	ldr	r3, [pc, #584]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f003 030c 	and.w	r3, r3, #12
 8000baa:	2b04      	cmp	r3, #4
 8000bac:	d00c      	beq.n	8000bc8 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bae:	4b8f      	ldr	r3, [pc, #572]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f003 030c 	and.w	r3, r3, #12
 8000bb6:	2b08      	cmp	r3, #8
 8000bb8:	d112      	bne.n	8000be0 <HAL_RCC_OscConfig+0x58>
 8000bba:	4b8c      	ldr	r3, [pc, #560]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bc6:	d10b      	bne.n	8000be0 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bc8:	4b88      	ldr	r3, [pc, #544]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d06c      	beq.n	8000cae <HAL_RCC_OscConfig+0x126>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d168      	bne.n	8000cae <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e22d      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000be8:	d106      	bne.n	8000bf8 <HAL_RCC_OscConfig+0x70>
 8000bea:	4b80      	ldr	r3, [pc, #512]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a7f      	ldr	r2, [pc, #508]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bf4:	6013      	str	r3, [r2, #0]
 8000bf6:	e02e      	b.n	8000c56 <HAL_RCC_OscConfig+0xce>
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d10c      	bne.n	8000c1a <HAL_RCC_OscConfig+0x92>
 8000c00:	4b7a      	ldr	r3, [pc, #488]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a79      	ldr	r2, [pc, #484]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c0a:	6013      	str	r3, [r2, #0]
 8000c0c:	4b77      	ldr	r3, [pc, #476]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a76      	ldr	r2, [pc, #472]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c16:	6013      	str	r3, [r2, #0]
 8000c18:	e01d      	b.n	8000c56 <HAL_RCC_OscConfig+0xce>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c22:	d10c      	bne.n	8000c3e <HAL_RCC_OscConfig+0xb6>
 8000c24:	4b71      	ldr	r3, [pc, #452]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a70      	ldr	r2, [pc, #448]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c2e:	6013      	str	r3, [r2, #0]
 8000c30:	4b6e      	ldr	r3, [pc, #440]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a6d      	ldr	r2, [pc, #436]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c3a:	6013      	str	r3, [r2, #0]
 8000c3c:	e00b      	b.n	8000c56 <HAL_RCC_OscConfig+0xce>
 8000c3e:	4b6b      	ldr	r3, [pc, #428]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a6a      	ldr	r2, [pc, #424]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c48:	6013      	str	r3, [r2, #0]
 8000c4a:	4b68      	ldr	r3, [pc, #416]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a67      	ldr	r2, [pc, #412]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c54:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d013      	beq.n	8000c86 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c5e:	f7ff fd15 	bl	800068c <HAL_GetTick>
 8000c62:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c64:	e008      	b.n	8000c78 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c66:	f7ff fd11 	bl	800068c <HAL_GetTick>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	2b64      	cmp	r3, #100	; 0x64
 8000c72:	d901      	bls.n	8000c78 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8000c74:	2303      	movs	r3, #3
 8000c76:	e1e1      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c78:	4b5c      	ldr	r3, [pc, #368]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d0f0      	beq.n	8000c66 <HAL_RCC_OscConfig+0xde>
 8000c84:	e014      	b.n	8000cb0 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c86:	f7ff fd01 	bl	800068c <HAL_GetTick>
 8000c8a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c8c:	e008      	b.n	8000ca0 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c8e:	f7ff fcfd 	bl	800068c <HAL_GetTick>
 8000c92:	4602      	mov	r2, r0
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	2b64      	cmp	r3, #100	; 0x64
 8000c9a:	d901      	bls.n	8000ca0 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	e1cd      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ca0:	4b52      	ldr	r3, [pc, #328]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d1f0      	bne.n	8000c8e <HAL_RCC_OscConfig+0x106>
 8000cac:	e000      	b.n	8000cb0 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cae:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f003 0302 	and.w	r3, r3, #2
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d063      	beq.n	8000d84 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000cbc:	4b4b      	ldr	r3, [pc, #300]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	f003 030c 	and.w	r3, r3, #12
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d00b      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cc8:	4b48      	ldr	r3, [pc, #288]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	f003 030c 	and.w	r3, r3, #12
 8000cd0:	2b08      	cmp	r3, #8
 8000cd2:	d11c      	bne.n	8000d0e <HAL_RCC_OscConfig+0x186>
 8000cd4:	4b45      	ldr	r3, [pc, #276]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d116      	bne.n	8000d0e <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ce0:	4b42      	ldr	r3, [pc, #264]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f003 0302 	and.w	r3, r3, #2
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d005      	beq.n	8000cf8 <HAL_RCC_OscConfig+0x170>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	691b      	ldr	r3, [r3, #16]
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d001      	beq.n	8000cf8 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	e1a1      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cf8:	4b3c      	ldr	r3, [pc, #240]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	695b      	ldr	r3, [r3, #20]
 8000d04:	00db      	lsls	r3, r3, #3
 8000d06:	4939      	ldr	r1, [pc, #228]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d0c:	e03a      	b.n	8000d84 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	691b      	ldr	r3, [r3, #16]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d020      	beq.n	8000d58 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d16:	4b36      	ldr	r3, [pc, #216]	; (8000df0 <HAL_RCC_OscConfig+0x268>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d1c:	f7ff fcb6 	bl	800068c <HAL_GetTick>
 8000d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d22:	e008      	b.n	8000d36 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d24:	f7ff fcb2 	bl	800068c <HAL_GetTick>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d901      	bls.n	8000d36 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8000d32:	2303      	movs	r3, #3
 8000d34:	e182      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d36:	4b2d      	ldr	r3, [pc, #180]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f003 0302 	and.w	r3, r3, #2
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d0f0      	beq.n	8000d24 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d42:	4b2a      	ldr	r3, [pc, #168]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	695b      	ldr	r3, [r3, #20]
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	4926      	ldr	r1, [pc, #152]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000d52:	4313      	orrs	r3, r2
 8000d54:	600b      	str	r3, [r1, #0]
 8000d56:	e015      	b.n	8000d84 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d58:	4b25      	ldr	r3, [pc, #148]	; (8000df0 <HAL_RCC_OscConfig+0x268>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d5e:	f7ff fc95 	bl	800068c <HAL_GetTick>
 8000d62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d64:	e008      	b.n	8000d78 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d66:	f7ff fc91 	bl	800068c <HAL_GetTick>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	1ad3      	subs	r3, r2, r3
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d901      	bls.n	8000d78 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8000d74:	2303      	movs	r3, #3
 8000d76:	e161      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d78:	4b1c      	ldr	r3, [pc, #112]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f003 0302 	and.w	r3, r3, #2
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d1f0      	bne.n	8000d66 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f003 0308 	and.w	r3, r3, #8
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d039      	beq.n	8000e04 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d019      	beq.n	8000dcc <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d98:	4b16      	ldr	r3, [pc, #88]	; (8000df4 <HAL_RCC_OscConfig+0x26c>)
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d9e:	f7ff fc75 	bl	800068c <HAL_GetTick>
 8000da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000da4:	e008      	b.n	8000db8 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000da6:	f7ff fc71 	bl	800068c <HAL_GetTick>
 8000daa:	4602      	mov	r2, r0
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d901      	bls.n	8000db8 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000db4:	2303      	movs	r3, #3
 8000db6:	e141      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000db8:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <HAL_RCC_OscConfig+0x264>)
 8000dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dbc:	f003 0302 	and.w	r3, r3, #2
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d0f0      	beq.n	8000da6 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	f000 fb13 	bl	80013f0 <RCC_Delay>
 8000dca:	e01b      	b.n	8000e04 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dcc:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <HAL_RCC_OscConfig+0x26c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dd2:	f7ff fc5b 	bl	800068c <HAL_GetTick>
 8000dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dd8:	e00e      	b.n	8000df8 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dda:	f7ff fc57 	bl	800068c <HAL_GetTick>
 8000dde:	4602      	mov	r2, r0
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	1ad3      	subs	r3, r2, r3
 8000de4:	2b02      	cmp	r3, #2
 8000de6:	d907      	bls.n	8000df8 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000de8:	2303      	movs	r3, #3
 8000dea:	e127      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
 8000dec:	40021000 	.word	0x40021000
 8000df0:	42420000 	.word	0x42420000
 8000df4:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000df8:	4b92      	ldr	r3, [pc, #584]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dfc:	f003 0302 	and.w	r3, r3, #2
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d1ea      	bne.n	8000dda <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f003 0304 	and.w	r3, r3, #4
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	f000 80a6 	beq.w	8000f5e <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e12:	2300      	movs	r3, #0
 8000e14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e16:	4b8b      	ldr	r3, [pc, #556]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d10d      	bne.n	8000e3e <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e22:	4b88      	ldr	r3, [pc, #544]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000e24:	69db      	ldr	r3, [r3, #28]
 8000e26:	4a87      	ldr	r2, [pc, #540]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e2c:	61d3      	str	r3, [r2, #28]
 8000e2e:	4b85      	ldr	r3, [pc, #532]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e3e:	4b82      	ldr	r3, [pc, #520]	; (8001048 <HAL_RCC_OscConfig+0x4c0>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d118      	bne.n	8000e7c <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e4a:	4b7f      	ldr	r3, [pc, #508]	; (8001048 <HAL_RCC_OscConfig+0x4c0>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a7e      	ldr	r2, [pc, #504]	; (8001048 <HAL_RCC_OscConfig+0x4c0>)
 8000e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e56:	f7ff fc19 	bl	800068c <HAL_GetTick>
 8000e5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e5c:	e008      	b.n	8000e70 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e5e:	f7ff fc15 	bl	800068c <HAL_GetTick>
 8000e62:	4602      	mov	r2, r0
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	2b64      	cmp	r3, #100	; 0x64
 8000e6a:	d901      	bls.n	8000e70 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	e0e5      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e70:	4b75      	ldr	r3, [pc, #468]	; (8001048 <HAL_RCC_OscConfig+0x4c0>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d0f0      	beq.n	8000e5e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d106      	bne.n	8000e92 <HAL_RCC_OscConfig+0x30a>
 8000e84:	4b6f      	ldr	r3, [pc, #444]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000e86:	6a1b      	ldr	r3, [r3, #32]
 8000e88:	4a6e      	ldr	r2, [pc, #440]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000e8a:	f043 0301 	orr.w	r3, r3, #1
 8000e8e:	6213      	str	r3, [r2, #32]
 8000e90:	e02d      	b.n	8000eee <HAL_RCC_OscConfig+0x366>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	68db      	ldr	r3, [r3, #12]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d10c      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x32c>
 8000e9a:	4b6a      	ldr	r3, [pc, #424]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000e9c:	6a1b      	ldr	r3, [r3, #32]
 8000e9e:	4a69      	ldr	r2, [pc, #420]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000ea0:	f023 0301 	bic.w	r3, r3, #1
 8000ea4:	6213      	str	r3, [r2, #32]
 8000ea6:	4b67      	ldr	r3, [pc, #412]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000ea8:	6a1b      	ldr	r3, [r3, #32]
 8000eaa:	4a66      	ldr	r2, [pc, #408]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000eac:	f023 0304 	bic.w	r3, r3, #4
 8000eb0:	6213      	str	r3, [r2, #32]
 8000eb2:	e01c      	b.n	8000eee <HAL_RCC_OscConfig+0x366>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	2b05      	cmp	r3, #5
 8000eba:	d10c      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x34e>
 8000ebc:	4b61      	ldr	r3, [pc, #388]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000ebe:	6a1b      	ldr	r3, [r3, #32]
 8000ec0:	4a60      	ldr	r2, [pc, #384]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000ec2:	f043 0304 	orr.w	r3, r3, #4
 8000ec6:	6213      	str	r3, [r2, #32]
 8000ec8:	4b5e      	ldr	r3, [pc, #376]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000eca:	6a1b      	ldr	r3, [r3, #32]
 8000ecc:	4a5d      	ldr	r2, [pc, #372]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000ece:	f043 0301 	orr.w	r3, r3, #1
 8000ed2:	6213      	str	r3, [r2, #32]
 8000ed4:	e00b      	b.n	8000eee <HAL_RCC_OscConfig+0x366>
 8000ed6:	4b5b      	ldr	r3, [pc, #364]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000ed8:	6a1b      	ldr	r3, [r3, #32]
 8000eda:	4a5a      	ldr	r2, [pc, #360]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000edc:	f023 0301 	bic.w	r3, r3, #1
 8000ee0:	6213      	str	r3, [r2, #32]
 8000ee2:	4b58      	ldr	r3, [pc, #352]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000ee4:	6a1b      	ldr	r3, [r3, #32]
 8000ee6:	4a57      	ldr	r2, [pc, #348]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000ee8:	f023 0304 	bic.w	r3, r3, #4
 8000eec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d015      	beq.n	8000f22 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ef6:	f7ff fbc9 	bl	800068c <HAL_GetTick>
 8000efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000efc:	e00a      	b.n	8000f14 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000efe:	f7ff fbc5 	bl	800068c <HAL_GetTick>
 8000f02:	4602      	mov	r2, r0
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d901      	bls.n	8000f14 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8000f10:	2303      	movs	r3, #3
 8000f12:	e093      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f14:	4b4b      	ldr	r3, [pc, #300]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000f16:	6a1b      	ldr	r3, [r3, #32]
 8000f18:	f003 0302 	and.w	r3, r3, #2
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d0ee      	beq.n	8000efe <HAL_RCC_OscConfig+0x376>
 8000f20:	e014      	b.n	8000f4c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f22:	f7ff fbb3 	bl	800068c <HAL_GetTick>
 8000f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f28:	e00a      	b.n	8000f40 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f2a:	f7ff fbaf 	bl	800068c <HAL_GetTick>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d901      	bls.n	8000f40 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	e07d      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f40:	4b40      	ldr	r3, [pc, #256]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000f42:	6a1b      	ldr	r3, [r3, #32]
 8000f44:	f003 0302 	and.w	r3, r3, #2
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d1ee      	bne.n	8000f2a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000f4c:	7dfb      	ldrb	r3, [r7, #23]
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d105      	bne.n	8000f5e <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f52:	4b3c      	ldr	r3, [pc, #240]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000f54:	69db      	ldr	r3, [r3, #28]
 8000f56:	4a3b      	ldr	r2, [pc, #236]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d069      	beq.n	800103a <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f66:	4b37      	ldr	r3, [pc, #220]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 030c 	and.w	r3, r3, #12
 8000f6e:	2b08      	cmp	r3, #8
 8000f70:	d061      	beq.n	8001036 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	2b02      	cmp	r3, #2
 8000f78:	d146      	bne.n	8001008 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f7a:	4b34      	ldr	r3, [pc, #208]	; (800104c <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f80:	f7ff fb84 	bl	800068c <HAL_GetTick>
 8000f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f86:	e008      	b.n	8000f9a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f88:	f7ff fb80 	bl	800068c <HAL_GetTick>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	d901      	bls.n	8000f9a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8000f96:	2303      	movs	r3, #3
 8000f98:	e050      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f9a:	4b2a      	ldr	r3, [pc, #168]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d1f0      	bne.n	8000f88 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6a1b      	ldr	r3, [r3, #32]
 8000faa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fae:	d108      	bne.n	8000fc2 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fb0:	4b24      	ldr	r3, [pc, #144]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	4921      	ldr	r1, [pc, #132]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fc2:	4b20      	ldr	r3, [pc, #128]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6a19      	ldr	r1, [r3, #32]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd2:	430b      	orrs	r3, r1
 8000fd4:	491b      	ldr	r1, [pc, #108]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fda:	4b1c      	ldr	r3, [pc, #112]	; (800104c <HAL_RCC_OscConfig+0x4c4>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe0:	f7ff fb54 	bl	800068c <HAL_GetTick>
 8000fe4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fe6:	e008      	b.n	8000ffa <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fe8:	f7ff fb50 	bl	800068c <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d901      	bls.n	8000ffa <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	e020      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ffa:	4b12      	ldr	r3, [pc, #72]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d0f0      	beq.n	8000fe8 <HAL_RCC_OscConfig+0x460>
 8001006:	e018      	b.n	800103a <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001008:	4b10      	ldr	r3, [pc, #64]	; (800104c <HAL_RCC_OscConfig+0x4c4>)
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100e:	f7ff fb3d 	bl	800068c <HAL_GetTick>
 8001012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001014:	e008      	b.n	8001028 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001016:	f7ff fb39 	bl	800068c <HAL_GetTick>
 800101a:	4602      	mov	r2, r0
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	2b02      	cmp	r3, #2
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e009      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001028:	4b06      	ldr	r3, [pc, #24]	; (8001044 <HAL_RCC_OscConfig+0x4bc>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001030:	2b00      	cmp	r3, #0
 8001032:	d1f0      	bne.n	8001016 <HAL_RCC_OscConfig+0x48e>
 8001034:	e001      	b.n	800103a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001036:	2301      	movs	r3, #1
 8001038:	e000      	b.n	800103c <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 800103a:	2300      	movs	r3, #0
}
 800103c:	4618      	mov	r0, r3
 800103e:	3718      	adds	r7, #24
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40021000 	.word	0x40021000
 8001048:	40007000 	.word	0x40007000
 800104c:	42420060 	.word	0x42420060

08001050 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800105e:	4b7e      	ldr	r3, [pc, #504]	; (8001258 <HAL_RCC_ClockConfig+0x208>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 0307 	and.w	r3, r3, #7
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	429a      	cmp	r2, r3
 800106a:	d910      	bls.n	800108e <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800106c:	4b7a      	ldr	r3, [pc, #488]	; (8001258 <HAL_RCC_ClockConfig+0x208>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f023 0207 	bic.w	r2, r3, #7
 8001074:	4978      	ldr	r1, [pc, #480]	; (8001258 <HAL_RCC_ClockConfig+0x208>)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	4313      	orrs	r3, r2
 800107a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800107c:	4b76      	ldr	r3, [pc, #472]	; (8001258 <HAL_RCC_ClockConfig+0x208>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0307 	and.w	r3, r3, #7
 8001084:	683a      	ldr	r2, [r7, #0]
 8001086:	429a      	cmp	r2, r3
 8001088:	d001      	beq.n	800108e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e0e0      	b.n	8001250 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0302 	and.w	r3, r3, #2
 8001096:	2b00      	cmp	r3, #0
 8001098:	d020      	beq.n	80010dc <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0304 	and.w	r3, r3, #4
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d005      	beq.n	80010b2 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010a6:	4b6d      	ldr	r3, [pc, #436]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	4a6c      	ldr	r2, [pc, #432]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 80010ac:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80010b0:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0308 	and.w	r3, r3, #8
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d005      	beq.n	80010ca <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010be:	4b67      	ldr	r3, [pc, #412]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	4a66      	ldr	r2, [pc, #408]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 80010c4:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80010c8:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010ca:	4b64      	ldr	r3, [pc, #400]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	4961      	ldr	r1, [pc, #388]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 80010d8:	4313      	orrs	r3, r2
 80010da:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f003 0301 	and.w	r3, r3, #1
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d06a      	beq.n	80011be <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d107      	bne.n	8001100 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010f0:	4b5a      	ldr	r3, [pc, #360]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d115      	bne.n	8001128 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e0a7      	b.n	8001250 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	2b02      	cmp	r3, #2
 8001106:	d107      	bne.n	8001118 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001108:	4b54      	ldr	r3, [pc, #336]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d109      	bne.n	8001128 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e09b      	b.n	8001250 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001118:	4b50      	ldr	r3, [pc, #320]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	2b00      	cmp	r3, #0
 8001122:	d101      	bne.n	8001128 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	e093      	b.n	8001250 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001128:	4b4c      	ldr	r3, [pc, #304]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f023 0203 	bic.w	r2, r3, #3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	4949      	ldr	r1, [pc, #292]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 8001136:	4313      	orrs	r3, r2
 8001138:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800113a:	f7ff faa7 	bl	800068c <HAL_GetTick>
 800113e:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d112      	bne.n	800116e <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001148:	e00a      	b.n	8001160 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800114a:	f7ff fa9f 	bl	800068c <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	f241 3288 	movw	r2, #5000	; 0x1388
 8001158:	4293      	cmp	r3, r2
 800115a:	d901      	bls.n	8001160 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e077      	b.n	8001250 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001160:	4b3e      	ldr	r3, [pc, #248]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f003 030c 	and.w	r3, r3, #12
 8001168:	2b04      	cmp	r3, #4
 800116a:	d1ee      	bne.n	800114a <HAL_RCC_ClockConfig+0xfa>
 800116c:	e027      	b.n	80011be <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b02      	cmp	r3, #2
 8001174:	d11d      	bne.n	80011b2 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001176:	e00a      	b.n	800118e <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001178:	f7ff fa88 	bl	800068c <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	f241 3288 	movw	r2, #5000	; 0x1388
 8001186:	4293      	cmp	r3, r2
 8001188:	d901      	bls.n	800118e <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e060      	b.n	8001250 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800118e:	4b33      	ldr	r3, [pc, #204]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f003 030c 	and.w	r3, r3, #12
 8001196:	2b08      	cmp	r3, #8
 8001198:	d1ee      	bne.n	8001178 <HAL_RCC_ClockConfig+0x128>
 800119a:	e010      	b.n	80011be <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800119c:	f7ff fa76 	bl	800068c <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d901      	bls.n	80011b2 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	e04e      	b.n	8001250 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80011b2:	4b2a      	ldr	r3, [pc, #168]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f003 030c 	and.w	r3, r3, #12
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d1ee      	bne.n	800119c <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80011be:	4b26      	ldr	r3, [pc, #152]	; (8001258 <HAL_RCC_ClockConfig+0x208>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	683a      	ldr	r2, [r7, #0]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d210      	bcs.n	80011ee <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011cc:	4b22      	ldr	r3, [pc, #136]	; (8001258 <HAL_RCC_ClockConfig+0x208>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f023 0207 	bic.w	r2, r3, #7
 80011d4:	4920      	ldr	r1, [pc, #128]	; (8001258 <HAL_RCC_ClockConfig+0x208>)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	4313      	orrs	r3, r2
 80011da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011dc:	4b1e      	ldr	r3, [pc, #120]	; (8001258 <HAL_RCC_ClockConfig+0x208>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f003 0307 	and.w	r3, r3, #7
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d001      	beq.n	80011ee <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e030      	b.n	8001250 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d008      	beq.n	800120c <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011fa:	4b18      	ldr	r3, [pc, #96]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	68db      	ldr	r3, [r3, #12]
 8001206:	4915      	ldr	r1, [pc, #84]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 8001208:	4313      	orrs	r3, r2
 800120a:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0308 	and.w	r3, r3, #8
 8001214:	2b00      	cmp	r3, #0
 8001216:	d009      	beq.n	800122c <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001218:	4b10      	ldr	r3, [pc, #64]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	691b      	ldr	r3, [r3, #16]
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	490d      	ldr	r1, [pc, #52]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 8001228:	4313      	orrs	r3, r2
 800122a:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800122c:	f000 f81c 	bl	8001268 <HAL_RCC_GetSysClockFreq>
 8001230:	4601      	mov	r1, r0
 8001232:	4b0a      	ldr	r3, [pc, #40]	; (800125c <HAL_RCC_ClockConfig+0x20c>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	091b      	lsrs	r3, r3, #4
 8001238:	f003 030f 	and.w	r3, r3, #15
 800123c:	4a08      	ldr	r2, [pc, #32]	; (8001260 <HAL_RCC_ClockConfig+0x210>)
 800123e:	5cd3      	ldrb	r3, [r2, r3]
 8001240:	fa21 f303 	lsr.w	r3, r1, r3
 8001244:	4a07      	ldr	r2, [pc, #28]	; (8001264 <HAL_RCC_ClockConfig+0x214>)
 8001246:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001248:	2000      	movs	r0, #0
 800124a:	f7ff f939 	bl	80004c0 <HAL_InitTick>
  
  return HAL_OK;
 800124e:	2300      	movs	r3, #0
}
 8001250:	4618      	mov	r0, r3
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40022000 	.word	0x40022000
 800125c:	40021000 	.word	0x40021000
 8001260:	08002b54 	.word	0x08002b54
 8001264:	20000000 	.word	0x20000000

08001268 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001268:	b490      	push	{r4, r7}
 800126a:	b08a      	sub	sp, #40	; 0x28
 800126c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800126e:	4b2a      	ldr	r3, [pc, #168]	; (8001318 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001270:	1d3c      	adds	r4, r7, #4
 8001272:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001274:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001278:	4b28      	ldr	r3, [pc, #160]	; (800131c <HAL_RCC_GetSysClockFreq+0xb4>)
 800127a:	881b      	ldrh	r3, [r3, #0]
 800127c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800127e:	2300      	movs	r3, #0
 8001280:	61fb      	str	r3, [r7, #28]
 8001282:	2300      	movs	r3, #0
 8001284:	61bb      	str	r3, [r7, #24]
 8001286:	2300      	movs	r3, #0
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
 800128a:	2300      	movs	r3, #0
 800128c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800128e:	2300      	movs	r3, #0
 8001290:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001292:	4b23      	ldr	r3, [pc, #140]	; (8001320 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	f003 030c 	and.w	r3, r3, #12
 800129e:	2b04      	cmp	r3, #4
 80012a0:	d002      	beq.n	80012a8 <HAL_RCC_GetSysClockFreq+0x40>
 80012a2:	2b08      	cmp	r3, #8
 80012a4:	d003      	beq.n	80012ae <HAL_RCC_GetSysClockFreq+0x46>
 80012a6:	e02d      	b.n	8001304 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012a8:	4b1e      	ldr	r3, [pc, #120]	; (8001324 <HAL_RCC_GetSysClockFreq+0xbc>)
 80012aa:	623b      	str	r3, [r7, #32]
      break;
 80012ac:	e02d      	b.n	800130a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	0c9b      	lsrs	r3, r3, #18
 80012b2:	f003 030f 	and.w	r3, r3, #15
 80012b6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80012ba:	4413      	add	r3, r2
 80012bc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80012c0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d013      	beq.n	80012f4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012cc:	4b14      	ldr	r3, [pc, #80]	; (8001320 <HAL_RCC_GetSysClockFreq+0xb8>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	0c5b      	lsrs	r3, r3, #17
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80012da:	4413      	add	r3, r2
 80012dc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80012e0:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	4a0f      	ldr	r2, [pc, #60]	; (8001324 <HAL_RCC_GetSysClockFreq+0xbc>)
 80012e6:	fb02 f203 	mul.w	r2, r2, r3
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f0:	627b      	str	r3, [r7, #36]	; 0x24
 80012f2:	e004      	b.n	80012fe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	4a0c      	ldr	r2, [pc, #48]	; (8001328 <HAL_RCC_GetSysClockFreq+0xc0>)
 80012f8:	fb02 f303 	mul.w	r3, r2, r3
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80012fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001300:	623b      	str	r3, [r7, #32]
      break;
 8001302:	e002      	b.n	800130a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001304:	4b07      	ldr	r3, [pc, #28]	; (8001324 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001306:	623b      	str	r3, [r7, #32]
      break;
 8001308:	bf00      	nop
    }
  }
  return sysclockfreq;
 800130a:	6a3b      	ldr	r3, [r7, #32]
}
 800130c:	4618      	mov	r0, r3
 800130e:	3728      	adds	r7, #40	; 0x28
 8001310:	46bd      	mov	sp, r7
 8001312:	bc90      	pop	{r4, r7}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	08002b38 	.word	0x08002b38
 800131c:	08002b48 	.word	0x08002b48
 8001320:	40021000 	.word	0x40021000
 8001324:	007a1200 	.word	0x007a1200
 8001328:	003d0900 	.word	0x003d0900

0800132c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001330:	4b02      	ldr	r3, [pc, #8]	; (800133c <HAL_RCC_GetHCLKFreq+0x10>)
 8001332:	681b      	ldr	r3, [r3, #0]
}
 8001334:	4618      	mov	r0, r3
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	20000000 	.word	0x20000000

08001340 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001344:	f7ff fff2 	bl	800132c <HAL_RCC_GetHCLKFreq>
 8001348:	4601      	mov	r1, r0
 800134a:	4b05      	ldr	r3, [pc, #20]	; (8001360 <HAL_RCC_GetPCLK1Freq+0x20>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	0a1b      	lsrs	r3, r3, #8
 8001350:	f003 0307 	and.w	r3, r3, #7
 8001354:	4a03      	ldr	r2, [pc, #12]	; (8001364 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001356:	5cd3      	ldrb	r3, [r2, r3]
 8001358:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800135c:	4618      	mov	r0, r3
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40021000 	.word	0x40021000
 8001364:	08002b64 	.word	0x08002b64

08001368 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800136c:	f7ff ffde 	bl	800132c <HAL_RCC_GetHCLKFreq>
 8001370:	4601      	mov	r1, r0
 8001372:	4b05      	ldr	r3, [pc, #20]	; (8001388 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	0adb      	lsrs	r3, r3, #11
 8001378:	f003 0307 	and.w	r3, r3, #7
 800137c:	4a03      	ldr	r2, [pc, #12]	; (800138c <HAL_RCC_GetPCLK2Freq+0x24>)
 800137e:	5cd3      	ldrb	r3, [r2, r3]
 8001380:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001384:	4618      	mov	r0, r3
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40021000 	.word	0x40021000
 800138c:	08002b64 	.word	0x08002b64

08001390 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	220f      	movs	r2, #15
 800139e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013a0:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <HAL_RCC_GetClockConfig+0x58>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f003 0203 	and.w	r2, r3, #3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80013ac:	4b0e      	ldr	r3, [pc, #56]	; (80013e8 <HAL_RCC_GetClockConfig+0x58>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80013b8:	4b0b      	ldr	r3, [pc, #44]	; (80013e8 <HAL_RCC_GetClockConfig+0x58>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80013c4:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <HAL_RCC_GetClockConfig+0x58>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	08db      	lsrs	r3, r3, #3
 80013ca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	611a      	str	r2, [r3, #16]
  
#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <HAL_RCC_GetClockConfig+0x5c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0207 	and.w	r2, r3, #7
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0; 
#endif
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40022000 	.word	0x40022000

080013f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013f8:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <RCC_Delay+0x34>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a0a      	ldr	r2, [pc, #40]	; (8001428 <RCC_Delay+0x38>)
 80013fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001402:	0a5b      	lsrs	r3, r3, #9
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	fb02 f303 	mul.w	r3, r2, r3
 800140a:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800140c:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	1e5a      	subs	r2, r3, #1
 8001412:	60fa      	str	r2, [r7, #12]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d1f9      	bne.n	800140c <RCC_Delay+0x1c>
}
 8001418:	bf00      	nop
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	bc80      	pop	{r7}
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	20000000 	.word	0x20000000
 8001428:	10624dd3 	.word	0x10624dd3

0800142c <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d101      	bne.n	800143e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e01d      	b.n	800147a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d106      	bne.n	8001458 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 f815 	bl	8001482 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2202      	movs	r2, #2
 800145c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3304      	adds	r3, #4
 8001468:	4619      	mov	r1, r3
 800146a:	4610      	mov	r0, r2
 800146c:	f000 f958 	bl	8001720 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2201      	movs	r2, #1
 8001474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	68da      	ldr	r2, [r3, #12]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f042 0201 	orr.w	r2, r2, #1
 80014aa:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f042 0201 	orr.w	r2, r2, #1
 80014ba:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr

080014c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	691b      	ldr	r3, [r3, #16]
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d122      	bne.n	8001524 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	f003 0302 	and.w	r3, r3, #2
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d11b      	bne.n	8001524 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f06f 0202 	mvn.w	r2, #2
 80014f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2201      	movs	r2, #1
 80014fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	699b      	ldr	r3, [r3, #24]
 8001502:	f003 0303 	and.w	r3, r3, #3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d003      	beq.n	8001512 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f000 f8ed 	bl	80016ea <HAL_TIM_IC_CaptureCallback>
 8001510:	e005      	b.n	800151e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f000 f8e0 	bl	80016d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f000 f8ef 	bl	80016fc <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	691b      	ldr	r3, [r3, #16]
 800152a:	f003 0304 	and.w	r3, r3, #4
 800152e:	2b04      	cmp	r3, #4
 8001530:	d122      	bne.n	8001578 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	f003 0304 	and.w	r3, r3, #4
 800153c:	2b04      	cmp	r3, #4
 800153e:	d11b      	bne.n	8001578 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f06f 0204 	mvn.w	r2, #4
 8001548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2202      	movs	r2, #2
 800154e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800155a:	2b00      	cmp	r3, #0
 800155c:	d003      	beq.n	8001566 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 f8c3 	bl	80016ea <HAL_TIM_IC_CaptureCallback>
 8001564:	e005      	b.n	8001572 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f000 f8b6 	bl	80016d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f000 f8c5 	bl	80016fc <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	2b08      	cmp	r3, #8
 8001584:	d122      	bne.n	80015cc <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	f003 0308 	and.w	r3, r3, #8
 8001590:	2b08      	cmp	r3, #8
 8001592:	d11b      	bne.n	80015cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f06f 0208 	mvn.w	r2, #8
 800159c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2204      	movs	r2, #4
 80015a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	f003 0303 	and.w	r3, r3, #3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d003      	beq.n	80015ba <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f000 f899 	bl	80016ea <HAL_TIM_IC_CaptureCallback>
 80015b8:	e005      	b.n	80015c6 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f000 f88c 	bl	80016d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f000 f89b 	bl	80016fc <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	691b      	ldr	r3, [r3, #16]
 80015d2:	f003 0310 	and.w	r3, r3, #16
 80015d6:	2b10      	cmp	r3, #16
 80015d8:	d122      	bne.n	8001620 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	f003 0310 	and.w	r3, r3, #16
 80015e4:	2b10      	cmp	r3, #16
 80015e6:	d11b      	bne.n	8001620 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f06f 0210 	mvn.w	r2, #16
 80015f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2208      	movs	r2, #8
 80015f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f000 f86f 	bl	80016ea <HAL_TIM_IC_CaptureCallback>
 800160c:	e005      	b.n	800161a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f000 f862 	bl	80016d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f000 f871 	bl	80016fc <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2200      	movs	r2, #0
 800161e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	691b      	ldr	r3, [r3, #16]
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	2b01      	cmp	r3, #1
 800162c:	d10e      	bne.n	800164c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	2b01      	cmp	r3, #1
 800163a:	d107      	bne.n	800164c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f06f 0201 	mvn.w	r2, #1
 8001644:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7fe feac 	bl	80003a4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001656:	2b80      	cmp	r3, #128	; 0x80
 8001658:	d10e      	bne.n	8001678 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001664:	2b80      	cmp	r3, #128	; 0x80
 8001666:	d107      	bne.n	8001678 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001670:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f000 f8c3 	bl	80017fe <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001682:	2b40      	cmp	r3, #64	; 0x40
 8001684:	d10e      	bne.n	80016a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001690:	2b40      	cmp	r3, #64	; 0x40
 8001692:	d107      	bne.n	80016a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800169c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f000 f835 	bl	800170e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	f003 0320 	and.w	r3, r3, #32
 80016ae:	2b20      	cmp	r3, #32
 80016b0:	d10e      	bne.n	80016d0 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	f003 0320 	and.w	r3, r3, #32
 80016bc:	2b20      	cmp	r3, #32
 80016be:	d107      	bne.n	80016d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f06f 0220 	mvn.w	r2, #32
 80016c8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f000 f88e 	bl	80017ec <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bc80      	pop	{r7}
 80016e8:	4770      	bx	lr

080016ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr

0800170e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800170e:	b480      	push	{r7}
 8001710:	b083      	sub	sp, #12
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001716:	bf00      	nop
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800172a:	2300      	movs	r3, #0
 800172c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a2a      	ldr	r2, [pc, #168]	; (80017e0 <TIM_Base_SetConfig+0xc0>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d00b      	beq.n	8001754 <TIM_Base_SetConfig+0x34>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001742:	d007      	beq.n	8001754 <TIM_Base_SetConfig+0x34>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4a27      	ldr	r2, [pc, #156]	; (80017e4 <TIM_Base_SetConfig+0xc4>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d003      	beq.n	8001754 <TIM_Base_SetConfig+0x34>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a26      	ldr	r2, [pc, #152]	; (80017e8 <TIM_Base_SetConfig+0xc8>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d108      	bne.n	8001766 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800175a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	4313      	orrs	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a1d      	ldr	r2, [pc, #116]	; (80017e0 <TIM_Base_SetConfig+0xc0>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d00b      	beq.n	8001786 <TIM_Base_SetConfig+0x66>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001774:	d007      	beq.n	8001786 <TIM_Base_SetConfig+0x66>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4a1a      	ldr	r2, [pc, #104]	; (80017e4 <TIM_Base_SetConfig+0xc4>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d003      	beq.n	8001786 <TIM_Base_SetConfig+0x66>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a19      	ldr	r2, [pc, #100]	; (80017e8 <TIM_Base_SetConfig+0xc8>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d108      	bne.n	8001798 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800178c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	4313      	orrs	r3, r2
 8001796:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800179e:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	695b      	ldr	r3, [r3, #20]
 80017a4:	68fa      	ldr	r2, [r7, #12]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	689a      	ldr	r2, [r3, #8]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a07      	ldr	r2, [pc, #28]	; (80017e0 <TIM_Base_SetConfig+0xc0>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d103      	bne.n	80017d0 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	691a      	ldr	r2, [r3, #16]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2201      	movs	r2, #1
 80017d4:	615a      	str	r2, [r3, #20]
}
 80017d6:	bf00      	nop
 80017d8:	3714      	adds	r7, #20
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr
 80017e0:	40012c00 	.word	0x40012c00
 80017e4:	40000400 	.word	0x40000400
 80017e8:	40000800 	.word	0x40000800

080017ec <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bc80      	pop	{r7}
 80017fc:	4770      	bx	lr

080017fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80017fe:	b480      	push	{r7}
 8001800:	b083      	sub	sp, #12
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr

08001810 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e03f      	b.n	80018a2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b00      	cmp	r3, #0
 800182c:	d106      	bne.n	800183c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2200      	movs	r2, #0
 8001832:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f7fe fe04 	bl	8000444 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2224      	movs	r2, #36	; 0x24
 8001840:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	68da      	ldr	r2, [r3, #12]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001852:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f000 f829 	bl	80018ac <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	691a      	ldr	r2, [r3, #16]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001868:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	695a      	ldr	r2, [r3, #20]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001878:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	68da      	ldr	r2, [r3, #12]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001888:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2200      	movs	r2, #0
 800188e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2220      	movs	r2, #32
 8001894:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2220      	movs	r2, #32
 800189c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
	...

080018ac <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80018ac:	b5b0      	push	{r4, r5, r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80018b4:	2300      	movs	r3, #0
 80018b6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	691b      	ldr	r3, [r3, #16]
 80018be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	68da      	ldr	r2, [r3, #12]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	430a      	orrs	r2, r1
 80018cc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689a      	ldr	r2, [r3, #8]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	431a      	orrs	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	695b      	ldr	r3, [r3, #20]
 80018dc:	4313      	orrs	r3, r2
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80018ee:	f023 030c 	bic.w	r3, r3, #12
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6812      	ldr	r2, [r2, #0]
 80018f6:	68f9      	ldr	r1, [r7, #12]
 80018f8:	430b      	orrs	r3, r1
 80018fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	699a      	ldr	r2, [r3, #24]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	430a      	orrs	r2, r1
 8001910:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a6f      	ldr	r2, [pc, #444]	; (8001ad4 <UART_SetConfig+0x228>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d16b      	bne.n	80019f4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800191c:	f7ff fd24 	bl	8001368 <HAL_RCC_GetPCLK2Freq>
 8001920:	4602      	mov	r2, r0
 8001922:	4613      	mov	r3, r2
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	4413      	add	r3, r2
 8001928:	009a      	lsls	r2, r3, #2
 800192a:	441a      	add	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	fbb2 f3f3 	udiv	r3, r2, r3
 8001936:	4a68      	ldr	r2, [pc, #416]	; (8001ad8 <UART_SetConfig+0x22c>)
 8001938:	fba2 2303 	umull	r2, r3, r2, r3
 800193c:	095b      	lsrs	r3, r3, #5
 800193e:	011c      	lsls	r4, r3, #4
 8001940:	f7ff fd12 	bl	8001368 <HAL_RCC_GetPCLK2Freq>
 8001944:	4602      	mov	r2, r0
 8001946:	4613      	mov	r3, r2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	4413      	add	r3, r2
 800194c:	009a      	lsls	r2, r3, #2
 800194e:	441a      	add	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	fbb2 f5f3 	udiv	r5, r2, r3
 800195a:	f7ff fd05 	bl	8001368 <HAL_RCC_GetPCLK2Freq>
 800195e:	4602      	mov	r2, r0
 8001960:	4613      	mov	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	009a      	lsls	r2, r3, #2
 8001968:	441a      	add	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	fbb2 f3f3 	udiv	r3, r2, r3
 8001974:	4a58      	ldr	r2, [pc, #352]	; (8001ad8 <UART_SetConfig+0x22c>)
 8001976:	fba2 2303 	umull	r2, r3, r2, r3
 800197a:	095b      	lsrs	r3, r3, #5
 800197c:	2264      	movs	r2, #100	; 0x64
 800197e:	fb02 f303 	mul.w	r3, r2, r3
 8001982:	1aeb      	subs	r3, r5, r3
 8001984:	011b      	lsls	r3, r3, #4
 8001986:	3332      	adds	r3, #50	; 0x32
 8001988:	4a53      	ldr	r2, [pc, #332]	; (8001ad8 <UART_SetConfig+0x22c>)
 800198a:	fba2 2303 	umull	r2, r3, r2, r3
 800198e:	095b      	lsrs	r3, r3, #5
 8001990:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001994:	441c      	add	r4, r3
 8001996:	f7ff fce7 	bl	8001368 <HAL_RCC_GetPCLK2Freq>
 800199a:	4602      	mov	r2, r0
 800199c:	4613      	mov	r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4413      	add	r3, r2
 80019a2:	009a      	lsls	r2, r3, #2
 80019a4:	441a      	add	r2, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	fbb2 f5f3 	udiv	r5, r2, r3
 80019b0:	f7ff fcda 	bl	8001368 <HAL_RCC_GetPCLK2Freq>
 80019b4:	4602      	mov	r2, r0
 80019b6:	4613      	mov	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	009a      	lsls	r2, r3, #2
 80019be:	441a      	add	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ca:	4a43      	ldr	r2, [pc, #268]	; (8001ad8 <UART_SetConfig+0x22c>)
 80019cc:	fba2 2303 	umull	r2, r3, r2, r3
 80019d0:	095b      	lsrs	r3, r3, #5
 80019d2:	2264      	movs	r2, #100	; 0x64
 80019d4:	fb02 f303 	mul.w	r3, r2, r3
 80019d8:	1aeb      	subs	r3, r5, r3
 80019da:	011b      	lsls	r3, r3, #4
 80019dc:	3332      	adds	r3, #50	; 0x32
 80019de:	4a3e      	ldr	r2, [pc, #248]	; (8001ad8 <UART_SetConfig+0x22c>)
 80019e0:	fba2 2303 	umull	r2, r3, r2, r3
 80019e4:	095b      	lsrs	r3, r3, #5
 80019e6:	f003 020f 	and.w	r2, r3, #15
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4422      	add	r2, r4
 80019f0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80019f2:	e06a      	b.n	8001aca <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80019f4:	f7ff fca4 	bl	8001340 <HAL_RCC_GetPCLK1Freq>
 80019f8:	4602      	mov	r2, r0
 80019fa:	4613      	mov	r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	4413      	add	r3, r2
 8001a00:	009a      	lsls	r2, r3, #2
 8001a02:	441a      	add	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a0e:	4a32      	ldr	r2, [pc, #200]	; (8001ad8 <UART_SetConfig+0x22c>)
 8001a10:	fba2 2303 	umull	r2, r3, r2, r3
 8001a14:	095b      	lsrs	r3, r3, #5
 8001a16:	011c      	lsls	r4, r3, #4
 8001a18:	f7ff fc92 	bl	8001340 <HAL_RCC_GetPCLK1Freq>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	4613      	mov	r3, r2
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	4413      	add	r3, r2
 8001a24:	009a      	lsls	r2, r3, #2
 8001a26:	441a      	add	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	fbb2 f5f3 	udiv	r5, r2, r3
 8001a32:	f7ff fc85 	bl	8001340 <HAL_RCC_GetPCLK1Freq>
 8001a36:	4602      	mov	r2, r0
 8001a38:	4613      	mov	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	4413      	add	r3, r2
 8001a3e:	009a      	lsls	r2, r3, #2
 8001a40:	441a      	add	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a4c:	4a22      	ldr	r2, [pc, #136]	; (8001ad8 <UART_SetConfig+0x22c>)
 8001a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a52:	095b      	lsrs	r3, r3, #5
 8001a54:	2264      	movs	r2, #100	; 0x64
 8001a56:	fb02 f303 	mul.w	r3, r2, r3
 8001a5a:	1aeb      	subs	r3, r5, r3
 8001a5c:	011b      	lsls	r3, r3, #4
 8001a5e:	3332      	adds	r3, #50	; 0x32
 8001a60:	4a1d      	ldr	r2, [pc, #116]	; (8001ad8 <UART_SetConfig+0x22c>)
 8001a62:	fba2 2303 	umull	r2, r3, r2, r3
 8001a66:	095b      	lsrs	r3, r3, #5
 8001a68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a6c:	441c      	add	r4, r3
 8001a6e:	f7ff fc67 	bl	8001340 <HAL_RCC_GetPCLK1Freq>
 8001a72:	4602      	mov	r2, r0
 8001a74:	4613      	mov	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	4413      	add	r3, r2
 8001a7a:	009a      	lsls	r2, r3, #2
 8001a7c:	441a      	add	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	fbb2 f5f3 	udiv	r5, r2, r3
 8001a88:	f7ff fc5a 	bl	8001340 <HAL_RCC_GetPCLK1Freq>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	4613      	mov	r3, r2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4413      	add	r3, r2
 8001a94:	009a      	lsls	r2, r3, #2
 8001a96:	441a      	add	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa2:	4a0d      	ldr	r2, [pc, #52]	; (8001ad8 <UART_SetConfig+0x22c>)
 8001aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa8:	095b      	lsrs	r3, r3, #5
 8001aaa:	2264      	movs	r2, #100	; 0x64
 8001aac:	fb02 f303 	mul.w	r3, r2, r3
 8001ab0:	1aeb      	subs	r3, r5, r3
 8001ab2:	011b      	lsls	r3, r3, #4
 8001ab4:	3332      	adds	r3, #50	; 0x32
 8001ab6:	4a08      	ldr	r2, [pc, #32]	; (8001ad8 <UART_SetConfig+0x22c>)
 8001ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8001abc:	095b      	lsrs	r3, r3, #5
 8001abe:	f003 020f 	and.w	r2, r3, #15
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4422      	add	r2, r4
 8001ac8:	609a      	str	r2, [r3, #8]
}
 8001aca:	bf00      	nop
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40013800 	.word	0x40013800
 8001ad8:	51eb851f 	.word	0x51eb851f

08001adc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f103 0208 	add.w	r2, r3, #8
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295
 8001af4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f103 0208 	add.w	r2, r3, #8
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f103 0208 	add.w	r2, r3, #8
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001b10:	bf00      	nop
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr

08001b1a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b083      	sub	sp, #12
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr

08001b32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001b32:	b480      	push	{r7}
 8001b34:	b085      	sub	sp, #20
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
 8001b3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	683a      	ldr	r2, [r7, #0]
 8001b5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	1c5a      	adds	r2, r3, #1
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	601a      	str	r2, [r3, #0]
}
 8001b6e:	bf00      	nop
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	6892      	ldr	r2, [r2, #8]
 8001b8e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	6852      	ldr	r2, [r2, #4]
 8001b98:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d103      	bne.n	8001bac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	1e5a      	subs	r2, r3, #1
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr

08001bca <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b08c      	sub	sp, #48	; 0x30
 8001bce:	af04      	add	r7, sp, #16
 8001bd0:	60f8      	str	r0, [r7, #12]
 8001bd2:	60b9      	str	r1, [r7, #8]
 8001bd4:	603b      	str	r3, [r7, #0]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001bda:	88fb      	ldrh	r3, [r7, #6]
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 fd6c 	bl	80026bc <pvPortMalloc>
 8001be4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d00e      	beq.n	8001c0a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001bec:	2054      	movs	r0, #84	; 0x54
 8001bee:	f000 fd65 	bl	80026bc <pvPortMalloc>
 8001bf2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	697a      	ldr	r2, [r7, #20]
 8001bfe:	631a      	str	r2, [r3, #48]	; 0x30
 8001c00:	e005      	b.n	8001c0e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001c02:	6978      	ldr	r0, [r7, #20]
 8001c04:	f000 fe1c 	bl	8002840 <vPortFree>
 8001c08:	e001      	b.n	8001c0e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d013      	beq.n	8001c3c <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001c14:	88fa      	ldrh	r2, [r7, #6]
 8001c16:	2300      	movs	r3, #0
 8001c18:	9303      	str	r3, [sp, #12]
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	9302      	str	r3, [sp, #8]
 8001c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c20:	9301      	str	r3, [sp, #4]
 8001c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	68b9      	ldr	r1, [r7, #8]
 8001c2a:	68f8      	ldr	r0, [r7, #12]
 8001c2c:	f000 f80e 	bl	8001c4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001c30:	69f8      	ldr	r0, [r7, #28]
 8001c32:	f000 f889 	bl	8001d48 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001c36:	2301      	movs	r3, #1
 8001c38:	61bb      	str	r3, [r7, #24]
 8001c3a:	e002      	b.n	8001c42 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c40:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001c42:	69bb      	ldr	r3, [r7, #24]
	}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3720      	adds	r7, #32
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b088      	sub	sp, #32
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001c64:	3b01      	subs	r3, #1
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	4413      	add	r3, r2
 8001c6a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	f023 0307 	bic.w	r3, r3, #7
 8001c72:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	f003 0307 	and.w	r3, r3, #7
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d009      	beq.n	8001c92 <prvInitialiseNewTask+0x46>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c82:	f383 8811 	msr	BASEPRI, r3
 8001c86:	f3bf 8f6f 	isb	sy
 8001c8a:	f3bf 8f4f 	dsb	sy
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	e7fe      	b.n	8001c90 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
 8001c96:	e012      	b.n	8001cbe <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001c98:	68ba      	ldr	r2, [r7, #8]
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	7819      	ldrb	r1, [r3, #0]
 8001ca0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	3334      	adds	r3, #52	; 0x34
 8001ca8:	460a      	mov	r2, r1
 8001caa:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001cac:	68ba      	ldr	r2, [r7, #8]
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d006      	beq.n	8001cc6 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	61fb      	str	r3, [r7, #28]
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	2b0f      	cmp	r3, #15
 8001cc2:	d9e9      	bls.n	8001c98 <prvInitialiseNewTask+0x4c>
 8001cc4:	e000      	b.n	8001cc8 <prvInitialiseNewTask+0x7c>
		{
			break;
 8001cc6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cd2:	2b06      	cmp	r3, #6
 8001cd4:	d901      	bls.n	8001cda <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001cd6:	2306      	movs	r3, #6
 8001cd8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cde:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ce2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ce4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ce8:	2200      	movs	r2, #0
 8001cea:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cee:	3304      	adds	r3, #4
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff12 	bl	8001b1a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cf8:	3318      	adds	r3, #24
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff ff0d 	bl	8001b1a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d04:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d08:	f1c3 0207 	rsb	r2, r3, #7
 8001d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d0e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d14:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d18:	2200      	movs	r2, #0
 8001d1a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001d24:	683a      	ldr	r2, [r7, #0]
 8001d26:	68f9      	ldr	r1, [r7, #12]
 8001d28:	69b8      	ldr	r0, [r7, #24]
 8001d2a:	f000 fb45 	bl	80023b8 <pxPortInitialiseStack>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d32:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d002      	beq.n	8001d40 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d3e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001d40:	bf00      	nop
 8001d42:	3720      	adds	r7, #32
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001d50:	f000 fc00 	bl	8002554 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001d54:	4b2a      	ldr	r3, [pc, #168]	; (8001e00 <prvAddNewTaskToReadyList+0xb8>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	4a29      	ldr	r2, [pc, #164]	; (8001e00 <prvAddNewTaskToReadyList+0xb8>)
 8001d5c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001d5e:	4b29      	ldr	r3, [pc, #164]	; (8001e04 <prvAddNewTaskToReadyList+0xbc>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d109      	bne.n	8001d7a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001d66:	4a27      	ldr	r2, [pc, #156]	; (8001e04 <prvAddNewTaskToReadyList+0xbc>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001d6c:	4b24      	ldr	r3, [pc, #144]	; (8001e00 <prvAddNewTaskToReadyList+0xb8>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d110      	bne.n	8001d96 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001d74:	f000 fa70 	bl	8002258 <prvInitialiseTaskLists>
 8001d78:	e00d      	b.n	8001d96 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001d7a:	4b23      	ldr	r3, [pc, #140]	; (8001e08 <prvAddNewTaskToReadyList+0xc0>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d109      	bne.n	8001d96 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001d82:	4b20      	ldr	r3, [pc, #128]	; (8001e04 <prvAddNewTaskToReadyList+0xbc>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d802      	bhi.n	8001d96 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001d90:	4a1c      	ldr	r2, [pc, #112]	; (8001e04 <prvAddNewTaskToReadyList+0xbc>)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001d96:	4b1d      	ldr	r3, [pc, #116]	; (8001e0c <prvAddNewTaskToReadyList+0xc4>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	4a1b      	ldr	r2, [pc, #108]	; (8001e0c <prvAddNewTaskToReadyList+0xc4>)
 8001d9e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da4:	2201      	movs	r2, #1
 8001da6:	409a      	lsls	r2, r3
 8001da8:	4b19      	ldr	r3, [pc, #100]	; (8001e10 <prvAddNewTaskToReadyList+0xc8>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	4a18      	ldr	r2, [pc, #96]	; (8001e10 <prvAddNewTaskToReadyList+0xc8>)
 8001db0:	6013      	str	r3, [r2, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001db6:	4613      	mov	r3, r2
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	4413      	add	r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4a15      	ldr	r2, [pc, #84]	; (8001e14 <prvAddNewTaskToReadyList+0xcc>)
 8001dc0:	441a      	add	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	3304      	adds	r3, #4
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4610      	mov	r0, r2
 8001dca:	f7ff feb2 	bl	8001b32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001dce:	f000 fbef 	bl	80025b0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001dd2:	4b0d      	ldr	r3, [pc, #52]	; (8001e08 <prvAddNewTaskToReadyList+0xc0>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d00e      	beq.n	8001df8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001dda:	4b0a      	ldr	r3, [pc, #40]	; (8001e04 <prvAddNewTaskToReadyList+0xbc>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d207      	bcs.n	8001df8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <prvAddNewTaskToReadyList+0xd0>)
 8001dea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	f3bf 8f4f 	dsb	sy
 8001df4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001df8:	bf00      	nop
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	2000012c 	.word	0x2000012c
 8001e04:	2000002c 	.word	0x2000002c
 8001e08:	20000138 	.word	0x20000138
 8001e0c:	20000148 	.word	0x20000148
 8001e10:	20000134 	.word	0x20000134
 8001e14:	20000030 	.word	0x20000030
 8001e18:	e000ed04 	.word	0xe000ed04

08001e1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8001e22:	4b1b      	ldr	r3, [pc, #108]	; (8001e90 <vTaskStartScheduler+0x74>)
 8001e24:	9301      	str	r3, [sp, #4]
 8001e26:	2300      	movs	r3, #0
 8001e28:	9300      	str	r3, [sp, #0]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	2280      	movs	r2, #128	; 0x80
 8001e2e:	4919      	ldr	r1, [pc, #100]	; (8001e94 <vTaskStartScheduler+0x78>)
 8001e30:	4819      	ldr	r0, [pc, #100]	; (8001e98 <vTaskStartScheduler+0x7c>)
 8001e32:	f7ff feca 	bl	8001bca <xTaskCreate>
 8001e36:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d115      	bne.n	8001e6a <vTaskStartScheduler+0x4e>
 8001e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e42:	f383 8811 	msr	BASEPRI, r3
 8001e46:	f3bf 8f6f 	isb	sy
 8001e4a:	f3bf 8f4f 	dsb	sy
 8001e4e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001e50:	4b12      	ldr	r3, [pc, #72]	; (8001e9c <vTaskStartScheduler+0x80>)
 8001e52:	f04f 32ff 	mov.w	r2, #4294967295
 8001e56:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <vTaskStartScheduler+0x84>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001e5e:	4b11      	ldr	r3, [pc, #68]	; (8001ea4 <vTaskStartScheduler+0x88>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001e64:	f000 fb18 	bl	8002498 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001e68:	e00d      	b.n	8001e86 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e70:	d109      	bne.n	8001e86 <vTaskStartScheduler+0x6a>
 8001e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e76:	f383 8811 	msr	BASEPRI, r3
 8001e7a:	f3bf 8f6f 	isb	sy
 8001e7e:	f3bf 8f4f 	dsb	sy
 8001e82:	607b      	str	r3, [r7, #4]
 8001e84:	e7fe      	b.n	8001e84 <vTaskStartScheduler+0x68>
}
 8001e86:	bf00      	nop
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	20000150 	.word	0x20000150
 8001e94:	08002b4c 	.word	0x08002b4c
 8001e98:	08002229 	.word	0x08002229
 8001e9c:	2000014c 	.word	0x2000014c
 8001ea0:	20000138 	.word	0x20000138
 8001ea4:	20000130 	.word	0x20000130

08001ea8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001eac:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <vTaskSuspendAll+0x18>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	4a03      	ldr	r2, [pc, #12]	; (8001ec0 <vTaskSuspendAll+0x18>)
 8001eb4:	6013      	str	r3, [r2, #0]
}
 8001eb6:	bf00      	nop
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bc80      	pop	{r7}
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	20000154 	.word	0x20000154

08001ec4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001ed2:	4b41      	ldr	r3, [pc, #260]	; (8001fd8 <xTaskResumeAll+0x114>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d109      	bne.n	8001eee <xTaskResumeAll+0x2a>
 8001eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ede:	f383 8811 	msr	BASEPRI, r3
 8001ee2:	f3bf 8f6f 	isb	sy
 8001ee6:	f3bf 8f4f 	dsb	sy
 8001eea:	603b      	str	r3, [r7, #0]
 8001eec:	e7fe      	b.n	8001eec <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001eee:	f000 fb31 	bl	8002554 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001ef2:	4b39      	ldr	r3, [pc, #228]	; (8001fd8 <xTaskResumeAll+0x114>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	4a37      	ldr	r2, [pc, #220]	; (8001fd8 <xTaskResumeAll+0x114>)
 8001efa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001efc:	4b36      	ldr	r3, [pc, #216]	; (8001fd8 <xTaskResumeAll+0x114>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d161      	bne.n	8001fc8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001f04:	4b35      	ldr	r3, [pc, #212]	; (8001fdc <xTaskResumeAll+0x118>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d05d      	beq.n	8001fc8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001f0c:	e02e      	b.n	8001f6c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001f0e:	4b34      	ldr	r3, [pc, #208]	; (8001fe0 <xTaskResumeAll+0x11c>)
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	3318      	adds	r3, #24
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7ff fe2c 	bl	8001b78 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	3304      	adds	r3, #4
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff fe27 	bl	8001b78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f2e:	2201      	movs	r2, #1
 8001f30:	409a      	lsls	r2, r3
 8001f32:	4b2c      	ldr	r3, [pc, #176]	; (8001fe4 <xTaskResumeAll+0x120>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	4a2a      	ldr	r2, [pc, #168]	; (8001fe4 <xTaskResumeAll+0x120>)
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f40:	4613      	mov	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4413      	add	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4a27      	ldr	r2, [pc, #156]	; (8001fe8 <xTaskResumeAll+0x124>)
 8001f4a:	441a      	add	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	3304      	adds	r3, #4
 8001f50:	4619      	mov	r1, r3
 8001f52:	4610      	mov	r0, r2
 8001f54:	f7ff fded 	bl	8001b32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f5c:	4b23      	ldr	r3, [pc, #140]	; (8001fec <xTaskResumeAll+0x128>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d302      	bcc.n	8001f6c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8001f66:	4b22      	ldr	r3, [pc, #136]	; (8001ff0 <xTaskResumeAll+0x12c>)
 8001f68:	2201      	movs	r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001f6c:	4b1c      	ldr	r3, [pc, #112]	; (8001fe0 <xTaskResumeAll+0x11c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1cc      	bne.n	8001f0e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001f7a:	f000 f9f9 	bl	8002370 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001f7e:	4b1d      	ldr	r3, [pc, #116]	; (8001ff4 <xTaskResumeAll+0x130>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d010      	beq.n	8001fac <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001f8a:	f000 f837 	bl	8001ffc <xTaskIncrementTick>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d002      	beq.n	8001f9a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8001f94:	4b16      	ldr	r3, [pc, #88]	; (8001ff0 <xTaskResumeAll+0x12c>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	3b01      	subs	r3, #1
 8001f9e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1f1      	bne.n	8001f8a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8001fa6:	4b13      	ldr	r3, [pc, #76]	; (8001ff4 <xTaskResumeAll+0x130>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001fac:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <xTaskResumeAll+0x12c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d009      	beq.n	8001fc8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001fb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ff8 <xTaskResumeAll+0x134>)
 8001fba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	f3bf 8f4f 	dsb	sy
 8001fc4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001fc8:	f000 faf2 	bl	80025b0 <vPortExitCritical>

	return xAlreadyYielded;
 8001fcc:	68bb      	ldr	r3, [r7, #8]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20000154 	.word	0x20000154
 8001fdc:	2000012c 	.word	0x2000012c
 8001fe0:	200000ec 	.word	0x200000ec
 8001fe4:	20000134 	.word	0x20000134
 8001fe8:	20000030 	.word	0x20000030
 8001fec:	2000002c 	.word	0x2000002c
 8001ff0:	20000140 	.word	0x20000140
 8001ff4:	2000013c 	.word	0x2000013c
 8001ff8:	e000ed04 	.word	0xe000ed04

08001ffc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002002:	2300      	movs	r3, #0
 8002004:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002006:	4b50      	ldr	r3, [pc, #320]	; (8002148 <xTaskIncrementTick+0x14c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	f040 808c 	bne.w	8002128 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8002010:	4b4e      	ldr	r3, [pc, #312]	; (800214c <xTaskIncrementTick+0x150>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	3301      	adds	r3, #1
 8002016:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002018:	4a4c      	ldr	r2, [pc, #304]	; (800214c <xTaskIncrementTick+0x150>)
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d11f      	bne.n	8002064 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002024:	4b4a      	ldr	r3, [pc, #296]	; (8002150 <xTaskIncrementTick+0x154>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d009      	beq.n	8002042 <xTaskIncrementTick+0x46>
 800202e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002032:	f383 8811 	msr	BASEPRI, r3
 8002036:	f3bf 8f6f 	isb	sy
 800203a:	f3bf 8f4f 	dsb	sy
 800203e:	603b      	str	r3, [r7, #0]
 8002040:	e7fe      	b.n	8002040 <xTaskIncrementTick+0x44>
 8002042:	4b43      	ldr	r3, [pc, #268]	; (8002150 <xTaskIncrementTick+0x154>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	4b42      	ldr	r3, [pc, #264]	; (8002154 <xTaskIncrementTick+0x158>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a40      	ldr	r2, [pc, #256]	; (8002150 <xTaskIncrementTick+0x154>)
 800204e:	6013      	str	r3, [r2, #0]
 8002050:	4a40      	ldr	r2, [pc, #256]	; (8002154 <xTaskIncrementTick+0x158>)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	4b40      	ldr	r3, [pc, #256]	; (8002158 <xTaskIncrementTick+0x15c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	3301      	adds	r3, #1
 800205c:	4a3e      	ldr	r2, [pc, #248]	; (8002158 <xTaskIncrementTick+0x15c>)
 800205e:	6013      	str	r3, [r2, #0]
 8002060:	f000 f986 	bl	8002370 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002064:	4b3d      	ldr	r3, [pc, #244]	; (800215c <xTaskIncrementTick+0x160>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	429a      	cmp	r2, r3
 800206c:	d34d      	bcc.n	800210a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800206e:	4b38      	ldr	r3, [pc, #224]	; (8002150 <xTaskIncrementTick+0x154>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d101      	bne.n	800207c <xTaskIncrementTick+0x80>
 8002078:	2301      	movs	r3, #1
 800207a:	e000      	b.n	800207e <xTaskIncrementTick+0x82>
 800207c:	2300      	movs	r3, #0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d004      	beq.n	800208c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002082:	4b36      	ldr	r3, [pc, #216]	; (800215c <xTaskIncrementTick+0x160>)
 8002084:	f04f 32ff 	mov.w	r2, #4294967295
 8002088:	601a      	str	r2, [r3, #0]
					break;
 800208a:	e03e      	b.n	800210a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800208c:	4b30      	ldr	r3, [pc, #192]	; (8002150 <xTaskIncrementTick+0x154>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d203      	bcs.n	80020ac <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80020a4:	4a2d      	ldr	r2, [pc, #180]	; (800215c <xTaskIncrementTick+0x160>)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6013      	str	r3, [r2, #0]
						break;
 80020aa:	e02e      	b.n	800210a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	3304      	adds	r3, #4
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff fd61 	bl	8001b78 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d004      	beq.n	80020c8 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	3318      	adds	r3, #24
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff fd58 	bl	8001b78 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020cc:	2201      	movs	r2, #1
 80020ce:	409a      	lsls	r2, r3
 80020d0:	4b23      	ldr	r3, [pc, #140]	; (8002160 <xTaskIncrementTick+0x164>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	4a22      	ldr	r2, [pc, #136]	; (8002160 <xTaskIncrementTick+0x164>)
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4a1f      	ldr	r2, [pc, #124]	; (8002164 <xTaskIncrementTick+0x168>)
 80020e8:	441a      	add	r2, r3
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	3304      	adds	r3, #4
 80020ee:	4619      	mov	r1, r3
 80020f0:	4610      	mov	r0, r2
 80020f2:	f7ff fd1e 	bl	8001b32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020fa:	4b1b      	ldr	r3, [pc, #108]	; (8002168 <xTaskIncrementTick+0x16c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002100:	429a      	cmp	r2, r3
 8002102:	d3b4      	bcc.n	800206e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002104:	2301      	movs	r3, #1
 8002106:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002108:	e7b1      	b.n	800206e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800210a:	4b17      	ldr	r3, [pc, #92]	; (8002168 <xTaskIncrementTick+0x16c>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002110:	4914      	ldr	r1, [pc, #80]	; (8002164 <xTaskIncrementTick+0x168>)
 8002112:	4613      	mov	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	440b      	add	r3, r1
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d907      	bls.n	8002132 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8002122:	2301      	movs	r3, #1
 8002124:	617b      	str	r3, [r7, #20]
 8002126:	e004      	b.n	8002132 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002128:	4b10      	ldr	r3, [pc, #64]	; (800216c <xTaskIncrementTick+0x170>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	3301      	adds	r3, #1
 800212e:	4a0f      	ldr	r2, [pc, #60]	; (800216c <xTaskIncrementTick+0x170>)
 8002130:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002132:	4b0f      	ldr	r3, [pc, #60]	; (8002170 <xTaskIncrementTick+0x174>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800213a:	2301      	movs	r3, #1
 800213c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800213e:	697b      	ldr	r3, [r7, #20]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	20000154 	.word	0x20000154
 800214c:	20000130 	.word	0x20000130
 8002150:	200000e4 	.word	0x200000e4
 8002154:	200000e8 	.word	0x200000e8
 8002158:	20000144 	.word	0x20000144
 800215c:	2000014c 	.word	0x2000014c
 8002160:	20000134 	.word	0x20000134
 8002164:	20000030 	.word	0x20000030
 8002168:	2000002c 	.word	0x2000002c
 800216c:	2000013c 	.word	0x2000013c
 8002170:	20000140 	.word	0x20000140

08002174 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800217a:	4b26      	ldr	r3, [pc, #152]	; (8002214 <vTaskSwitchContext+0xa0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002182:	4b25      	ldr	r3, [pc, #148]	; (8002218 <vTaskSwitchContext+0xa4>)
 8002184:	2201      	movs	r2, #1
 8002186:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002188:	e03e      	b.n	8002208 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800218a:	4b23      	ldr	r3, [pc, #140]	; (8002218 <vTaskSwitchContext+0xa4>)
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002190:	4b22      	ldr	r3, [pc, #136]	; (800221c <vTaskSwitchContext+0xa8>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	fab3 f383 	clz	r3, r3
 800219c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800219e:	7afb      	ldrb	r3, [r7, #11]
 80021a0:	f1c3 031f 	rsb	r3, r3, #31
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	491e      	ldr	r1, [pc, #120]	; (8002220 <vTaskSwitchContext+0xac>)
 80021a8:	697a      	ldr	r2, [r7, #20]
 80021aa:	4613      	mov	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d109      	bne.n	80021ce <vTaskSwitchContext+0x5a>
	__asm volatile
 80021ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021be:	f383 8811 	msr	BASEPRI, r3
 80021c2:	f3bf 8f6f 	isb	sy
 80021c6:	f3bf 8f4f 	dsb	sy
 80021ca:	607b      	str	r3, [r7, #4]
 80021cc:	e7fe      	b.n	80021cc <vTaskSwitchContext+0x58>
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	4613      	mov	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4413      	add	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4a11      	ldr	r2, [pc, #68]	; (8002220 <vTaskSwitchContext+0xac>)
 80021da:	4413      	add	r3, r2
 80021dc:	613b      	str	r3, [r7, #16]
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	605a      	str	r2, [r3, #4]
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	685a      	ldr	r2, [r3, #4]
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	3308      	adds	r3, #8
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d104      	bne.n	80021fe <vTaskSwitchContext+0x8a>
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	4a07      	ldr	r2, [pc, #28]	; (8002224 <vTaskSwitchContext+0xb0>)
 8002206:	6013      	str	r3, [r2, #0]
}
 8002208:	bf00      	nop
 800220a:	371c      	adds	r7, #28
 800220c:	46bd      	mov	sp, r7
 800220e:	bc80      	pop	{r7}
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	20000154 	.word	0x20000154
 8002218:	20000140 	.word	0x20000140
 800221c:	20000134 	.word	0x20000134
 8002220:	20000030 	.word	0x20000030
 8002224:	2000002c 	.word	0x2000002c

08002228 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002230:	f000 f852 	bl	80022d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002234:	4b06      	ldr	r3, [pc, #24]	; (8002250 <prvIdleTask+0x28>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d9f9      	bls.n	8002230 <prvIdleTask+0x8>
			{
				taskYIELD();
 800223c:	4b05      	ldr	r3, [pc, #20]	; (8002254 <prvIdleTask+0x2c>)
 800223e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	f3bf 8f4f 	dsb	sy
 8002248:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800224c:	e7f0      	b.n	8002230 <prvIdleTask+0x8>
 800224e:	bf00      	nop
 8002250:	20000030 	.word	0x20000030
 8002254:	e000ed04 	.word	0xe000ed04

08002258 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800225e:	2300      	movs	r3, #0
 8002260:	607b      	str	r3, [r7, #4]
 8002262:	e00c      	b.n	800227e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	4613      	mov	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4413      	add	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4a12      	ldr	r2, [pc, #72]	; (80022b8 <prvInitialiseTaskLists+0x60>)
 8002270:	4413      	add	r3, r2
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff fc32 	bl	8001adc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	3301      	adds	r3, #1
 800227c:	607b      	str	r3, [r7, #4]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2b06      	cmp	r3, #6
 8002282:	d9ef      	bls.n	8002264 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002284:	480d      	ldr	r0, [pc, #52]	; (80022bc <prvInitialiseTaskLists+0x64>)
 8002286:	f7ff fc29 	bl	8001adc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800228a:	480d      	ldr	r0, [pc, #52]	; (80022c0 <prvInitialiseTaskLists+0x68>)
 800228c:	f7ff fc26 	bl	8001adc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002290:	480c      	ldr	r0, [pc, #48]	; (80022c4 <prvInitialiseTaskLists+0x6c>)
 8002292:	f7ff fc23 	bl	8001adc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002296:	480c      	ldr	r0, [pc, #48]	; (80022c8 <prvInitialiseTaskLists+0x70>)
 8002298:	f7ff fc20 	bl	8001adc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800229c:	480b      	ldr	r0, [pc, #44]	; (80022cc <prvInitialiseTaskLists+0x74>)
 800229e:	f7ff fc1d 	bl	8001adc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80022a2:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <prvInitialiseTaskLists+0x78>)
 80022a4:	4a05      	ldr	r2, [pc, #20]	; (80022bc <prvInitialiseTaskLists+0x64>)
 80022a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80022a8:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <prvInitialiseTaskLists+0x7c>)
 80022aa:	4a05      	ldr	r2, [pc, #20]	; (80022c0 <prvInitialiseTaskLists+0x68>)
 80022ac:	601a      	str	r2, [r3, #0]
}
 80022ae:	bf00      	nop
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	20000030 	.word	0x20000030
 80022bc:	200000bc 	.word	0x200000bc
 80022c0:	200000d0 	.word	0x200000d0
 80022c4:	200000ec 	.word	0x200000ec
 80022c8:	20000100 	.word	0x20000100
 80022cc:	20000118 	.word	0x20000118
 80022d0:	200000e4 	.word	0x200000e4
 80022d4:	200000e8 	.word	0x200000e8

080022d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80022de:	e028      	b.n	8002332 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 80022e0:	f7ff fde2 	bl	8001ea8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80022e4:	4b17      	ldr	r3, [pc, #92]	; (8002344 <prvCheckTasksWaitingTermination+0x6c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	bf0c      	ite	eq
 80022ec:	2301      	moveq	r3, #1
 80022ee:	2300      	movne	r3, #0
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 80022f4:	f7ff fde6 	bl	8001ec4 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d119      	bne.n	8002332 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 80022fe:	f000 f929 	bl	8002554 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002302:	4b10      	ldr	r3, [pc, #64]	; (8002344 <prvCheckTasksWaitingTermination+0x6c>)
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	3304      	adds	r3, #4
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff fc32 	bl	8001b78 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002314:	4b0c      	ldr	r3, [pc, #48]	; (8002348 <prvCheckTasksWaitingTermination+0x70>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	3b01      	subs	r3, #1
 800231a:	4a0b      	ldr	r2, [pc, #44]	; (8002348 <prvCheckTasksWaitingTermination+0x70>)
 800231c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800231e:	4b0b      	ldr	r3, [pc, #44]	; (800234c <prvCheckTasksWaitingTermination+0x74>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	3b01      	subs	r3, #1
 8002324:	4a09      	ldr	r2, [pc, #36]	; (800234c <prvCheckTasksWaitingTermination+0x74>)
 8002326:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8002328:	f000 f942 	bl	80025b0 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800232c:	6838      	ldr	r0, [r7, #0]
 800232e:	f000 f80f 	bl	8002350 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002332:	4b06      	ldr	r3, [pc, #24]	; (800234c <prvCheckTasksWaitingTermination+0x74>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1d2      	bne.n	80022e0 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20000100 	.word	0x20000100
 8002348:	2000012c 	.word	0x2000012c
 800234c:	20000114 	.word	0x20000114

08002350 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235c:	4618      	mov	r0, r3
 800235e:	f000 fa6f 	bl	8002840 <vPortFree>
			vPortFree( pxTCB );
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 fa6c 	bl	8002840 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002368:	bf00      	nop
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002376:	4b0e      	ldr	r3, [pc, #56]	; (80023b0 <prvResetNextTaskUnblockTime+0x40>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d101      	bne.n	8002384 <prvResetNextTaskUnblockTime+0x14>
 8002380:	2301      	movs	r3, #1
 8002382:	e000      	b.n	8002386 <prvResetNextTaskUnblockTime+0x16>
 8002384:	2300      	movs	r3, #0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d004      	beq.n	8002394 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800238a:	4b0a      	ldr	r3, [pc, #40]	; (80023b4 <prvResetNextTaskUnblockTime+0x44>)
 800238c:	f04f 32ff 	mov.w	r2, #4294967295
 8002390:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002392:	e008      	b.n	80023a6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002394:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <prvResetNextTaskUnblockTime+0x40>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	4a04      	ldr	r2, [pc, #16]	; (80023b4 <prvResetNextTaskUnblockTime+0x44>)
 80023a4:	6013      	str	r3, [r2, #0]
}
 80023a6:	bf00      	nop
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr
 80023b0:	200000e4 	.word	0x200000e4
 80023b4:	2000014c 	.word	0x2000014c

080023b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	3b04      	subs	r3, #4
 80023c8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80023d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	3b04      	subs	r3, #4
 80023d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	f023 0201 	bic.w	r2, r3, #1
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	3b04      	subs	r3, #4
 80023e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80023e8:	4a08      	ldr	r2, [pc, #32]	; (800240c <pxPortInitialiseStack+0x54>)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	3b14      	subs	r3, #20
 80023f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	3b20      	subs	r3, #32
 80023fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002400:	68fb      	ldr	r3, [r7, #12]
}
 8002402:	4618      	mov	r0, r3
 8002404:	3714      	adds	r7, #20
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr
 800240c:	08002411 	.word	0x08002411

08002410 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <prvTaskExitError+0x38>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800241e:	d009      	beq.n	8002434 <prvTaskExitError+0x24>
 8002420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002424:	f383 8811 	msr	BASEPRI, r3
 8002428:	f3bf 8f6f 	isb	sy
 800242c:	f3bf 8f4f 	dsb	sy
 8002430:	607b      	str	r3, [r7, #4]
 8002432:	e7fe      	b.n	8002432 <prvTaskExitError+0x22>
 8002434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002438:	f383 8811 	msr	BASEPRI, r3
 800243c:	f3bf 8f6f 	isb	sy
 8002440:	f3bf 8f4f 	dsb	sy
 8002444:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8002446:	e7fe      	b.n	8002446 <prvTaskExitError+0x36>
 8002448:	20000008 	.word	0x20000008
 800244c:	00000000 	.word	0x00000000

08002450 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002450:	4b07      	ldr	r3, [pc, #28]	; (8002470 <pxCurrentTCBConst2>)
 8002452:	6819      	ldr	r1, [r3, #0]
 8002454:	6808      	ldr	r0, [r1, #0]
 8002456:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800245a:	f380 8809 	msr	PSP, r0
 800245e:	f3bf 8f6f 	isb	sy
 8002462:	f04f 0000 	mov.w	r0, #0
 8002466:	f380 8811 	msr	BASEPRI, r0
 800246a:	f04e 0e0d 	orr.w	lr, lr, #13
 800246e:	4770      	bx	lr

08002470 <pxCurrentTCBConst2>:
 8002470:	2000002c 	.word	0x2000002c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002474:	bf00      	nop
 8002476:	bf00      	nop

08002478 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002478:	4806      	ldr	r0, [pc, #24]	; (8002494 <prvPortStartFirstTask+0x1c>)
 800247a:	6800      	ldr	r0, [r0, #0]
 800247c:	6800      	ldr	r0, [r0, #0]
 800247e:	f380 8808 	msr	MSP, r0
 8002482:	b662      	cpsie	i
 8002484:	b661      	cpsie	f
 8002486:	f3bf 8f4f 	dsb	sy
 800248a:	f3bf 8f6f 	isb	sy
 800248e:	df00      	svc	0
 8002490:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002492:	bf00      	nop
 8002494:	e000ed08 	.word	0xe000ed08

08002498 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800249e:	4b28      	ldr	r3, [pc, #160]	; (8002540 <xPortStartScheduler+0xa8>)
 80024a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	22ff      	movs	r2, #255	; 0xff
 80024ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80024b8:	79fb      	ldrb	r3, [r7, #7]
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80024c0:	b2da      	uxtb	r2, r3
 80024c2:	4b20      	ldr	r3, [pc, #128]	; (8002544 <xPortStartScheduler+0xac>)
 80024c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80024c6:	4b20      	ldr	r3, [pc, #128]	; (8002548 <xPortStartScheduler+0xb0>)
 80024c8:	2207      	movs	r2, #7
 80024ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80024cc:	e009      	b.n	80024e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80024ce:	4b1e      	ldr	r3, [pc, #120]	; (8002548 <xPortStartScheduler+0xb0>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	3b01      	subs	r3, #1
 80024d4:	4a1c      	ldr	r2, [pc, #112]	; (8002548 <xPortStartScheduler+0xb0>)
 80024d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ea:	2b80      	cmp	r3, #128	; 0x80
 80024ec:	d0ef      	beq.n	80024ce <xPortStartScheduler+0x36>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80024ee:	4b16      	ldr	r3, [pc, #88]	; (8002548 <xPortStartScheduler+0xb0>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	021b      	lsls	r3, r3, #8
 80024f4:	4a14      	ldr	r2, [pc, #80]	; (8002548 <xPortStartScheduler+0xb0>)
 80024f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80024f8:	4b13      	ldr	r3, [pc, #76]	; (8002548 <xPortStartScheduler+0xb0>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002500:	4a11      	ldr	r2, [pc, #68]	; (8002548 <xPortStartScheduler+0xb0>)
 8002502:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	b2da      	uxtb	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800250c:	4b0f      	ldr	r3, [pc, #60]	; (800254c <xPortStartScheduler+0xb4>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a0e      	ldr	r2, [pc, #56]	; (800254c <xPortStartScheduler+0xb4>)
 8002512:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002516:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002518:	4b0c      	ldr	r3, [pc, #48]	; (800254c <xPortStartScheduler+0xb4>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a0b      	ldr	r2, [pc, #44]	; (800254c <xPortStartScheduler+0xb4>)
 800251e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002522:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002524:	f000 f8b0 	bl	8002688 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002528:	4b09      	ldr	r3, [pc, #36]	; (8002550 <xPortStartScheduler+0xb8>)
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800252e:	f7ff ffa3 	bl	8002478 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8002532:	f7ff ff6d 	bl	8002410 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	3710      	adds	r7, #16
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	e000e400 	.word	0xe000e400
 8002544:	20000158 	.word	0x20000158
 8002548:	2000015c 	.word	0x2000015c
 800254c:	e000ed20 	.word	0xe000ed20
 8002550:	20000008 	.word	0x20000008

08002554 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800255e:	f383 8811 	msr	BASEPRI, r3
 8002562:	f3bf 8f6f 	isb	sy
 8002566:	f3bf 8f4f 	dsb	sy
 800256a:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800256c:	4b0e      	ldr	r3, [pc, #56]	; (80025a8 <vPortEnterCritical+0x54>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	3301      	adds	r3, #1
 8002572:	4a0d      	ldr	r2, [pc, #52]	; (80025a8 <vPortEnterCritical+0x54>)
 8002574:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002576:	4b0c      	ldr	r3, [pc, #48]	; (80025a8 <vPortEnterCritical+0x54>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d10e      	bne.n	800259c <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800257e:	4b0b      	ldr	r3, [pc, #44]	; (80025ac <vPortEnterCritical+0x58>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b00      	cmp	r3, #0
 8002586:	d009      	beq.n	800259c <vPortEnterCritical+0x48>
 8002588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800258c:	f383 8811 	msr	BASEPRI, r3
 8002590:	f3bf 8f6f 	isb	sy
 8002594:	f3bf 8f4f 	dsb	sy
 8002598:	603b      	str	r3, [r7, #0]
 800259a:	e7fe      	b.n	800259a <vPortEnterCritical+0x46>
	}
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	20000008 	.word	0x20000008
 80025ac:	e000ed04 	.word	0xe000ed04

080025b0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80025b6:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <vPortExitCritical+0x48>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d109      	bne.n	80025d2 <vPortExitCritical+0x22>
 80025be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025c2:	f383 8811 	msr	BASEPRI, r3
 80025c6:	f3bf 8f6f 	isb	sy
 80025ca:	f3bf 8f4f 	dsb	sy
 80025ce:	607b      	str	r3, [r7, #4]
 80025d0:	e7fe      	b.n	80025d0 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80025d2:	4b09      	ldr	r3, [pc, #36]	; (80025f8 <vPortExitCritical+0x48>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	3b01      	subs	r3, #1
 80025d8:	4a07      	ldr	r2, [pc, #28]	; (80025f8 <vPortExitCritical+0x48>)
 80025da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80025dc:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <vPortExitCritical+0x48>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d104      	bne.n	80025ee <vPortExitCritical+0x3e>
 80025e4:	2300      	movs	r3, #0
 80025e6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc80      	pop	{r7}
 80025f6:	4770      	bx	lr
 80025f8:	20000008 	.word	0x20000008
 80025fc:	00000000 	.word	0x00000000

08002600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002600:	f3ef 8009 	mrs	r0, PSP
 8002604:	f3bf 8f6f 	isb	sy
 8002608:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <pxCurrentTCBConst>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002610:	6010      	str	r0, [r2, #0]
 8002612:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002616:	f04f 0050 	mov.w	r0, #80	; 0x50
 800261a:	f380 8811 	msr	BASEPRI, r0
 800261e:	f7ff fda9 	bl	8002174 <vTaskSwitchContext>
 8002622:	f04f 0000 	mov.w	r0, #0
 8002626:	f380 8811 	msr	BASEPRI, r0
 800262a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800262e:	6819      	ldr	r1, [r3, #0]
 8002630:	6808      	ldr	r0, [r1, #0]
 8002632:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002636:	f380 8809 	msr	PSP, r0
 800263a:	f3bf 8f6f 	isb	sy
 800263e:	4770      	bx	lr

08002640 <pxCurrentTCBConst>:
 8002640:	2000002c 	.word	0x2000002c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002644:	bf00      	nop
 8002646:	bf00      	nop

08002648 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
	__asm volatile
 800264e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002652:	f383 8811 	msr	BASEPRI, r3
 8002656:	f3bf 8f6f 	isb	sy
 800265a:	f3bf 8f4f 	dsb	sy
 800265e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002660:	f7ff fccc 	bl	8001ffc <xTaskIncrementTick>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d003      	beq.n	8002672 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800266a:	4b06      	ldr	r3, [pc, #24]	; (8002684 <SysTick_Handler+0x3c>)
 800266c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	2300      	movs	r3, #0
 8002674:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800267c:	bf00      	nop
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	e000ed04 	.word	0xe000ed04

08002688 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800268c:	4b07      	ldr	r3, [pc, #28]	; (80026ac <vPortSetupTimerInterrupt+0x24>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a07      	ldr	r2, [pc, #28]	; (80026b0 <vPortSetupTimerInterrupt+0x28>)
 8002692:	fba2 2303 	umull	r2, r3, r2, r3
 8002696:	099b      	lsrs	r3, r3, #6
 8002698:	4a06      	ldr	r2, [pc, #24]	; (80026b4 <vPortSetupTimerInterrupt+0x2c>)
 800269a:	3b01      	subs	r3, #1
 800269c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800269e:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <vPortSetupTimerInterrupt+0x30>)
 80026a0:	2207      	movs	r2, #7
 80026a2:	601a      	str	r2, [r3, #0]
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr
 80026ac:	20000000 	.word	0x20000000
 80026b0:	10624dd3 	.word	0x10624dd3
 80026b4:	e000e014 	.word	0xe000e014
 80026b8:	e000e010 	.word	0xe000e010

080026bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b08a      	sub	sp, #40	; 0x28
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80026c8:	f7ff fbee 	bl	8001ea8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80026cc:	4b57      	ldr	r3, [pc, #348]	; (800282c <pvPortMalloc+0x170>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80026d4:	f000 f90c 	bl	80028f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80026d8:	4b55      	ldr	r3, [pc, #340]	; (8002830 <pvPortMalloc+0x174>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	4013      	ands	r3, r2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f040 808c 	bne.w	80027fe <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d01c      	beq.n	8002726 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80026ec:	2208      	movs	r2, #8
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4413      	add	r3, r2
 80026f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d013      	beq.n	8002726 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f023 0307 	bic.w	r3, r3, #7
 8002704:	3308      	adds	r3, #8
 8002706:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	2b00      	cmp	r3, #0
 8002710:	d009      	beq.n	8002726 <pvPortMalloc+0x6a>
	__asm volatile
 8002712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002716:	f383 8811 	msr	BASEPRI, r3
 800271a:	f3bf 8f6f 	isb	sy
 800271e:	f3bf 8f4f 	dsb	sy
 8002722:	617b      	str	r3, [r7, #20]
 8002724:	e7fe      	b.n	8002724 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d068      	beq.n	80027fe <pvPortMalloc+0x142>
 800272c:	4b41      	ldr	r3, [pc, #260]	; (8002834 <pvPortMalloc+0x178>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	429a      	cmp	r2, r3
 8002734:	d863      	bhi.n	80027fe <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002736:	4b40      	ldr	r3, [pc, #256]	; (8002838 <pvPortMalloc+0x17c>)
 8002738:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800273a:	4b3f      	ldr	r3, [pc, #252]	; (8002838 <pvPortMalloc+0x17c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002740:	e004      	b.n	800274c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8002742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002744:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800274c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	429a      	cmp	r2, r3
 8002754:	d903      	bls.n	800275e <pvPortMalloc+0xa2>
 8002756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f1      	bne.n	8002742 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800275e:	4b33      	ldr	r3, [pc, #204]	; (800282c <pvPortMalloc+0x170>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002764:	429a      	cmp	r2, r3
 8002766:	d04a      	beq.n	80027fe <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002768:	6a3b      	ldr	r3, [r7, #32]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2208      	movs	r2, #8
 800276e:	4413      	add	r3, r2
 8002770:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	6a3b      	ldr	r3, [r7, #32]
 8002778:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277c:	685a      	ldr	r2, [r3, #4]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	1ad2      	subs	r2, r2, r3
 8002782:	2308      	movs	r3, #8
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	429a      	cmp	r2, r3
 8002788:	d91e      	bls.n	80027c8 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800278a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4413      	add	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	2b00      	cmp	r3, #0
 800279a:	d009      	beq.n	80027b0 <pvPortMalloc+0xf4>
 800279c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a0:	f383 8811 	msr	BASEPRI, r3
 80027a4:	f3bf 8f6f 	isb	sy
 80027a8:	f3bf 8f4f 	dsb	sy
 80027ac:	613b      	str	r3, [r7, #16]
 80027ae:	e7fe      	b.n	80027ae <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80027b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b2:	685a      	ldr	r2, [r3, #4]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	1ad2      	subs	r2, r2, r3
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80027bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80027c2:	69b8      	ldr	r0, [r7, #24]
 80027c4:	f000 f8f6 	bl	80029b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80027c8:	4b1a      	ldr	r3, [pc, #104]	; (8002834 <pvPortMalloc+0x178>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	4a18      	ldr	r2, [pc, #96]	; (8002834 <pvPortMalloc+0x178>)
 80027d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80027d6:	4b17      	ldr	r3, [pc, #92]	; (8002834 <pvPortMalloc+0x178>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	4b18      	ldr	r3, [pc, #96]	; (800283c <pvPortMalloc+0x180>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d203      	bcs.n	80027ea <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80027e2:	4b14      	ldr	r3, [pc, #80]	; (8002834 <pvPortMalloc+0x178>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a15      	ldr	r2, [pc, #84]	; (800283c <pvPortMalloc+0x180>)
 80027e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80027ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	4b10      	ldr	r3, [pc, #64]	; (8002830 <pvPortMalloc+0x174>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	431a      	orrs	r2, r3
 80027f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80027f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80027fe:	f7ff fb61 	bl	8001ec4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	f003 0307 	and.w	r3, r3, #7
 8002808:	2b00      	cmp	r3, #0
 800280a:	d009      	beq.n	8002820 <pvPortMalloc+0x164>
 800280c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002810:	f383 8811 	msr	BASEPRI, r3
 8002814:	f3bf 8f6f 	isb	sy
 8002818:	f3bf 8f4f 	dsb	sy
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	e7fe      	b.n	800281e <pvPortMalloc+0x162>
	return pvReturn;
 8002820:	69fb      	ldr	r3, [r7, #28]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3728      	adds	r7, #40	; 0x28
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000d68 	.word	0x20000d68
 8002830:	20000d74 	.word	0x20000d74
 8002834:	20000d6c 	.word	0x20000d6c
 8002838:	20000d60 	.word	0x20000d60
 800283c:	20000d70 	.word	0x20000d70

08002840 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d046      	beq.n	80028e0 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002852:	2308      	movs	r3, #8
 8002854:	425b      	negs	r3, r3
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	4413      	add	r3, r2
 800285a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	4b20      	ldr	r3, [pc, #128]	; (80028e8 <vPortFree+0xa8>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4013      	ands	r3, r2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d109      	bne.n	8002882 <vPortFree+0x42>
 800286e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002872:	f383 8811 	msr	BASEPRI, r3
 8002876:	f3bf 8f6f 	isb	sy
 800287a:	f3bf 8f4f 	dsb	sy
 800287e:	60fb      	str	r3, [r7, #12]
 8002880:	e7fe      	b.n	8002880 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d009      	beq.n	800289e <vPortFree+0x5e>
 800288a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800288e:	f383 8811 	msr	BASEPRI, r3
 8002892:	f3bf 8f6f 	isb	sy
 8002896:	f3bf 8f4f 	dsb	sy
 800289a:	60bb      	str	r3, [r7, #8]
 800289c:	e7fe      	b.n	800289c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <vPortFree+0xa8>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4013      	ands	r3, r2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d019      	beq.n	80028e0 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d115      	bne.n	80028e0 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <vPortFree+0xa8>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	43db      	mvns	r3, r3
 80028be:	401a      	ands	r2, r3
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80028c4:	f7ff faf0 	bl	8001ea8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	685a      	ldr	r2, [r3, #4]
 80028cc:	4b07      	ldr	r3, [pc, #28]	; (80028ec <vPortFree+0xac>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4413      	add	r3, r2
 80028d2:	4a06      	ldr	r2, [pc, #24]	; (80028ec <vPortFree+0xac>)
 80028d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80028d6:	6938      	ldr	r0, [r7, #16]
 80028d8:	f000 f86c 	bl	80029b4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80028dc:	f7ff faf2 	bl	8001ec4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80028e0:	bf00      	nop
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	20000d74 	.word	0x20000d74
 80028ec:	20000d6c 	.word	0x20000d6c

080028f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80028f6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80028fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80028fc:	4b27      	ldr	r3, [pc, #156]	; (800299c <prvHeapInit+0xac>)
 80028fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00c      	beq.n	8002924 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	3307      	adds	r3, #7
 800290e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f023 0307 	bic.w	r3, r3, #7
 8002916:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	4a1f      	ldr	r2, [pc, #124]	; (800299c <prvHeapInit+0xac>)
 8002920:	4413      	add	r3, r2
 8002922:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002928:	4a1d      	ldr	r2, [pc, #116]	; (80029a0 <prvHeapInit+0xb0>)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800292e:	4b1c      	ldr	r3, [pc, #112]	; (80029a0 <prvHeapInit+0xb0>)
 8002930:	2200      	movs	r2, #0
 8002932:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	68ba      	ldr	r2, [r7, #8]
 8002938:	4413      	add	r3, r2
 800293a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800293c:	2208      	movs	r2, #8
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	1a9b      	subs	r3, r3, r2
 8002942:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f023 0307 	bic.w	r3, r3, #7
 800294a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4a15      	ldr	r2, [pc, #84]	; (80029a4 <prvHeapInit+0xb4>)
 8002950:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002952:	4b14      	ldr	r3, [pc, #80]	; (80029a4 <prvHeapInit+0xb4>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2200      	movs	r2, #0
 8002958:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800295a:	4b12      	ldr	r3, [pc, #72]	; (80029a4 <prvHeapInit+0xb4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2200      	movs	r2, #0
 8002960:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	68fa      	ldr	r2, [r7, #12]
 800296a:	1ad2      	subs	r2, r2, r3
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002970:	4b0c      	ldr	r3, [pc, #48]	; (80029a4 <prvHeapInit+0xb4>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	4a0a      	ldr	r2, [pc, #40]	; (80029a8 <prvHeapInit+0xb8>)
 800297e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	4a09      	ldr	r2, [pc, #36]	; (80029ac <prvHeapInit+0xbc>)
 8002986:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002988:	4b09      	ldr	r3, [pc, #36]	; (80029b0 <prvHeapInit+0xc0>)
 800298a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800298e:	601a      	str	r2, [r3, #0]
}
 8002990:	bf00      	nop
 8002992:	3714      	adds	r7, #20
 8002994:	46bd      	mov	sp, r7
 8002996:	bc80      	pop	{r7}
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	20000160 	.word	0x20000160
 80029a0:	20000d60 	.word	0x20000d60
 80029a4:	20000d68 	.word	0x20000d68
 80029a8:	20000d70 	.word	0x20000d70
 80029ac:	20000d6c 	.word	0x20000d6c
 80029b0:	20000d74 	.word	0x20000d74

080029b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80029bc:	4b27      	ldr	r3, [pc, #156]	; (8002a5c <prvInsertBlockIntoFreeList+0xa8>)
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	e002      	b.n	80029c8 <prvInsertBlockIntoFreeList+0x14>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d8f7      	bhi.n	80029c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	4413      	add	r3, r2
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d108      	bne.n	80029f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	441a      	add	r2, r3
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	441a      	add	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d118      	bne.n	8002a3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	4b14      	ldr	r3, [pc, #80]	; (8002a60 <prvInsertBlockIntoFreeList+0xac>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d00d      	beq.n	8002a32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	441a      	add	r2, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	e008      	b.n	8002a44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002a32:	4b0b      	ldr	r3, [pc, #44]	; (8002a60 <prvInsertBlockIntoFreeList+0xac>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	e003      	b.n	8002a44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002a44:	68fa      	ldr	r2, [r7, #12]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d002      	beq.n	8002a52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002a52:	bf00      	nop
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr
 8002a5c:	20000d60 	.word	0x20000d60
 8002a60:	20000d68 	.word	0x20000d68

08002a64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002a64:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002a66:	e003      	b.n	8002a70 <LoopCopyDataInit>

08002a68 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002a68:	4b0b      	ldr	r3, [pc, #44]	; (8002a98 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002a6a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002a6c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002a6e:	3104      	adds	r1, #4

08002a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002a70:	480a      	ldr	r0, [pc, #40]	; (8002a9c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002a72:	4b0b      	ldr	r3, [pc, #44]	; (8002aa0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002a74:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002a76:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002a78:	d3f6      	bcc.n	8002a68 <CopyDataInit>
  ldr r2, =_sbss
 8002a7a:	4a0a      	ldr	r2, [pc, #40]	; (8002aa4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002a7c:	e002      	b.n	8002a84 <LoopFillZerobss>

08002a7e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002a7e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002a80:	f842 3b04 	str.w	r3, [r2], #4

08002a84 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002a84:	4b08      	ldr	r3, [pc, #32]	; (8002aa8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002a86:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002a88:	d3f9      	bcc.n	8002a7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a8a:	f7fd fd99 	bl	80005c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a8e:	f000 f80f 	bl	8002ab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a92:	f7fd fb6b 	bl	800016c <main>
  bx lr
 8002a96:	4770      	bx	lr
  ldr r3, =_sidata
 8002a98:	08002b74 	.word	0x08002b74
  ldr r0, =_sdata
 8002a9c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002aa0:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8002aa4:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8002aa8:	20000e00 	.word	0x20000e00

08002aac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002aac:	e7fe      	b.n	8002aac <ADC1_2_IRQHandler>
	...

08002ab0 <__libc_init_array>:
 8002ab0:	b570      	push	{r4, r5, r6, lr}
 8002ab2:	2500      	movs	r5, #0
 8002ab4:	4e0c      	ldr	r6, [pc, #48]	; (8002ae8 <__libc_init_array+0x38>)
 8002ab6:	4c0d      	ldr	r4, [pc, #52]	; (8002aec <__libc_init_array+0x3c>)
 8002ab8:	1ba4      	subs	r4, r4, r6
 8002aba:	10a4      	asrs	r4, r4, #2
 8002abc:	42a5      	cmp	r5, r4
 8002abe:	d109      	bne.n	8002ad4 <__libc_init_array+0x24>
 8002ac0:	f000 f822 	bl	8002b08 <_init>
 8002ac4:	2500      	movs	r5, #0
 8002ac6:	4e0a      	ldr	r6, [pc, #40]	; (8002af0 <__libc_init_array+0x40>)
 8002ac8:	4c0a      	ldr	r4, [pc, #40]	; (8002af4 <__libc_init_array+0x44>)
 8002aca:	1ba4      	subs	r4, r4, r6
 8002acc:	10a4      	asrs	r4, r4, #2
 8002ace:	42a5      	cmp	r5, r4
 8002ad0:	d105      	bne.n	8002ade <__libc_init_array+0x2e>
 8002ad2:	bd70      	pop	{r4, r5, r6, pc}
 8002ad4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ad8:	4798      	blx	r3
 8002ada:	3501      	adds	r5, #1
 8002adc:	e7ee      	b.n	8002abc <__libc_init_array+0xc>
 8002ade:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ae2:	4798      	blx	r3
 8002ae4:	3501      	adds	r5, #1
 8002ae6:	e7f2      	b.n	8002ace <__libc_init_array+0x1e>
 8002ae8:	08002b6c 	.word	0x08002b6c
 8002aec:	08002b6c 	.word	0x08002b6c
 8002af0:	08002b6c 	.word	0x08002b6c
 8002af4:	08002b70 	.word	0x08002b70

08002af8 <memset>:
 8002af8:	4603      	mov	r3, r0
 8002afa:	4402      	add	r2, r0
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d100      	bne.n	8002b02 <memset+0xa>
 8002b00:	4770      	bx	lr
 8002b02:	f803 1b01 	strb.w	r1, [r3], #1
 8002b06:	e7f9      	b.n	8002afc <memset+0x4>

08002b08 <_init>:
 8002b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b0a:	bf00      	nop
 8002b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b0e:	bc08      	pop	{r3}
 8002b10:	469e      	mov	lr, r3
 8002b12:	4770      	bx	lr

08002b14 <_fini>:
 8002b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b16:	bf00      	nop
 8002b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b1a:	bc08      	pop	{r3}
 8002b1c:	469e      	mov	lr, r3
 8002b1e:	4770      	bx	lr
