INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_4/project_4.srcs/sources_1/new/bin2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_4/project_4.srcs/sources_1/new/clock_down_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_down_converter
INFO: [VRFC 10-2458] undeclared symbol clk200, assumed default net type wire [C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_4/project_4.srcs/sources_1/new/clock_down_converter.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_4/project_4.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_4/project_4.srcs/sources_1/new/updownCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updownCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_4/project_4.srcs/sources_1/new/updownCounter_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updownCounter_Top
INFO: [VRFC 10-2458] undeclared symbol clk1, assumed default net type wire [C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_4/project_4.srcs/sources_1/new/updownCounter_Top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_4/project_4.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
