

================================================================
== Vivado HLS Report for 'filtrel_kernel'
================================================================
* Date:           Sat Jun  4 16:23:45 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.603|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+--------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+------+------+----------+-----------+-----------+--------+----------+
        |- Loop 1             |     ?|     ?|         ?|          -|          -|      18|    no    |
        | + Loop 1.1          |  2920|  2920|       292|          -|          -|      10|    no    |
        |  ++ Loop 1.1.1      |   290|   290|         1|          -|          -|     290|    no    |
        | + Loop 1.2          |     ?|     ?|         ?|          -|          -|      29|    no    |
        |  ++ Loop 1.2.1      |     ?|     ?|  4 ~ 24  |          -|          -|       ?|    no    |
        |   +++ Loop 1.2.1.1  |     2|    21|         2|          -|          -| 1 ~ 10 |    no    |
        | + Loop 1.3          |  5820|  5820|       582|          -|          -|      10|    no    |
        |  ++ Loop 1.3.1      |   580|   580|         2|          -|          -|     290|    no    |
        +---------------------+------+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     428|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       2|       1|    -|
|Multiplexer      |        -|      -|       -|     287|    -|
|Register         |        -|      -|     302|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      1|     304|     716|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |TOP_fuct_mul_mul_mb6_U99  |TOP_fuct_mul_mul_mb6  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Line_Flag2_U  |filtrel_kernel_LilbW  |        0|  2|   1|    29|    1|     1|           29|
    |line_buf1_U   |filtrel_kernel_likbM  |        2|  0|   0|  2900|    8|     1|        23200|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        2|  2|   1|  2929|    9|     2|        23229|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |count_2_fu_350_p2    |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_407_p2        |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_460_p2        |     +    |      0|  0|  39|          32|           1|
    |k_2_fu_480_p2        |     +    |      0|  0|  12|           4|           1|
    |next_mul2_fu_567_p2  |     +    |      0|  0|  25|          18|          10|
    |next_mul_fu_356_p2   |     +    |      0|  0|  19|          12|           9|
    |p_sum1_fu_390_p2     |     +    |      0|  0|  19|          12|          12|
    |p_sum_fu_504_p2      |     +    |      0|  0|  20|          13|          13|
    |temp_3_fu_520_p2     |     +    |      0|  0|  39|          32|           1|
    |tmp1_fu_486_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_22_fu_495_p2     |     +    |      0|  0|  16|           9|           9|
    |xi_3_fu_380_p2       |     +    |      0|  0|  16|           9|           1|
    |xi_4_fu_561_p2       |     +    |      0|  0|  16|           9|           1|
    |yi_3_fu_368_p2       |     +    |      0|  0|  12|           4|           1|
    |yi_4_fu_549_p2       |     +    |      0|  0|  12|           4|           1|
    |ap_block_state4      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_260     |    and   |      0|  0|   2|           1|           1|
    |or_cond7_fu_454_p2   |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_555_p2  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond4_fu_362_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond6_fu_401_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond7_fu_374_p2  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond8_fu_344_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_543_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_fu_537_p2       |   icmp   |      0|  0|  20|          28|           1|
    |tmp_16_fu_442_p2     |   icmp   |      0|  0|  20|          32|           4|
    |tmp_19_fu_474_p2     |   icmp   |      0|  0|   9|           4|           4|
    |tmp_23_fu_514_p2     |   icmp   |      0|  0|  11|           8|           1|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11     |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_448_p2     |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 428|         289|         120|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |Line_Flag2_address0                 |  21|          4|    5|         20|
    |Line_Flag2_d0                       |  15|          3|    1|          3|
    |ap_NS_fsm                           |  53|         12|    1|         12|
    |ap_done                             |   9|          2|    1|          2|
    |ap_phi_mux_flag_be_phi_fu_302_p4    |   9|          2|    1|          2|
    |ap_phi_mux_temp_1_be_phi_fu_289_p4  |  15|          3|   32|         96|
    |count_reg_172                       |   9|          2|    5|         10|
    |dst_data_stream_V_blk_n             |   9|          2|    1|          2|
    |dst_data_stream_V_din               |  15|          3|    8|         24|
    |flag_reg_240                        |   9|          2|    1|          2|
    |i_reg_217                           |   9|          2|    5|         10|
    |j_reg_251                           |   9|          2|   32|         64|
    |k_reg_274                           |   9|          2|    4|          8|
    |line_buf1_address0                  |  15|          3|   12|         36|
    |phi_mul2_reg_333                    |   9|          2|   18|         36|
    |phi_mul_reg_194                     |   9|          2|   12|         24|
    |src_data_stream_V_blk_n             |   9|          2|    1|          2|
    |temp_1_reg_262                      |   9|          2|   32|         64|
    |temp_reg_228                        |   9|          2|   32|         64|
    |xi2_reg_322                         |   9|          2|    9|         18|
    |xi_reg_206                          |   9|          2|    9|         18|
    |yi1_reg_311                         |   9|          2|    4|          8|
    |yi_reg_183                          |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 287|         62|  230|        533|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |Line_Flag2_addr_reg_631   |   5|   0|    5|          0|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |count_2_reg_597           |   5|   0|    5|          0|
    |count_reg_172             |   5|   0|    5|          0|
    |flag_be_reg_297           |   1|   0|    1|          0|
    |flag_reg_240              |   1|   0|    1|          0|
    |i_2_reg_626               |   5|   0|    5|          0|
    |i_reg_217                 |   5|   0|    5|          0|
    |j_2_reg_649               |  32|   0|   32|          0|
    |j_reg_251                 |  32|   0|   32|          0|
    |k_2_reg_663               |   4|   0|    4|          0|
    |k_reg_274                 |   4|   0|    4|          0|
    |next_mul2_reg_695         |  18|   0|   18|          0|
    |next_mul_reg_602          |  12|   0|   12|          0|
    |p_shl9_cast_cast_reg_641  |   5|   0|    7|          2|
    |p_shl_cast_reg_636        |   5|   0|    9|          4|
    |phi_mul2_reg_333          |  18|   0|   18|          0|
    |phi_mul_reg_194           |  12|   0|   12|          0|
    |temp_1_reg_262            |  32|   0|   32|          0|
    |temp_reg_228              |  32|   0|   32|          0|
    |tmp_18_reg_654            |  13|   0|   13|          0|
    |tmp_19_reg_659            |   1|   0|    1|          0|
    |xi2_reg_322               |   9|   0|    9|          0|
    |xi_4_reg_690              |   9|   0|    9|          0|
    |xi_reg_206                |   9|   0|    9|          0|
    |yi1_reg_311               |   4|   0|    4|          0|
    |yi_3_reg_610              |   4|   0|    4|          0|
    |yi_4_reg_682              |   4|   0|    4|          0|
    |yi_reg_183                |   4|   0|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 302|   0|  308|          6|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|src_data_stream_V_dout     |  in |    8|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|dst_data_stream_V_din      | out |    8|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_write    | out |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	4  / (!exitcond4)
	5  / (exitcond4)
4 --> 
	4  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond6)
	9  / (exitcond6)
6 --> 
	7  / (or_cond7)
	5  / (!or_cond7)
7 --> 
	8  / true
8 --> 
	7  / (tmp_19 & !icmp) | (tmp_19 & !tmp_23)
	6  / (tmp_23 & icmp) | (!tmp_19)
9 --> 
	10  / (!exitcond)
	2  / (exitcond)
10 --> 
	11  / (!exitcond3)
	9  / (exitcond3)
11 --> 
	10  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%line_buf1 = alloca [2900 x i8], align 1"   --->   Operation 14 'alloca' 'line_buf1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%Line_Flag2 = alloca [29 x i1], align 1"   --->   Operation 15 'alloca' 'Line_Flag2' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br label %.loopexit27" [Sobel_SkLines/src/filtrel_kernel.cpp:16]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%count = phi i5 [ 0, %0 ], [ %count_2, %.loopexit27.loopexit ]"   --->   Operation 17 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.75ns)   --->   "%exitcond8 = icmp eq i5 %count, -14" [Sobel_SkLines/src/filtrel_kernel.cpp:16]   --->   Operation 18 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 19 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.78ns)   --->   "%count_2 = add i5 %count, 1" [Sobel_SkLines/src/filtrel_kernel.cpp:16]   --->   Operation 20 'add' 'count_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %11, label %.preheader14.preheader" [Sobel_SkLines/src/filtrel_kernel.cpp:16]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "br label %.preheader14"   --->   Operation 22 'br' <Predicate = (!exitcond8)> <Delay = 0.65>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [Sobel_SkLines/src/filtrel_kernel.cpp:80]   --->   Operation 23 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.80>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%yi = phi i4 [ %yi_3, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 24 'phi' 'yi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ %next_mul, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 25 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.80ns)   --->   "%next_mul = add i12 %phi_mul, 290"   --->   Operation 26 'add' 'next_mul' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.72ns)   --->   "%exitcond4 = icmp eq i4 %yi, -6" [Sobel_SkLines/src/filtrel_kernel.cpp:17]   --->   Operation 27 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 28 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.79ns)   --->   "%yi_3 = add i4 %yi, 1" [Sobel_SkLines/src/filtrel_kernel.cpp:17]   --->   Operation 29 'add' 'yi_3' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader1.preheader, label %.preheader13.preheader" [Sobel_SkLines/src/filtrel_kernel.cpp:17]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.65ns)   --->   "br label %.preheader13" [Sobel_SkLines/src/filtrel_kernel.cpp:18]   --->   Operation 31 'br' <Predicate = (!exitcond4)> <Delay = 0.65>
ST_3 : Operation 32 [1/1] (0.65ns)   --->   "br label %.preheader1" [Sobel_SkLines/src/filtrel_kernel.cpp:27]   --->   Operation 32 'br' <Predicate = (exitcond4)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%xi = phi i9 [ %xi_3, %1 ], [ 0, %.preheader13.preheader ]"   --->   Operation 33 'phi' 'xi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.88ns)   --->   "%exitcond7 = icmp eq i9 %xi, -222" [Sobel_SkLines/src/filtrel_kernel.cpp:18]   --->   Operation 34 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 290, i64 290, i64 290)"   --->   Operation 35 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.77ns)   --->   "%xi_3 = add i9 %xi, 1" [Sobel_SkLines/src/filtrel_kernel.cpp:18]   --->   Operation 36 'add' 'xi_3' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader14.loopexit, label %1" [Sobel_SkLines/src/filtrel_kernel.cpp:18]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/filtrel_kernel.cpp:20]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/filtrel_kernel.cpp:20]   --->   Operation 39 'specprotocol' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.83ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/filtrel_kernel.cpp:20]   --->   Operation 40 'read' 'tmp_10' <Predicate = (!exitcond7)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/filtrel_kernel.cpp:20]   --->   Operation 41 'specregionend' 'empty' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i9 %xi to i12" [Sobel_SkLines/src/filtrel_kernel.cpp:21]   --->   Operation 42 'zext' 'tmp_54_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.80ns)   --->   "%p_sum1 = add i12 %phi_mul, %tmp_54_cast" [Sobel_SkLines/src/filtrel_kernel.cpp:21]   --->   Operation 43 'add' 'p_sum1' <Predicate = (!exitcond7)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_sum1_cast = zext i12 %p_sum1 to i64" [Sobel_SkLines/src/filtrel_kernel.cpp:21]   --->   Operation 44 'zext' 'p_sum1_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%line_buf1_addr = getelementptr [2900 x i8]* %line_buf1, i64 0, i64 %p_sum1_cast" [Sobel_SkLines/src/filtrel_kernel.cpp:21]   --->   Operation 45 'getelementptr' 'line_buf1_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.23ns)   --->   "store i8 %tmp_10, i8* %line_buf1_addr, align 1" [Sobel_SkLines/src/filtrel_kernel.cpp:21]   --->   Operation 46 'store' <Predicate = (!exitcond7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader13" [Sobel_SkLines/src/filtrel_kernel.cpp:18]   --->   Operation 47 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 48 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.78>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i = phi i5 [ %i_2, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 49 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.75ns)   --->   "%exitcond6 = icmp eq i5 %i, -3" [Sobel_SkLines/src/filtrel_kernel.cpp:27]   --->   Operation 50 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"   --->   Operation 51 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.78ns)   --->   "%i_2 = add i5 %i, 1" [Sobel_SkLines/src/filtrel_kernel.cpp:27]   --->   Operation 52 'add' 'i_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader8.preheader, label %2" [Sobel_SkLines/src/filtrel_kernel.cpp:27]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %i to i64" [Sobel_SkLines/src/filtrel_kernel.cpp:30]   --->   Operation 54 'zext' 'tmp_s' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%Line_Flag2_addr = getelementptr [29 x i1]* %Line_Flag2, i64 0, i64 %tmp_s" [Sobel_SkLines/src/filtrel_kernel.cpp:30]   --->   Operation 55 'getelementptr' 'Line_Flag2_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.67ns)   --->   "store i1 false, i1* %Line_Flag2_addr, align 1" [Sobel_SkLines/src/filtrel_kernel.cpp:30]   --->   Operation 56 'store' <Predicate = (!exitcond6)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i, i3 0)" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 57 'bitconcatenate' 'p_shl' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 58 'zext' 'p_shl_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i, i1 false)" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 59 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl9_cast_cast = zext i6 %p_shl9 to i7" [Sobel_SkLines/src/filtrel_kernel.cpp:31]   --->   Operation 60 'zext' 'p_shl9_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.65ns)   --->   "br label %.loopexit" [Sobel_SkLines/src/filtrel_kernel.cpp:31]   --->   Operation 61 'br' <Predicate = (!exitcond6)> <Delay = 0.65>
ST_5 : Operation 62 [1/1] (0.65ns)   --->   "br label %.preheader8" [Sobel_SkLines/src/filtrel_kernel.cpp:64]   --->   Operation 62 'br' <Predicate = (exitcond6)> <Delay = 0.65>

State 6 <SV = 4> <Delay = 2.53>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%temp = phi i32 [ 0, %2 ], [ %temp_1, %.loopexit.backedge ]" [Sobel_SkLines/src/filtrel_kernel.cpp:36]   --->   Operation 63 'phi' 'temp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%flag = phi i1 [ false, %2 ], [ %flag_be, %.loopexit.backedge ]"   --->   Operation 64 'phi' 'flag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %2 ], [ %j_2, %.loopexit.backedge ]"   --->   Operation 65 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.99ns)   --->   "%tmp_16 = icmp slt i32 %j, 10" [Sobel_SkLines/src/filtrel_kernel.cpp:31]   --->   Operation 66 'icmp' 'tmp_16' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_cond7)   --->   "%tmp_17 = xor i1 %flag, true" [Sobel_SkLines/src/filtrel_kernel.cpp:32]   --->   Operation 67 'xor' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond7 = and i1 %tmp_16, %tmp_17" [Sobel_SkLines/src/filtrel_kernel.cpp:32]   --->   Operation 68 'and' 'or_cond7' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.01ns)   --->   "%j_2 = add nsw i32 %j, 1" [Sobel_SkLines/src/filtrel_kernel.cpp:31]   --->   Operation 69 'add' 'j_2' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %or_cond7, label %.preheader9.preheader, label %.preheader1.loopexit" [Sobel_SkLines/src/filtrel_kernel.cpp:31]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %j to i13" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 71 'trunc' 'tmp_11' <Predicate = (or_cond7)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%tmp_18 = mul i13 290, %tmp_11" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 72 'mul' 'tmp_18' <Predicate = (or_cond7)> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.65ns)   --->   "br label %.preheader9" [Sobel_SkLines/src/filtrel_kernel.cpp:34]   --->   Operation 73 'br' <Predicate = (or_cond7)> <Delay = 0.65>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 74 'br' <Predicate = (!or_cond7)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.60>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%temp_1 = phi i32 [ %temp, %.preheader9.preheader ], [ %temp_1_be, %.preheader9.backedge ]" [Sobel_SkLines/src/filtrel_kernel.cpp:36]   --->   Operation 75 'phi' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %.preheader9.preheader ], [ %k_2, %.preheader9.backedge ]"   --->   Operation 76 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%k_cast8_cast = zext i4 %k to i7" [Sobel_SkLines/src/filtrel_kernel.cpp:34]   --->   Operation 77 'zext' 'k_cast8_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.72ns)   --->   "%tmp_19 = icmp ult i4 %k, -6" [Sobel_SkLines/src/filtrel_kernel.cpp:34]   --->   Operation 78 'icmp' 'tmp_19' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)"   --->   Operation 79 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.79ns)   --->   "%k_2 = add i4 %k, 1" [Sobel_SkLines/src/filtrel_kernel.cpp:34]   --->   Operation 80 'add' 'k_2' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %3, label %.loopexit.loopexit" [Sobel_SkLines/src/filtrel_kernel.cpp:34]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.78ns)   --->   "%tmp1 = add i7 %p_shl9_cast_cast, %k_cast8_cast" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 82 'add' 'tmp1' <Predicate = (tmp_19)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i7 %tmp1 to i9" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 83 'zext' 'tmp1_cast' <Predicate = (tmp_19)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.76ns)   --->   "%tmp_22 = add i9 %tmp1_cast, %p_shl_cast" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 84 'add' 'tmp_22' <Predicate = (tmp_19)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i9 %tmp_22 to i13" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 85 'zext' 'tmp_61_cast' <Predicate = (tmp_19)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.82ns)   --->   "%p_sum = add i13 %tmp_18, %tmp_61_cast" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 86 'add' 'p_sum' <Predicate = (tmp_19)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%p_sum_cast = sext i13 %p_sum to i64" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 87 'sext' 'p_sum_cast' <Predicate = (tmp_19)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%line_buf1_addr_2 = getelementptr [2900 x i8]* %line_buf1, i64 0, i64 %p_sum_cast" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 88 'getelementptr' 'line_buf1_addr_2' <Predicate = (tmp_19)> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (1.23ns)   --->   "%line_buf1_load = load i8* %line_buf1_addr_2, align 1" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 89 'load' 'line_buf1_load' <Predicate = (tmp_19)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_7 : Operation 90 [1/1] (0.65ns)   --->   "br label %.loopexit.backedge"   --->   Operation 90 'br' <Predicate = (!tmp_19)> <Delay = 0.65>

State 8 <SV = 6> <Delay = 2.08>
ST_8 : Operation 91 [1/2] (1.23ns)   --->   "%line_buf1_load = load i8* %line_buf1_addr_2, align 1" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 91 'load' 'line_buf1_load' <Predicate = (tmp_19)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_8 : Operation 92 [1/1] (0.84ns)   --->   "%tmp_23 = icmp eq i8 %line_buf1_load, 0" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 92 'icmp' 'tmp_23' <Predicate = (tmp_19)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %5, label %4" [Sobel_SkLines/src/filtrel_kernel.cpp:35]   --->   Operation 93 'br' <Predicate = (tmp_19)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.01ns)   --->   "%temp_3 = add nsw i32 %temp_1, 1" [Sobel_SkLines/src/filtrel_kernel.cpp:36]   --->   Operation 94 'add' 'temp_3' <Predicate = (tmp_19 & !tmp_23)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.65ns)   --->   "br label %.preheader9.backedge" [Sobel_SkLines/src/filtrel_kernel.cpp:36]   --->   Operation 95 'br' <Predicate = (tmp_19 & !tmp_23)> <Delay = 0.65>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_13 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %temp_1, i32 4, i32 31)" [Sobel_SkLines/src/filtrel_kernel.cpp:38]   --->   Operation 96 'partselect' 'tmp_13' <Predicate = (tmp_19 & tmp_23)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.01ns)   --->   "%icmp = icmp sgt i28 %tmp_13, 0" [Sobel_SkLines/src/filtrel_kernel.cpp:38]   --->   Operation 97 'icmp' 'icmp' <Predicate = (tmp_19 & tmp_23)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.65ns)   --->   "br i1 %icmp, label %6, label %.preheader9.backedge" [Sobel_SkLines/src/filtrel_kernel.cpp:38]   --->   Operation 98 'br' <Predicate = (tmp_19 & tmp_23)> <Delay = 0.65>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%temp_1_be = phi i32 [ %temp_3, %4 ], [ %temp_1, %5 ]"   --->   Operation 99 'phi' 'temp_1_be' <Predicate = (tmp_19 & !icmp) | (tmp_19 & !tmp_23)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 100 'br' <Predicate = (tmp_19 & !icmp) | (tmp_19 & !tmp_23)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.67ns)   --->   "store i1 true, i1* %Line_Flag2_addr, align 1" [Sobel_SkLines/src/filtrel_kernel.cpp:40]   --->   Operation 101 'store' <Predicate = (tmp_19 & tmp_23 & icmp)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_8 : Operation 102 [1/1] (0.65ns)   --->   "br label %.loopexit.backedge" [Sobel_SkLines/src/filtrel_kernel.cpp:42]   --->   Operation 102 'br' <Predicate = (tmp_19 & tmp_23 & icmp)> <Delay = 0.65>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%flag_be = phi i1 [ true, %6 ], [ false, %.loopexit.loopexit ]"   --->   Operation 103 'phi' 'flag_be' <Predicate = (tmp_23 & icmp) | (!tmp_19)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 104 'br' <Predicate = (tmp_23 & icmp) | (!tmp_19)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.79>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%yi1 = phi i4 [ %yi_4, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 105 'phi' 'yi1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.72ns)   --->   "%exitcond = icmp eq i4 %yi1, -6" [Sobel_SkLines/src/filtrel_kernel.cpp:64]   --->   Operation 106 'icmp' 'exitcond' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 107 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.79ns)   --->   "%yi_4 = add i4 %yi1, 1" [Sobel_SkLines/src/filtrel_kernel.cpp:64]   --->   Operation 108 'add' 'yi_4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit27.loopexit, label %.preheader.preheader" [Sobel_SkLines/src/filtrel_kernel.cpp:64]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.65ns)   --->   "br label %.preheader" [Sobel_SkLines/src/filtrel_kernel.cpp:65]   --->   Operation 110 'br' <Predicate = (!exitcond)> <Delay = 0.65>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "br label %.loopexit27"   --->   Operation 111 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.88>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%xi2 = phi i9 [ %xi_4, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 112 'phi' 'xi2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i18 [ %next_mul2, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 113 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.88ns)   --->   "%exitcond3 = icmp eq i9 %xi2, -222" [Sobel_SkLines/src/filtrel_kernel.cpp:65]   --->   Operation 114 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 290, i64 290, i64 290)"   --->   Operation 115 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.77ns)   --->   "%xi_4 = add i9 %xi2, 1" [Sobel_SkLines/src/filtrel_kernel.cpp:65]   --->   Operation 116 'add' 'xi_4' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader8.loopexit, label %7" [Sobel_SkLines/src/filtrel_kernel.cpp:65]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.87ns)   --->   "%next_mul2 = add i18 %phi_mul2, 820"   --->   Operation 118 'add' 'next_mul2' <Predicate = (!exitcond3)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %phi_mul2, i32 13, i32 17)" [Sobel_SkLines/src/filtrel_kernel.cpp:67]   --->   Operation 119 'partselect' 'tmp_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_20 = zext i5 %tmp_12 to i64" [Sobel_SkLines/src/filtrel_kernel.cpp:67]   --->   Operation 120 'zext' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%Line_Flag2_addr_2 = getelementptr [29 x i1]* %Line_Flag2, i64 0, i64 %tmp_20" [Sobel_SkLines/src/filtrel_kernel.cpp:67]   --->   Operation 121 'getelementptr' 'Line_Flag2_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (0.67ns)   --->   "%Line_Flag2_load = load i1* %Line_Flag2_addr_2, align 1" [Sobel_SkLines/src/filtrel_kernel.cpp:67]   --->   Operation 122 'load' 'Line_Flag2_load' <Predicate = (!exitcond3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 123 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.83>
ST_11 : Operation 124 [1/2] (0.67ns)   --->   "%Line_Flag2_load = load i1* %Line_Flag2_addr_2, align 1" [Sobel_SkLines/src/filtrel_kernel.cpp:67]   --->   Operation 124 'load' 'Line_Flag2_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernel.cpp:69]   --->   Operation 125 'specregionbegin' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernel.cpp:69]   --->   Operation 126 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %Line_Flag2_load, label %8, label %9" [Sobel_SkLines/src/filtrel_kernel.cpp:67]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 -1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernel.cpp:73]   --->   Operation 128 'write' <Predicate = (!Line_Flag2_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_21)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernel.cpp:73]   --->   Operation 129 'specregionend' 'empty_24' <Predicate = (!Line_Flag2_load)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 130 'br' <Predicate = (!Line_Flag2_load)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 0)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernel.cpp:69]   --->   Operation 131 'write' <Predicate = (Line_Flag2_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_21)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernel.cpp:69]   --->   Operation 132 'specregionend' 'empty_23' <Predicate = (Line_Flag2_load)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "br label %10" [Sobel_SkLines/src/filtrel_kernel.cpp:70]   --->   Operation 133 'br' <Predicate = (Line_Flag2_load)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader" [Sobel_SkLines/src/filtrel_kernel.cpp:65]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12       (specinterface    ) [ 000000000000]
StgValue_13       (specinterface    ) [ 000000000000]
line_buf1         (alloca           ) [ 001111111111]
Line_Flag2        (alloca           ) [ 001111111111]
StgValue_16       (br               ) [ 011111111111]
count             (phi              ) [ 001000000000]
exitcond8         (icmp             ) [ 001111111111]
StgValue_19       (speclooptripcount) [ 000000000000]
count_2           (add              ) [ 011111111111]
StgValue_21       (br               ) [ 000000000000]
StgValue_22       (br               ) [ 001111111111]
StgValue_23       (ret              ) [ 000000000000]
yi                (phi              ) [ 000100000000]
phi_mul           (phi              ) [ 000110000000]
next_mul          (add              ) [ 001111111111]
exitcond4         (icmp             ) [ 001111111111]
StgValue_28       (speclooptripcount) [ 000000000000]
yi_3              (add              ) [ 001111111111]
StgValue_30       (br               ) [ 000000000000]
StgValue_31       (br               ) [ 001111111111]
StgValue_32       (br               ) [ 001111111111]
xi                (phi              ) [ 000010000000]
exitcond7         (icmp             ) [ 001111111111]
StgValue_35       (speclooptripcount) [ 000000000000]
xi_3              (add              ) [ 001111111111]
StgValue_37       (br               ) [ 000000000000]
tmp               (specregionbegin  ) [ 000000000000]
StgValue_39       (specprotocol     ) [ 000000000000]
tmp_10            (read             ) [ 000000000000]
empty             (specregionend    ) [ 000000000000]
tmp_54_cast       (zext             ) [ 000000000000]
p_sum1            (add              ) [ 000000000000]
p_sum1_cast       (zext             ) [ 000000000000]
line_buf1_addr    (getelementptr    ) [ 000000000000]
StgValue_46       (store            ) [ 000000000000]
StgValue_47       (br               ) [ 001111111111]
StgValue_48       (br               ) [ 001111111111]
i                 (phi              ) [ 000001000000]
exitcond6         (icmp             ) [ 001111111111]
StgValue_51       (speclooptripcount) [ 000000000000]
i_2               (add              ) [ 001111111111]
StgValue_53       (br               ) [ 000000000000]
tmp_s             (zext             ) [ 000000000000]
Line_Flag2_addr   (getelementptr    ) [ 000000111000]
StgValue_56       (store            ) [ 000000000000]
p_shl             (bitconcatenate   ) [ 000000000000]
p_shl_cast        (zext             ) [ 000000111000]
p_shl9            (bitconcatenate   ) [ 000000000000]
p_shl9_cast_cast  (zext             ) [ 000000111000]
StgValue_61       (br               ) [ 001111111111]
StgValue_62       (br               ) [ 001111111111]
temp              (phi              ) [ 000000111000]
flag              (phi              ) [ 000000100000]
j                 (phi              ) [ 000000100000]
tmp_16            (icmp             ) [ 000000000000]
tmp_17            (xor              ) [ 000000000000]
or_cond7          (and              ) [ 001111111111]
j_2               (add              ) [ 001111111111]
StgValue_70       (br               ) [ 000000000000]
tmp_11            (trunc            ) [ 000000000000]
tmp_18            (mul              ) [ 000000011000]
StgValue_73       (br               ) [ 001111111111]
StgValue_74       (br               ) [ 001111111111]
temp_1            (phi              ) [ 001111111111]
k                 (phi              ) [ 000000010000]
k_cast8_cast      (zext             ) [ 000000000000]
tmp_19            (icmp             ) [ 001111111111]
StgValue_79       (speclooptripcount) [ 000000000000]
k_2               (add              ) [ 001111111111]
StgValue_81       (br               ) [ 000000000000]
tmp1              (add              ) [ 000000000000]
tmp1_cast         (zext             ) [ 000000000000]
tmp_22            (add              ) [ 000000000000]
tmp_61_cast       (zext             ) [ 000000000000]
p_sum             (add              ) [ 000000000000]
p_sum_cast        (sext             ) [ 000000000000]
line_buf1_addr_2  (getelementptr    ) [ 000000001000]
StgValue_90       (br               ) [ 001111111111]
line_buf1_load    (load             ) [ 000000000000]
tmp_23            (icmp             ) [ 001111111111]
StgValue_93       (br               ) [ 000000000000]
temp_3            (add              ) [ 000000000000]
StgValue_95       (br               ) [ 000000000000]
tmp_13            (partselect       ) [ 000000000000]
icmp              (icmp             ) [ 001111111111]
StgValue_98       (br               ) [ 000000000000]
temp_1_be         (phi              ) [ 001111111111]
StgValue_100      (br               ) [ 001111111111]
StgValue_101      (store            ) [ 000000000000]
StgValue_102      (br               ) [ 000000000000]
flag_be           (phi              ) [ 001111101111]
StgValue_104      (br               ) [ 001111111111]
yi1               (phi              ) [ 000000000100]
exitcond          (icmp             ) [ 001111111111]
StgValue_107      (speclooptripcount) [ 000000000000]
yi_4              (add              ) [ 001111111111]
StgValue_109      (br               ) [ 000000000000]
StgValue_110      (br               ) [ 001111111111]
StgValue_111      (br               ) [ 011111111111]
xi2               (phi              ) [ 000000000010]
phi_mul2          (phi              ) [ 000000000010]
exitcond3         (icmp             ) [ 001111111111]
StgValue_115      (speclooptripcount) [ 000000000000]
xi_4              (add              ) [ 001111111111]
StgValue_117      (br               ) [ 000000000000]
next_mul2         (add              ) [ 001111111111]
tmp_12            (partselect       ) [ 000000000000]
tmp_20            (zext             ) [ 000000000000]
Line_Flag2_addr_2 (getelementptr    ) [ 000000000001]
StgValue_123      (br               ) [ 001111111111]
Line_Flag2_load   (load             ) [ 001111111111]
tmp_21            (specregionbegin  ) [ 000000000000]
StgValue_126      (specprotocol     ) [ 000000000000]
StgValue_127      (br               ) [ 000000000000]
StgValue_128      (write            ) [ 000000000000]
empty_24          (specregionend    ) [ 000000000000]
StgValue_130      (br               ) [ 000000000000]
StgValue_131      (write            ) [ 000000000000]
empty_23          (specregionend    ) [ 000000000000]
StgValue_133      (br               ) [ 000000000000]
StgValue_134      (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="line_buf1_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="Line_Flag2_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Line_Flag2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_10_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_128/11 StgValue_131/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="line_buf1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf1_addr/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_46/4 line_buf1_load/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Line_Flag2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Line_Flag2_addr/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_56/5 StgValue_101/8 Line_Flag2_load/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="line_buf1_addr_2_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="13" slack="0"/>
<pin id="161" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf1_addr_2/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="Line_Flag2_addr_2_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Line_Flag2_addr_2/10 "/>
</bind>
</comp>

<comp id="172" class="1005" name="count_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="1"/>
<pin id="174" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="count (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="count_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="yi_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="1"/>
<pin id="185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="yi (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="yi_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="phi_mul_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="1"/>
<pin id="196" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="phi_mul_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="xi_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="1"/>
<pin id="208" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="xi (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="xi_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi/4 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="1"/>
<pin id="219" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="228" class="1005" name="temp_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="temp_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="flag_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="flag_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag/6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="j_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="j_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="temp_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="temp_1_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_1/7 "/>
</bind>
</comp>

<comp id="274" class="1005" name="k_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="k_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="285" class="1005" name="temp_1_be_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1_be (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="temp_1_be_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="32" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_1_be/8 "/>
</bind>
</comp>

<comp id="297" class="1005" name="flag_be_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_be (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="flag_be_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag_be/8 "/>
</bind>
</comp>

<comp id="311" class="1005" name="yi1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="yi1 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="yi1_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi1/9 "/>
</bind>
</comp>

<comp id="322" class="1005" name="xi2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="1"/>
<pin id="324" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="xi2 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="xi2_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi2/10 "/>
</bind>
</comp>

<comp id="333" class="1005" name="phi_mul2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="18" slack="1"/>
<pin id="335" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="phi_mul2_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="18" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="exitcond8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="count_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_2/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="next_mul_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="exitcond4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="yi_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi_3/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="exitcond7_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="9" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xi_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi_3/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_54_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_cast/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_sum1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="1"/>
<pin id="392" dir="0" index="1" bw="9" slack="0"/>
<pin id="393" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum1/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_sum1_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum1_cast/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="exitcond6_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="i_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_s_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_shl_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_shl_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_shl9_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_shl9_cast_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast_cast/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_16_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_17_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_cond7_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond7/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="j_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_11_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="k_cast8_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast8_cast/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_19_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="4" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="k_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="2"/>
<pin id="488" dir="0" index="1" bw="4" slack="0"/>
<pin id="489" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp1_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_22_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="2"/>
<pin id="498" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_61_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61_cast/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_sum_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="13" slack="1"/>
<pin id="506" dir="0" index="1" bw="9" slack="0"/>
<pin id="507" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_sum_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="13" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_sum_cast/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_23_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="temp_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_3/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_13_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="28" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="0" index="2" bw="4" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="28" slack="0"/>
<pin id="539" dir="0" index="1" bw="28" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="exitcond_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="yi_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi_4/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="exitcond3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="0" index="1" bw="9" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xi_4_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="9" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi_4/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="next_mul2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="18" slack="0"/>
<pin id="569" dir="0" index="1" bw="11" slack="0"/>
<pin id="570" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_12_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="0" index="1" bw="18" slack="0"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="0" index="3" bw="6" slack="0"/>
<pin id="578" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_20_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="588" class="1007" name="tmp_18_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="13" slack="0"/>
<pin id="590" dir="0" index="1" bw="13" slack="0"/>
<pin id="591" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="597" class="1005" name="count_2_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="count_2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="next_mul_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="610" class="1005" name="yi_3_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="yi_3 "/>
</bind>
</comp>

<comp id="618" class="1005" name="xi_3_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="xi_3 "/>
</bind>
</comp>

<comp id="626" class="1005" name="i_2_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="0"/>
<pin id="628" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="Line_Flag2_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="3"/>
<pin id="633" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="Line_Flag2_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="p_shl_cast_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="2"/>
<pin id="638" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_shl_cast "/>
</bind>
</comp>

<comp id="641" class="1005" name="p_shl9_cast_cast_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="2"/>
<pin id="643" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="p_shl9_cast_cast "/>
</bind>
</comp>

<comp id="649" class="1005" name="j_2_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_18_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="13" slack="1"/>
<pin id="656" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_19_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="663" class="1005" name="k_2_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="line_buf1_addr_2_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="12" slack="1"/>
<pin id="670" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buf1_addr_2 "/>
</bind>
</comp>

<comp id="682" class="1005" name="yi_4_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="yi_4 "/>
</bind>
</comp>

<comp id="690" class="1005" name="xi_4_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="xi_4 "/>
</bind>
</comp>

<comp id="695" class="1005" name="next_mul2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="18" slack="0"/>
<pin id="697" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="700" class="1005" name="Line_Flag2_addr_2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="1"/>
<pin id="702" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Line_Flag2_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="104" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="106" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="82" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="116" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="58" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="157" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="164"><net_src comp="74" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="272"><net_src comp="228" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="295"><net_src comp="262" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="297" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="302" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="92" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="176" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="176" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="26" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="198" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="187" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="187" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="210" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="210" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="210" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="194" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="405"><net_src comp="221" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="221" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="26" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="221" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="221" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="70" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="221" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="64" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="255" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="244" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="442" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="255" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="76" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="255" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="278" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="278" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="34" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="278" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="38" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="470" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="518"><net_src comp="137" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="82" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="262" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="76" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="520" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="533"><net_src comp="84" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="262" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="86" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="88" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="541"><net_src comp="527" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="90" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="315" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="34" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="315" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="38" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="326" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="42" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="326" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="46" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="337" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="94" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="579"><net_src comp="96" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="337" pin="4"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="98" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="100" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="586"><net_src comp="573" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="466" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="600"><net_src comp="350" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="605"><net_src comp="356" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="613"><net_src comp="368" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="621"><net_src comp="380" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="629"><net_src comp="407" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="634"><net_src comp="144" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="639"><net_src comp="426" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="644"><net_src comp="438" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="652"><net_src comp="460" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="657"><net_src comp="588" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="662"><net_src comp="474" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="480" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="671"><net_src comp="157" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="685"><net_src comp="549" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="693"><net_src comp="561" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="698"><net_src comp="567" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="703"><net_src comp="165" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V | {11 }
 - Input state : 
	Port: filtrel_kernel : src_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		count_2 : 1
		StgValue_21 : 2
	State 3
		next_mul : 1
		exitcond4 : 1
		yi_3 : 1
		StgValue_30 : 2
	State 4
		exitcond7 : 1
		xi_3 : 1
		StgValue_37 : 2
		empty : 1
		tmp_54_cast : 1
		p_sum1 : 2
		p_sum1_cast : 3
		line_buf1_addr : 4
		StgValue_46 : 5
	State 5
		exitcond6 : 1
		i_2 : 1
		StgValue_53 : 2
		tmp_s : 1
		Line_Flag2_addr : 2
		StgValue_56 : 3
		p_shl : 1
		p_shl_cast : 2
		p_shl9 : 1
		p_shl9_cast_cast : 2
	State 6
		tmp_16 : 1
		tmp_17 : 1
		or_cond7 : 2
		j_2 : 1
		StgValue_70 : 2
		tmp_11 : 1
		tmp_18 : 2
	State 7
		k_cast8_cast : 1
		tmp_19 : 1
		k_2 : 1
		StgValue_81 : 2
		tmp1 : 2
		tmp1_cast : 3
		tmp_22 : 4
		tmp_61_cast : 5
		p_sum : 6
		p_sum_cast : 7
		line_buf1_addr_2 : 8
		line_buf1_load : 9
	State 8
		tmp_23 : 1
		StgValue_93 : 2
		icmp : 1
		StgValue_98 : 2
		temp_1_be : 3
		flag_be : 1
	State 9
		exitcond : 1
		yi_4 : 1
		StgValue_109 : 2
	State 10
		exitcond3 : 1
		xi_4 : 1
		StgValue_117 : 2
		next_mul2 : 1
		tmp_12 : 1
		tmp_20 : 2
		Line_Flag2_addr_2 : 3
		Line_Flag2_load : 4
	State 11
		StgValue_127 : 1
		empty_24 : 1
		empty_23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |      count_2_fu_350     |    0    |    0    |    15   |
|          |     next_mul_fu_356     |    0    |    0    |    19   |
|          |       yi_3_fu_368       |    0    |    0    |    12   |
|          |       xi_3_fu_380       |    0    |    0    |    16   |
|          |      p_sum1_fu_390      |    0    |    0    |    19   |
|          |        i_2_fu_407       |    0    |    0    |    15   |
|          |        j_2_fu_460       |    0    |    0    |    39   |
|    add   |        k_2_fu_480       |    0    |    0    |    12   |
|          |       tmp1_fu_486       |    0    |    0    |    15   |
|          |      tmp_22_fu_495      |    0    |    0    |    15   |
|          |       p_sum_fu_504      |    0    |    0    |    20   |
|          |      temp_3_fu_520      |    0    |    0    |    39   |
|          |       yi_4_fu_549       |    0    |    0    |    12   |
|          |       xi_4_fu_561       |    0    |    0    |    16   |
|          |     next_mul2_fu_567    |    0    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond8_fu_344    |    0    |    0    |    11   |
|          |     exitcond4_fu_362    |    0    |    0    |    9    |
|          |     exitcond7_fu_374    |    0    |    0    |    13   |
|          |     exitcond6_fu_401    |    0    |    0    |    11   |
|   icmp   |      tmp_16_fu_442      |    0    |    0    |    20   |
|          |      tmp_19_fu_474      |    0    |    0    |    9    |
|          |      tmp_23_fu_514      |    0    |    0    |    11   |
|          |       icmp_fu_537       |    0    |    0    |    20   |
|          |     exitcond_fu_543     |    0    |    0    |    9    |
|          |     exitcond3_fu_555    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    xor   |      tmp_17_fu_448      |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     or_cond7_fu_454     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    mul   |      tmp_18_fu_588      |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    tmp_10_read_fu_116   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |     grp_write_fu_122    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    tmp_54_cast_fu_386   |    0    |    0    |    0    |
|          |    p_sum1_cast_fu_396   |    0    |    0    |    0    |
|          |       tmp_s_fu_413      |    0    |    0    |    0    |
|          |    p_shl_cast_fu_426    |    0    |    0    |    0    |
|   zext   | p_shl9_cast_cast_fu_438 |    0    |    0    |    0    |
|          |   k_cast8_cast_fu_470   |    0    |    0    |    0    |
|          |     tmp1_cast_fu_491    |    0    |    0    |    0    |
|          |    tmp_61_cast_fu_500   |    0    |    0    |    0    |
|          |      tmp_20_fu_583      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       p_shl_fu_418      |    0    |    0    |    0    |
|          |      p_shl9_fu_430      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      tmp_11_fu_466      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    p_sum_cast_fu_509    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      tmp_13_fu_527      |    0    |    0    |    0    |
|          |      tmp_12_fu_573      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   419   |
|----------|-------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|Line_Flag2|    0   |    2   |    1   |
| line_buf1|    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    2   |    2   |    1   |
+----------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|Line_Flag2_addr_2_reg_700|    5   |
| Line_Flag2_addr_reg_631 |    5   |
|     count_2_reg_597     |    5   |
|      count_reg_172      |    5   |
|     flag_be_reg_297     |    1   |
|       flag_reg_240      |    1   |
|       i_2_reg_626       |    5   |
|        i_reg_217        |    5   |
|       j_2_reg_649       |   32   |
|        j_reg_251        |   32   |
|       k_2_reg_663       |    4   |
|        k_reg_274        |    4   |
| line_buf1_addr_2_reg_668|   12   |
|    next_mul2_reg_695    |   18   |
|     next_mul_reg_602    |   12   |
| p_shl9_cast_cast_reg_641|    7   |
|    p_shl_cast_reg_636   |    9   |
|     phi_mul2_reg_333    |   18   |
|     phi_mul_reg_194     |   12   |
|    temp_1_be_reg_285    |   32   |
|      temp_1_reg_262     |   32   |
|       temp_reg_228      |   32   |
|      tmp_18_reg_654     |   13   |
|      tmp_19_reg_659     |    1   |
|       xi2_reg_322       |    9   |
|       xi_3_reg_618      |    9   |
|       xi_4_reg_690      |    9   |
|        xi_reg_206       |    9   |
|       yi1_reg_311       |    4   |
|       yi_3_reg_610      |    4   |
|       yi_4_reg_682      |    4   |
|        yi_reg_183       |    4   |
+-------------------------+--------+
|          Total          |   354  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_122 |  p2  |   2  |   1  |    2   |
| grp_access_fu_137 |  p0  |   3  |  12  |   36   ||    15   |
| grp_access_fu_150 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_150 |  p1  |   2  |   1  |    2   |
|  phi_mul_reg_194  |  p0  |   2  |  12  |   24   ||    9    |
|    temp_reg_228   |  p0  |   2  |  32  |   64   ||    9    |
|  flag_be_reg_297  |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   150  || 4.64825 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   419  |
|   Memory  |    2   |    -   |    -   |    2   |    1   |
|Multiplexer|    -   |    -   |    4   |    -   |   63   |
|  Register |    -   |    -   |    -   |   354  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |    4   |   356  |   483  |
+-----------+--------+--------+--------+--------+--------+
