--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/vmware-shared/sandbox/ece453/l3/iseconfig/filter.filter -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml ece453_top_level.twx ece453_top_level.ncd -o
ece453_top_level.twr ece453_top_level.pcf

Design file:              ece453_top_level.ncd
Physical constraint file: ece453_top_level.pcf
Device,package,speed:     xc3s1500,fg676,-4 (PRODUCTION 1.39 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FPGA_CLK1
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
MZB_A<0>      |    2.026(R)|   -0.797(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<1>      |    1.572(R)|   -0.430(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<2>      |    2.387(R)|   -1.100(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<3>      |    1.744(R)|   -0.589(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<4>      |    1.386(R)|   -0.308(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<5>      |    0.908(R)|    0.087(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<6>      |    0.388(R)|    0.511(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<7>      |    0.741(R)|    0.228(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<8>      |    0.421(R)|    0.485(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<9>      |    0.092(R)|    0.745(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<10>     |    0.768(R)|    0.188(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<11>     |    0.452(R)|    0.448(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<12>     |    0.484(R)|    0.413(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<13>     |    0.523(R)|    0.374(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<14>     |    1.178(R)|   -0.153(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<15>     |    0.954(R)|    0.023(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<16>     |    0.870(R)|    0.083(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<17>     |    0.507(R)|    0.384(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<18>     |    0.503(R)|    0.395(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<19>     |    0.478(R)|    0.409(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<20>     |    0.419(R)|    0.474(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<21>     |    0.056(R)|    0.774(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<22>     |    0.079(R)|    0.746(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<23>     |    0.750(R)|    0.218(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_AS   |    1.783(R)|   -0.624(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE0_B|    2.299(R)|   -1.052(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE1_B|    1.355(R)|   -0.309(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE2_B|    2.123(R)|   -0.925(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE3_B|    1.988(R)|   -0.796(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_RS5_B|    2.156(R)|   -0.923(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_WS5_B|    1.414(R)|   -0.322(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<0>      |    0.788(R)|    0.176(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>      |    0.481(R)|    0.415(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>      |    0.581(R)|    0.342(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>      |    1.122(R)|   -0.101(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>      |    0.746(R)|    0.213(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>      |    0.606(R)|    0.313(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>      |    0.875(R)|    0.068(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>      |    1.108(R)|   -0.104(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>      |    0.954(R)|    0.044(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>      |    0.766(R)|    0.211(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>     |    0.954(R)|    0.037(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>     |    0.876(R)|    0.117(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>     |    0.849(R)|    0.162(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>     |    0.794(R)|    0.187(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>     |    0.777(R)|    0.184(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>     |    0.462(R)|    0.436(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>     |    0.898(R)|    0.103(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>     |    1.084(R)|   -0.062(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>     |    1.545(R)|   -0.425(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>     |    2.087(R)|   -0.848(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>     |    1.382(R)|   -0.289(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>     |    0.893(R)|    0.106(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>     |    0.599(R)|    0.327(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>     |    0.916(R)|    0.066(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>     |    1.219(R)|   -0.214(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>     |    1.028(R)|   -0.047(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>     |    1.355(R)|   -0.300(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>     |    1.089(R)|   -0.085(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>     |    2.065(R)|   -0.879(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>     |    1.895(R)|   -0.718(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>     |    0.925(R)|    0.065(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>     |    1.474(R)|   -0.348(R)|FPGA_CLK1_BUFGP   |   0.000|
--------------+------------+------------+------------------+--------+

Clock FPGA_CLK1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MZB_D<0>    |   12.931(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>    |   13.309(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>    |   13.633(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>    |   13.292(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>    |   12.479(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>    |   13.634(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>    |   13.210(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>    |   13.593(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>    |   13.215(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>    |   14.314(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>   |   13.577(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>   |   14.265(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>   |   14.675(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>   |   14.602(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>   |   15.026(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>   |   15.026(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>   |   12.912(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>   |   13.650(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>   |   12.945(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>   |   13.324(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>   |   12.931(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>   |   13.293(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>   |   12.433(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>   |   12.840(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>   |   12.424(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>   |   12.485(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>   |   13.211(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>   |   13.552(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>   |   13.953(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>   |   14.265(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>   |   13.918(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>   |   14.602(R)|FPGA_CLK1_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock FPGA_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA_CLK1      |   15.550|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
MZB_A<0>       |ACC_PORT_PIN<17>|    9.684|
MZB_A<1>       |ACC_PORT_PIN<18>|   10.688|
MZB_A<2>       |ACC_PORT_PIN<19>|   10.915|
MZB_CPLD_BE0_B |ACC_PORT_PIN<12>|   13.929|
MZB_CPLD_BE1_B |ACC_PORT_PIN<13>|   12.407|
MZB_CPLD_BE2_B |ACC_PORT_PIN<14>|   12.575|
MZB_CPLD_BE3_B |ACC_PORT_PIN<15>|   13.530|
MZB_CPLD_CLK0  |ACC_PORT_PIN<9> |    9.934|
MZB_CPLD_RS5_B |ACC_PORT_PIN<10>|   10.375|
MZB_CPLD_WS5_B |ACC_PORT_PIN<11>|    9.783|
MZB_D<0>       |ACC_PORT_PIN<20>|   12.121|
MZB_D<8>       |ACC_PORT_PIN<21>|   10.679|
MZB_D<16>      |ACC_PORT_PIN<22>|    9.847|
MZB_D<24>      |ACC_PORT_PIN<23>|   10.504|
---------------+----------------+---------+


Analysis completed Thu Feb 09 17:56:56 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



