#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  6 19:13:44 2018
# Process ID: 22140
# Current directory: C:/Users/trevl/Documents/GitHub/Assignment3/testing/assignment3_test/assignment3_test.runs/synth_1
# Command line: vivado.exe -log HLSM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source HLSM.tcl
# Log file: C:/Users/trevl/Documents/GitHub/Assignment3/testing/assignment3_test/assignment3_test.runs/synth_1/HLSM.vds
# Journal file: C:/Users/trevl/Documents/GitHub/Assignment3/testing/assignment3_test/assignment3_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source HLSM.tcl -notrace
Command: synth_design -top HLSM -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2740 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 355.617 ; gain = 98.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HLSM' [C:/Users/trevl/Documents/GitHub/Assignment3/assignment3_testfiles_full/hls_test6.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/trevl/Documents/GitHub/Assignment3/assignment3_testfiles_full/hls_test6.v:89]
INFO: [Synth 8-6155] done synthesizing module 'HLSM' (1#1) [C:/Users/trevl/Documents/GitHub/Assignment3/assignment3_testfiles_full/hls_test6.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.801 ; gain = 153.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.801 ; gain = 153.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.801 ; gain = 153.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'HLSM'
INFO: [Synth 8-5546] ROM "Done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t33" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "final" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 | 000000000000000000000000000000000001 |                           000000
                  iSTATE | 000000000000000000000000000000000010 |                           000010
                iSTATE34 | 000000000000000000000000000000000100 |                           000011
                iSTATE29 | 000000000000000000000000000000001000 |                           000100
                iSTATE27 | 000000000000000000000000000000010000 |                           000101
                iSTATE25 | 000000000000000000000000000000100000 |                           000110
                iSTATE22 | 000000000000000000000000000001000000 |                           000111
                iSTATE28 | 000000000000000000000000000010000000 |                           001000
                iSTATE26 | 000000000000000000000000000100000000 |                           001001
                iSTATE23 | 000000000000000000000000001000000000 |                           001010
                iSTATE20 | 000000000000000000000000010000000000 |                           001011
                iSTATE17 | 000000000000000000000000100000000000 |                           001100
                iSTATE16 | 000000000000000000000001000000000000 |                           001101
                iSTATE15 | 000000000000000000000010000000000000 |                           001110
                iSTATE12 | 000000000000000000000100000000000000 |                           001111
                iSTATE24 | 000000000000000000001000000000000000 |                           010000
                iSTATE21 | 000000000000000000010000000000000000 |                           010001
                iSTATE19 | 000000000000000000100000000000000000 |                           010010
                iSTATE18 | 000000000000000001000000000000000000 |                           010011
                iSTATE13 | 000000000000000010000000000000000000 |                           010100
                 iSTATE9 | 000000000000000100000000000000000000 |                           010101
                 iSTATE7 | 000000000000001000000000000000000000 |                           010110
                 iSTATE4 | 000000000000010000000000000000000000 |                           010111
                iSTATE10 | 000000000000100000000000000000000000 |                           011000
                 iSTATE8 | 000000000001000000000000000000000000 |                           011001
                 iSTATE5 | 000000000010000000000000000000000000 |                           011010
                 iSTATE2 | 000000000100000000000000000000000000 |                           011011
                iSTATE33 | 000000001000000000000000000000000000 |                           011100
                iSTATE32 | 000000010000000000000000000000000000 |                           011101
                iSTATE31 | 000000100000000000000000000000000000 |                           011110
                iSTATE30 | 000001000000000000000000000000000000 |                           011111
                iSTATE14 | 000010000000000000000000000000000000 |                           100000
                iSTATE11 | 000100000000000000000000000000000000 |                           100001
                 iSTATE6 | 001000000000000000000000000000000000 |                           100010
                 iSTATE3 | 010000000000000000000000000000000000 |                           100011
                 iSTATE0 | 100000000000000000000000000000000000 |                           000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'HLSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.801 ; gain = 153.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 34    
+---Registers : 
	               32 Bit    Registers := 34    
	                1 Bit    Registers := 1     
+---Muxes : 
	  36 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HLSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 34    
+---Registers : 
	               32 Bit    Registers := 34    
	                1 Bit    Registers := 1     
+---Muxes : 
	  36 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 554.883 ; gain = 298.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 554.883 ; gain = 298.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 554.883 ; gain = 298.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 554.883 ; gain = 298.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 554.883 ; gain = 298.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 554.883 ; gain = 298.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 554.883 ; gain = 298.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 554.883 ; gain = 298.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 554.883 ; gain = 298.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   272|
|3     |LUT2   |  1089|
|4     |LUT6   |     7|
|5     |FDRE   |  1124|
|6     |FDSE   |     1|
|7     |IBUF   |  1091|
|8     |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3618|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 554.883 ; gain = 298.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 554.883 ; gain = 298.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 554.883 ; gain = 298.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1363 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'HLSM' is not ideal for floorplanning, since the cellview 'HLSM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 664.246 ; gain = 420.281
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/trevl/Documents/GitHub/Assignment3/testing/assignment3_test/assignment3_test.runs/synth_1/HLSM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HLSM_utilization_synth.rpt -pb HLSM_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 664.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 19:13:58 2018...
