Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 23 09:07:52 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/lab-fir/fir/firtiming.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (145)
6. checking no_output_delay (163)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (145)
--------------------------------
 There are 145 input ports with no input delay specified. (HIGH)

arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (163)
---------------------------------
 There are 163 ports with no output delay specified. (HIGH)

data_A[0]
data_A[10]
data_A[11]
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 5893        0.147        0.000                      0                 5893        6.400        0.000                       0                  2745  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.900}      13.800          72.464          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.000        0.000                      0                 5893        0.147        0.000                      0                 5893        6.400        0.000                       0                  2745  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 xin_reg[7][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            smtdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.800ns  (axis_clk rise@13.800ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.663ns  (logic 8.882ns (65.006%)  route 4.781ns (34.994%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.928 - 13.800 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  xin_reg[7][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  xin_reg[7][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    xin_reg[7][16]
                                                                      r  smtdata1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  smtdata1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    smtdata1__0_i_19_n_0
                                                                      r  smtdata1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  smtdata1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    xin[16]
                                                                      r  smtdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000    12.564    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.223 r  smtdata_reg[23]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.223    smtdata_reg[23]_i_4_n_0
                                                                      r  smtdata_reg[27]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.554 r  smtdata_reg[27]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    14.183    smtdata_reg[27]_i_4_n_4
                                                                      r  smtdata[27]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.490 r  smtdata[27]_i_5/O
                         net (fo=1, unplaced)         0.000    14.490    smtdata[27]_i_5_n_0
                                                                      r  smtdata_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.866 r  smtdata_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.866    smtdata_reg[27]_i_2_n_0
                                                                      r  smtdata_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.203 r  smtdata_reg[31]_i_4/O[1]
                         net (fo=1, unplaced)         0.611    15.814    smtdata01_out[29]
                                                                      r  smtdata[29]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.306    16.120 r  smtdata[29]_i_1/O
                         net (fo=1, unplaced)         0.000    16.120    smtdata[29]_i_1_n_0
                         FDRE                                         r  smtdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.800    13.800 r  
                                                      0.000    13.800 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.800    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.638 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.398    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.489 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439    15.928    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[29]/C
                         clock pessimism              0.184    16.111    
                         clock uncertainty           -0.035    16.076    
                         FDRE (Setup_fdre_C_D)        0.044    16.120    smtdata_reg[29]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -16.120    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 xin_reg[7][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            smtdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.800ns  (axis_clk rise@13.800ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.546ns  (logic 8.765ns (64.703%)  route 4.781ns (35.297%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.928 - 13.800 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  xin_reg[7][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  xin_reg[7][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    xin_reg[7][16]
                                                                      r  smtdata1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  smtdata1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    smtdata1__0_i_19_n_0
                                                                      r  smtdata1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  smtdata1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    xin[16]
                                                                      r  smtdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000    12.564    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.437 r  smtdata_reg[23]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    14.066    smtdata_reg[23]_i_4_n_4
                                                                      r  smtdata[23]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.373 r  smtdata[23]_i_5/O
                         net (fo=1, unplaced)         0.000    14.373    smtdata[23]_i_5_n_0
                                                                      r  smtdata_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.749 r  smtdata_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    smtdata_reg[23]_i_2_n_0
                                                                      r  smtdata_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.086 r  smtdata_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.611    15.697    smtdata01_out[25]
                                                                      r  smtdata[25]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.306    16.003 r  smtdata[25]_i_1/O
                         net (fo=1, unplaced)         0.000    16.003    smtdata[25]_i_1_n_0
                         FDRE                                         r  smtdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.800    13.800 r  
                                                      0.000    13.800 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.800    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.638 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.398    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.489 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439    15.928    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[25]/C
                         clock pessimism              0.184    16.111    
                         clock uncertainty           -0.035    16.076    
                         FDRE (Setup_fdre_C_D)        0.044    16.120    smtdata_reg[25]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -16.003    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 xin_reg[7][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            smtdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.800ns  (axis_clk rise@13.800ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.468ns  (logic 8.877ns (65.910%)  route 4.591ns (34.090%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.928 - 13.800 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  xin_reg[7][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  xin_reg[7][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    xin_reg[7][16]
                                                                      r  smtdata1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  smtdata1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    smtdata1__0_i_19_n_0
                                                                      r  smtdata1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  smtdata1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    xin[16]
                                                                      r  smtdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000    12.564    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.223 r  smtdata_reg[23]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.223    smtdata_reg[23]_i_4_n_0
                                                                      r  smtdata_reg[27]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.554 r  smtdata_reg[27]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    14.183    smtdata_reg[27]_i_4_n_4
                                                                      r  smtdata[27]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.490 r  smtdata[27]_i_5/O
                         net (fo=1, unplaced)         0.000    14.490    smtdata[27]_i_5_n_0
                                                                      r  smtdata_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.866 r  smtdata_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.866    smtdata_reg[27]_i_2_n_0
                                                                      r  smtdata_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.197 r  smtdata_reg[31]_i_4/O[3]
                         net (fo=1, unplaced)         0.421    15.618    smtdata01_out[31]
                                                                      r  smtdata[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    15.925 r  smtdata[31]_i_2/O
                         net (fo=1, unplaced)         0.000    15.925    smtdata[31]_i_2_n_0
                         FDRE                                         r  smtdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.800    13.800 r  
                                                      0.000    13.800 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.800    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.638 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.398    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.489 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439    15.928    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[31]/C
                         clock pessimism              0.184    16.111    
                         clock uncertainty           -0.035    16.076    
                         FDRE (Setup_fdre_C_D)        0.044    16.120    smtdata_reg[31]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -15.925    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 xin_reg[7][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            smtdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.800ns  (axis_clk rise@13.800ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.406ns  (logic 8.766ns (65.387%)  route 4.640ns (34.613%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.928 - 13.800 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  xin_reg[7][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  xin_reg[7][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    xin_reg[7][16]
                                                                      r  smtdata1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  smtdata1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    smtdata1__0_i_19_n_0
                                                                      r  smtdata1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  smtdata1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    xin[16]
                                                                      r  smtdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000    12.564    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.223 r  smtdata_reg[23]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.223    smtdata_reg[23]_i_4_n_0
                                                                      r  smtdata_reg[27]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.554 r  smtdata_reg[27]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    14.183    smtdata_reg[27]_i_4_n_4
                                                                      r  smtdata[27]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.490 r  smtdata[27]_i_5/O
                         net (fo=1, unplaced)         0.000    14.490    smtdata[27]_i_5_n_0
                                                                      r  smtdata_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.866 r  smtdata_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.866    smtdata_reg[27]_i_2_n_0
                                                                      r  smtdata_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.098 r  smtdata_reg[31]_i_4/O[0]
                         net (fo=1, unplaced)         0.470    15.568    smtdata01_out[28]
                                                                      r  smtdata[28]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295    15.863 r  smtdata[28]_i_1/O
                         net (fo=1, unplaced)         0.000    15.863    smtdata[28]_i_1_n_0
                         FDRE                                         r  smtdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.800    13.800 r  
                                                      0.000    13.800 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.800    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.638 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.398    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.489 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439    15.928    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[28]/C
                         clock pessimism              0.184    16.111    
                         clock uncertainty           -0.035    16.076    
                         FDRE (Setup_fdre_C_D)        0.044    16.120    smtdata_reg[28]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -15.863    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 xin_reg[7][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            smtdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.800ns  (axis_clk rise@13.800ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.388ns  (logic 8.796ns (65.699%)  route 4.592ns (34.301%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.928 - 13.800 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  xin_reg[7][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  xin_reg[7][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    xin_reg[7][16]
                                                                      r  smtdata1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  smtdata1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    smtdata1__0_i_19_n_0
                                                                      r  smtdata1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  smtdata1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    xin[16]
                                                                      r  smtdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000    12.564    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.223 r  smtdata_reg[23]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.223    smtdata_reg[23]_i_4_n_0
                                                                      r  smtdata_reg[27]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.554 r  smtdata_reg[27]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    14.183    smtdata_reg[27]_i_4_n_4
                                                                      r  smtdata[27]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.490 r  smtdata[27]_i_5/O
                         net (fo=1, unplaced)         0.000    14.490    smtdata[27]_i_5_n_0
                                                                      r  smtdata_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.866 r  smtdata_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.866    smtdata_reg[27]_i_2_n_0
                                                                      r  smtdata_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.122 r  smtdata_reg[31]_i_4/O[2]
                         net (fo=1, unplaced)         0.422    15.544    smtdata01_out[30]
                                                                      r  smtdata[30]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.301    15.845 r  smtdata[30]_i_1/O
                         net (fo=1, unplaced)         0.000    15.845    smtdata[30]_i_1_n_0
                         FDRE                                         r  smtdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.800    13.800 r  
                                                      0.000    13.800 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.800    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.638 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.398    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.489 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439    15.928    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[30]/C
                         clock pessimism              0.184    16.111    
                         clock uncertainty           -0.035    16.076    
                         FDRE (Setup_fdre_C_D)        0.044    16.120    smtdata_reg[30]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -15.845    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 xin_reg[7][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            smtdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.800ns  (axis_clk rise@13.800ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 8.760ns (65.611%)  route 4.591ns (34.389%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.928 - 13.800 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  xin_reg[7][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  xin_reg[7][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    xin_reg[7][16]
                                                                      r  smtdata1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  smtdata1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    smtdata1__0_i_19_n_0
                                                                      r  smtdata1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  smtdata1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    xin[16]
                                                                      r  smtdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000    12.564    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.437 r  smtdata_reg[23]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    14.066    smtdata_reg[23]_i_4_n_4
                                                                      r  smtdata[23]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.373 r  smtdata[23]_i_5/O
                         net (fo=1, unplaced)         0.000    14.373    smtdata[23]_i_5_n_0
                                                                      r  smtdata_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.749 r  smtdata_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    smtdata_reg[23]_i_2_n_0
                                                                      r  smtdata_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.080 r  smtdata_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.421    15.501    smtdata01_out[27]
                                                                      r  smtdata[27]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    15.808 r  smtdata[27]_i_1/O
                         net (fo=1, unplaced)         0.000    15.808    smtdata[27]_i_1_n_0
                         FDRE                                         r  smtdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.800    13.800 r  
                                                      0.000    13.800 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.800    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.638 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.398    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.489 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439    15.928    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[27]/C
                         clock pessimism              0.184    16.111    
                         clock uncertainty           -0.035    16.076    
                         FDRE (Setup_fdre_C_D)        0.044    16.120    smtdata_reg[27]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -15.808    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 xin_reg[7][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            smtdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.800ns  (axis_clk rise@13.800ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.316ns  (logic 8.544ns (64.161%)  route 4.772ns (35.839%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.928 - 13.800 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  xin_reg[7][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  xin_reg[7][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    xin_reg[7][16]
                                                                      r  smtdata1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  smtdata1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    smtdata1__0_i_19_n_0
                                                                      r  smtdata1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  smtdata1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    xin[16]
                                                                      r  smtdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000    12.564    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.207 r  smtdata_reg[19]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    13.836    smtdata_reg[19]_i_4_n_4
                                                                      r  smtdata[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.143 r  smtdata[19]_i_5/O
                         net (fo=1, unplaced)         0.000    14.143    smtdata[19]_i_5_n_0
                                                                      r  smtdata_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.519 r  smtdata_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.519    smtdata_reg[19]_i_2_n_0
                                                                      r  smtdata_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.856 r  smtdata_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.611    15.467    smtdata01_out[21]
                                                                      r  smtdata[21]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.306    15.773 r  smtdata[21]_i_1/O
                         net (fo=1, unplaced)         0.000    15.773    smtdata[21]_i_1_n_0
                         FDRE                                         r  smtdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.800    13.800 r  
                                                      0.000    13.800 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.800    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.638 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.398    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.489 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439    15.928    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[21]/C
                         clock pessimism              0.184    16.111    
                         clock uncertainty           -0.035    16.076    
                         FDRE (Setup_fdre_C_D)        0.044    16.120    smtdata_reg[21]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -15.773    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 xin_reg[7][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            smtdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.800ns  (axis_clk rise@13.800ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.289ns  (logic 8.649ns (65.082%)  route 4.640ns (34.918%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.928 - 13.800 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  xin_reg[7][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  xin_reg[7][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    xin_reg[7][16]
                                                                      r  smtdata1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  smtdata1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    smtdata1__0_i_19_n_0
                                                                      r  smtdata1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  smtdata1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    xin[16]
                                                                      r  smtdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000    12.564    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.437 r  smtdata_reg[23]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    14.066    smtdata_reg[23]_i_4_n_4
                                                                      r  smtdata[23]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.373 r  smtdata[23]_i_5/O
                         net (fo=1, unplaced)         0.000    14.373    smtdata[23]_i_5_n_0
                                                                      r  smtdata_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.749 r  smtdata_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    smtdata_reg[23]_i_2_n_0
                                                                      r  smtdata_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.981 r  smtdata_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.470    15.451    smtdata01_out[24]
                                                                      r  smtdata[24]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295    15.746 r  smtdata[24]_i_1/O
                         net (fo=1, unplaced)         0.000    15.746    smtdata[24]_i_1_n_0
                         FDRE                                         r  smtdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.800    13.800 r  
                                                      0.000    13.800 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.800    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.638 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.398    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.489 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439    15.928    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[24]/C
                         clock pessimism              0.184    16.111    
                         clock uncertainty           -0.035    16.076    
                         FDRE (Setup_fdre_C_D)        0.044    16.120    smtdata_reg[24]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -15.746    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 xin_reg[7][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            smtdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.800ns  (axis_clk rise@13.800ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.271ns  (logic 8.679ns (65.396%)  route 4.592ns (34.604%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.928 - 13.800 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  xin_reg[7][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  xin_reg[7][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    xin_reg[7][16]
                                                                      r  smtdata1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  smtdata1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    smtdata1__0_i_19_n_0
                                                                      r  smtdata1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  smtdata1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    xin[16]
                                                                      r  smtdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000    12.564    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.437 r  smtdata_reg[23]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    14.066    smtdata_reg[23]_i_4_n_4
                                                                      r  smtdata[23]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.373 r  smtdata[23]_i_5/O
                         net (fo=1, unplaced)         0.000    14.373    smtdata[23]_i_5_n_0
                                                                      r  smtdata_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.749 r  smtdata_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.749    smtdata_reg[23]_i_2_n_0
                                                                      r  smtdata_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.005 r  smtdata_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.422    15.427    smtdata01_out[26]
                                                                      r  smtdata[26]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.301    15.728 r  smtdata[26]_i_1/O
                         net (fo=1, unplaced)         0.000    15.728    smtdata[26]_i_1_n_0
                         FDRE                                         r  smtdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.800    13.800 r  
                                                      0.000    13.800 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.800    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.638 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.398    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.489 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439    15.928    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[26]/C
                         clock pessimism              0.184    16.111    
                         clock uncertainty           -0.035    16.076    
                         FDRE (Setup_fdre_C_D)        0.044    16.120    smtdata_reg[26]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 xin_reg[7][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            smtdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.800ns  (axis_clk rise@13.800ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.121ns  (logic 8.539ns (65.077%)  route 4.582ns (34.923%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.928 - 13.800 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  xin_reg[7][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  xin_reg[7][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    xin_reg[7][16]
                                                                      r  smtdata1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  smtdata1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    smtdata1__0_i_19_n_0
                                                                      r  smtdata1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  smtdata1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    xin[16]
                                                                      r  smtdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000    12.564    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.207 r  smtdata_reg[19]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    13.836    smtdata_reg[19]_i_4_n_4
                                                                      r  smtdata[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.143 r  smtdata[19]_i_5/O
                         net (fo=1, unplaced)         0.000    14.143    smtdata[19]_i_5_n_0
                                                                      r  smtdata_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.519 r  smtdata_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.519    smtdata_reg[19]_i_2_n_0
                                                                      r  smtdata_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.850 r  smtdata_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.421    15.271    smtdata01_out[23]
                                                                      r  smtdata[23]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.307    15.578 r  smtdata[23]_i_1/O
                         net (fo=1, unplaced)         0.000    15.578    smtdata[23]_i_1_n_0
                         FDRE                                         r  smtdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.800    13.800 r  
                                                      0.000    13.800 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.800    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.638 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.398    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.489 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439    15.928    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[23]/C
                         clock pessimism              0.184    16.111    
                         clock uncertainty           -0.035    16.076    
                         FDRE (Setup_fdre_C_D)        0.044    16.120    smtdata_reg[23]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -15.578    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            flag_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  flag_reg/Q
                         net (fo=7, unplaced)         0.146     0.970    flag
                                                                      r  flag_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  flag_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    flag_i_1_n_0
                         FDRE                                         r  flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  flag_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    flag_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  count1_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    count1_reg_n_0_[0]
                                                                      f  count1[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.070 r  count1[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    count1[0]_i_1_n_0
                         FDRE                                         r  count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count1_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            count1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count1_reg[1]/Q
                         net (fo=8, unplaced)         0.147     0.972    count1_reg_n_0_[1]
                                                                      r  count1[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.070 r  count1[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    count1[1]_i_1_n_0
                         FDRE                                         r  count1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count1_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 count1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            count1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count1_reg[2]/Q
                         net (fo=8, unplaced)         0.147     0.972    count1_reg_n_0_[2]
                                                                      r  count1[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  count1[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    count1[2]_i_1_n_0
                         FDRE                                         r  count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count1_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 count1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            count2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count1_reg[2]/Q
                         net (fo=8, unplaced)         0.147     0.972    count1_reg_n_0_[2]
                                                                      r  count2[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.070 r  count2[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    count2[1]_i_1_n_0
                         FDRE                                         r  count2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count2_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  count_reg[3]/Q
                         net (fo=9, unplaced)         0.148     0.973    count[3]
                                                                      f  count[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.071 r  count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    count[1]_i_1_n_0
                         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count1_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    count1_reg_n_0_[3]
                                                                      r  count1[3]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.071 r  count1[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.071    count1[3]_i_2_n_0
                         FDRE                                         r  count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count1_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  count_reg[0]/Q
                         net (fo=10, unplaced)        0.149     0.974    count[0]
                                                                      f  count[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.072 r  count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    count[0]_i_1_n_0
                         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.248ns (62.567%)  route 0.148ns (37.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count_reg[3]/Q
                         net (fo=9, unplaced)         0.148     0.973    count[3]
                                                                      r  count[3]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.074 r  count[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.074    count[3]_i_3_n_0
                         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.248ns (62.434%)  route 0.149ns (37.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count_reg[1]/Q
                         net (fo=10, unplaced)        0.149     0.974    count[1]
                                                                      r  count[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.075 r  count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    count[2]_i_1_n_0
                         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.900 }
Period(ns):         13.800
Sources:            { axis_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         13.800      11.645               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.800      11.646               smtdata1__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.800      11.646               smtdata1__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         13.800      11.646               smtdata1__4/CLK
Min Period        n/a     FDRE/C       n/a            1.000         13.800      12.800               count1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         13.800      12.800               count1_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         13.800      12.800               count1_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         13.800      12.800               count1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         13.800      12.800               count2_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         13.800      12.800               count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.900       6.400                count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         6.900       6.400                count2_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.900       6.400                count1_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.900       6.400                count2_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.900       6.400                count2_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.518ns (61.938%)  route 2.776ns (38.062%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.800     1.771    araddr_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  rdata_OBUF[0]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     1.895    rdata_OBUF[0]_inst_i_19_n_0
                                                                      r  rdata_OBUF[0]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  rdata_OBUF[0]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     2.142    rdata_OBUF[0]_inst_i_10_n_0
                                                                      r  rdata_OBUF[0]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  rdata_OBUF[0]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     2.957    rdata_OBUF[0]_inst_i_6_n_0
                                                                      r  rdata_OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  rdata_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.736    rdata_OBUF[0]_inst_i_3_n_0
                                                                      r  rdata_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.860 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.660    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.295 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.295    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.518ns (61.938%)  route 2.776ns (38.062%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.800     1.771    araddr_IBUF[0]
                                                                      r  rdata_OBUF[10]_inst_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  rdata_OBUF[10]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     1.895    rdata_OBUF[10]_inst_i_19_n_0
                                                                      r  rdata_OBUF[10]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  rdata_OBUF[10]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     2.142    rdata_OBUF[10]_inst_i_10_n_0
                                                                      r  rdata_OBUF[10]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  rdata_OBUF[10]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     2.957    rdata_OBUF[10]_inst_i_6_n_0
                                                                      r  rdata_OBUF[10]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  rdata_OBUF[10]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.736    rdata_OBUF[10]_inst_i_3_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.860 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.660    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.295 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.295    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.518ns (61.938%)  route 2.776ns (38.062%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.800     1.771    araddr_IBUF[0]
                                                                      r  rdata_OBUF[11]_inst_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  rdata_OBUF[11]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     1.895    rdata_OBUF[11]_inst_i_19_n_0
                                                                      r  rdata_OBUF[11]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  rdata_OBUF[11]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     2.142    rdata_OBUF[11]_inst_i_10_n_0
                                                                      r  rdata_OBUF[11]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  rdata_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     2.957    rdata_OBUF[11]_inst_i_6_n_0
                                                                      r  rdata_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  rdata_OBUF[11]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.736    rdata_OBUF[11]_inst_i_3_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.860 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.660    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.295 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.295    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.518ns (61.938%)  route 2.776ns (38.062%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.800     1.771    araddr_IBUF[0]
                                                                      r  rdata_OBUF[12]_inst_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  rdata_OBUF[12]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     1.895    rdata_OBUF[12]_inst_i_19_n_0
                                                                      r  rdata_OBUF[12]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  rdata_OBUF[12]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     2.142    rdata_OBUF[12]_inst_i_10_n_0
                                                                      r  rdata_OBUF[12]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  rdata_OBUF[12]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     2.957    rdata_OBUF[12]_inst_i_6_n_0
                                                                      r  rdata_OBUF[12]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  rdata_OBUF[12]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.736    rdata_OBUF[12]_inst_i_3_n_0
                                                                      r  rdata_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.860 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.660    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.295 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.295    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.518ns (61.938%)  route 2.776ns (38.062%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.800     1.771    araddr_IBUF[0]
                                                                      r  rdata_OBUF[13]_inst_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  rdata_OBUF[13]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     1.895    rdata_OBUF[13]_inst_i_19_n_0
                                                                      r  rdata_OBUF[13]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  rdata_OBUF[13]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     2.142    rdata_OBUF[13]_inst_i_10_n_0
                                                                      r  rdata_OBUF[13]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  rdata_OBUF[13]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     2.957    rdata_OBUF[13]_inst_i_6_n_0
                                                                      r  rdata_OBUF[13]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  rdata_OBUF[13]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.736    rdata_OBUF[13]_inst_i_3_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.860 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.660    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.295 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.295    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.518ns (61.938%)  route 2.776ns (38.062%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.800     1.771    araddr_IBUF[0]
                                                                      r  rdata_OBUF[14]_inst_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  rdata_OBUF[14]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     1.895    rdata_OBUF[14]_inst_i_19_n_0
                                                                      r  rdata_OBUF[14]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  rdata_OBUF[14]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     2.142    rdata_OBUF[14]_inst_i_10_n_0
                                                                      r  rdata_OBUF[14]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  rdata_OBUF[14]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     2.957    rdata_OBUF[14]_inst_i_6_n_0
                                                                      r  rdata_OBUF[14]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  rdata_OBUF[14]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.736    rdata_OBUF[14]_inst_i_3_n_0
                                                                      r  rdata_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.860 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.660    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.295 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.295    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.518ns (61.938%)  route 2.776ns (38.062%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.800     1.771    araddr_IBUF[0]
                                                                      r  rdata_OBUF[15]_inst_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  rdata_OBUF[15]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     1.895    rdata_OBUF[15]_inst_i_19_n_0
                                                                      r  rdata_OBUF[15]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  rdata_OBUF[15]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     2.142    rdata_OBUF[15]_inst_i_10_n_0
                                                                      r  rdata_OBUF[15]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  rdata_OBUF[15]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     2.957    rdata_OBUF[15]_inst_i_6_n_0
                                                                      r  rdata_OBUF[15]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  rdata_OBUF[15]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.736    rdata_OBUF[15]_inst_i_3_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.860 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.660    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.295 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.295    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.518ns (61.938%)  route 2.776ns (38.062%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.800     1.771    araddr_IBUF[0]
                                                                      r  rdata_OBUF[16]_inst_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  rdata_OBUF[16]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     1.895    rdata_OBUF[16]_inst_i_19_n_0
                                                                      r  rdata_OBUF[16]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  rdata_OBUF[16]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     2.142    rdata_OBUF[16]_inst_i_10_n_0
                                                                      r  rdata_OBUF[16]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  rdata_OBUF[16]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     2.957    rdata_OBUF[16]_inst_i_6_n_0
                                                                      r  rdata_OBUF[16]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  rdata_OBUF[16]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.736    rdata_OBUF[16]_inst_i_3_n_0
                                                                      r  rdata_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.860 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.660    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.295 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.295    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.518ns (61.938%)  route 2.776ns (38.062%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.800     1.771    araddr_IBUF[0]
                                                                      r  rdata_OBUF[17]_inst_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  rdata_OBUF[17]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     1.895    rdata_OBUF[17]_inst_i_19_n_0
                                                                      r  rdata_OBUF[17]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  rdata_OBUF[17]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     2.142    rdata_OBUF[17]_inst_i_10_n_0
                                                                      r  rdata_OBUF[17]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  rdata_OBUF[17]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     2.957    rdata_OBUF[17]_inst_i_6_n_0
                                                                      r  rdata_OBUF[17]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  rdata_OBUF[17]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.736    rdata_OBUF[17]_inst_i_3_n_0
                                                                      r  rdata_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.860 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.660    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.295 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.295    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.518ns (61.938%)  route 2.776ns (38.062%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.800     1.771    araddr_IBUF[0]
                                                                      r  rdata_OBUF[18]_inst_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  rdata_OBUF[18]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     1.895    rdata_OBUF[18]_inst_i_19_n_0
                                                                      r  rdata_OBUF[18]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  rdata_OBUF[18]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     2.142    rdata_OBUF[18]_inst_i_10_n_0
                                                                      r  rdata_OBUF[18]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  rdata_OBUF[18]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     2.957    rdata_OBUF[18]_inst_i_6_n_0
                                                                      r  rdata_OBUF[18]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  rdata_OBUF[18]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.736    rdata_OBUF[18]_inst_i_3_n_0
                                                                      r  rdata_OBUF[18]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.860 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.660    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.295 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.295    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    arvalid_IBUF
                                                                      r  arready_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  arready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awvalid_IBUF
                                                                      r  awready_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  awready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            data_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=577, unplaced)       0.337     0.538    araddr_IBUF[0]
                                                                      r  tap_A_OBUF[0]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    data_A_OBUF[0]
                                                                      r  data_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    data_A[0]
                                                                      r  data_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.337     0.538    araddr_IBUF[2]
                                                                      r  tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.071    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=131, unplaced)       0.337     0.538    araddr_IBUF[3]
                                                                      r  tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.071    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 map_reg[55][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[55][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  map_reg[55][0]/Q
                         net (fo=1, unplaced)         0.965     3.899    map_reg[55][0]
                                                                      r  rdata_OBUF[0]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  rdata_OBUF[0]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     4.194    rdata_OBUF[0]_inst_i_19_n_0
                                                                      r  rdata_OBUF[0]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.441 r  rdata_OBUF[0]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.441    rdata_OBUF[0]_inst_i_10_n_0
                                                                      r  rdata_OBUF[0]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.539 r  rdata_OBUF[0]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     5.256    rdata_OBUF[0]_inst_i_6_n_0
                                                                      r  rdata_OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.575 r  rdata_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.035    rdata_OBUF[0]_inst_i_3_n_0
                                                                      r  rdata_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.959    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_reg[55][10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[55][10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  map_reg[55][10]/Q
                         net (fo=1, unplaced)         0.965     3.899    map_reg[55][10]
                                                                      r  rdata_OBUF[10]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  rdata_OBUF[10]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     4.194    rdata_OBUF[10]_inst_i_19_n_0
                                                                      r  rdata_OBUF[10]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.441 r  rdata_OBUF[10]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.441    rdata_OBUF[10]_inst_i_10_n_0
                                                                      r  rdata_OBUF[10]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.539 r  rdata_OBUF[10]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     5.256    rdata_OBUF[10]_inst_i_6_n_0
                                                                      r  rdata_OBUF[10]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.575 r  rdata_OBUF[10]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.035    rdata_OBUF[10]_inst_i_3_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.959    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_reg[55][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[55][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  map_reg[55][11]/Q
                         net (fo=1, unplaced)         0.965     3.899    map_reg[55][11]
                                                                      r  rdata_OBUF[11]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  rdata_OBUF[11]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     4.194    rdata_OBUF[11]_inst_i_19_n_0
                                                                      r  rdata_OBUF[11]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.441 r  rdata_OBUF[11]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.441    rdata_OBUF[11]_inst_i_10_n_0
                                                                      r  rdata_OBUF[11]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.539 r  rdata_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     5.256    rdata_OBUF[11]_inst_i_6_n_0
                                                                      r  rdata_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.575 r  rdata_OBUF[11]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.035    rdata_OBUF[11]_inst_i_3_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.959    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_reg[55][12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[55][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  map_reg[55][12]/Q
                         net (fo=1, unplaced)         0.965     3.899    map_reg[55][12]
                                                                      r  rdata_OBUF[12]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  rdata_OBUF[12]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     4.194    rdata_OBUF[12]_inst_i_19_n_0
                                                                      r  rdata_OBUF[12]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.441 r  rdata_OBUF[12]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.441    rdata_OBUF[12]_inst_i_10_n_0
                                                                      r  rdata_OBUF[12]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.539 r  rdata_OBUF[12]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     5.256    rdata_OBUF[12]_inst_i_6_n_0
                                                                      r  rdata_OBUF[12]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.575 r  rdata_OBUF[12]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.035    rdata_OBUF[12]_inst_i_3_n_0
                                                                      r  rdata_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.959    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_reg[55][13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[55][13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  map_reg[55][13]/Q
                         net (fo=1, unplaced)         0.965     3.899    map_reg[55][13]
                                                                      r  rdata_OBUF[13]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  rdata_OBUF[13]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     4.194    rdata_OBUF[13]_inst_i_19_n_0
                                                                      r  rdata_OBUF[13]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.441 r  rdata_OBUF[13]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.441    rdata_OBUF[13]_inst_i_10_n_0
                                                                      r  rdata_OBUF[13]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.539 r  rdata_OBUF[13]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     5.256    rdata_OBUF[13]_inst_i_6_n_0
                                                                      r  rdata_OBUF[13]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.575 r  rdata_OBUF[13]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.035    rdata_OBUF[13]_inst_i_3_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.959    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_reg[55][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[55][14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  map_reg[55][14]/Q
                         net (fo=1, unplaced)         0.965     3.899    map_reg[55][14]
                                                                      r  rdata_OBUF[14]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  rdata_OBUF[14]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     4.194    rdata_OBUF[14]_inst_i_19_n_0
                                                                      r  rdata_OBUF[14]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.441 r  rdata_OBUF[14]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.441    rdata_OBUF[14]_inst_i_10_n_0
                                                                      r  rdata_OBUF[14]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.539 r  rdata_OBUF[14]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     5.256    rdata_OBUF[14]_inst_i_6_n_0
                                                                      r  rdata_OBUF[14]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.575 r  rdata_OBUF[14]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.035    rdata_OBUF[14]_inst_i_3_n_0
                                                                      r  rdata_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.959    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_reg[55][15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[55][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  map_reg[55][15]/Q
                         net (fo=1, unplaced)         0.965     3.899    map_reg[55][15]
                                                                      r  rdata_OBUF[15]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  rdata_OBUF[15]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     4.194    rdata_OBUF[15]_inst_i_19_n_0
                                                                      r  rdata_OBUF[15]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.441 r  rdata_OBUF[15]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.441    rdata_OBUF[15]_inst_i_10_n_0
                                                                      r  rdata_OBUF[15]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.539 r  rdata_OBUF[15]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     5.256    rdata_OBUF[15]_inst_i_6_n_0
                                                                      r  rdata_OBUF[15]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.575 r  rdata_OBUF[15]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.035    rdata_OBUF[15]_inst_i_3_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.959    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_reg[55][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[55][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  map_reg[55][16]/Q
                         net (fo=1, unplaced)         0.965     3.899    map_reg[55][16]
                                                                      r  rdata_OBUF[16]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  rdata_OBUF[16]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     4.194    rdata_OBUF[16]_inst_i_19_n_0
                                                                      r  rdata_OBUF[16]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.441 r  rdata_OBUF[16]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.441    rdata_OBUF[16]_inst_i_10_n_0
                                                                      r  rdata_OBUF[16]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.539 r  rdata_OBUF[16]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     5.256    rdata_OBUF[16]_inst_i_6_n_0
                                                                      r  rdata_OBUF[16]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.575 r  rdata_OBUF[16]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.035    rdata_OBUF[16]_inst_i_3_n_0
                                                                      r  rdata_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.959    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_reg[55][17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[55][17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  map_reg[55][17]/Q
                         net (fo=1, unplaced)         0.965     3.899    map_reg[55][17]
                                                                      r  rdata_OBUF[17]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  rdata_OBUF[17]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     4.194    rdata_OBUF[17]_inst_i_19_n_0
                                                                      r  rdata_OBUF[17]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.441 r  rdata_OBUF[17]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.441    rdata_OBUF[17]_inst_i_10_n_0
                                                                      r  rdata_OBUF[17]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.539 r  rdata_OBUF[17]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     5.256    rdata_OBUF[17]_inst_i_6_n_0
                                                                      r  rdata_OBUF[17]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.575 r  rdata_OBUF[17]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.035    rdata_OBUF[17]_inst_i_3_n_0
                                                                      r  rdata_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.959    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 map_reg[55][18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[55][18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  map_reg[55][18]/Q
                         net (fo=1, unplaced)         0.965     3.899    map_reg[55][18]
                                                                      r  rdata_OBUF[18]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  rdata_OBUF[18]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     4.194    rdata_OBUF[18]_inst_i_19_n_0
                                                                      r  rdata_OBUF[18]_inst_i_10/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.441 r  rdata_OBUF[18]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     4.441    rdata_OBUF[18]_inst_i_10_n_0
                                                                      r  rdata_OBUF[18]_inst_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.539 r  rdata_OBUF[18]_inst_i_6/O
                         net (fo=1, unplaced)         0.717     5.256    rdata_OBUF[18]_inst_i_6_n_0
                                                                      r  rdata_OBUF[18]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.575 r  rdata_OBUF[18]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.035    rdata_OBUF[18]_inst_i_3_n_0
                                                                      r  rdata_OBUF[18]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.159 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.959    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 smtdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  smtdata_reg[0]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smtdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  smtdata_reg[10]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smtdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  smtdata_reg[11]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smtdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  smtdata_reg[12]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smtdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  smtdata_reg[13]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smtdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  smtdata_reg[14]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smtdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  smtdata_reg[15]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smtdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  smtdata_reg[16]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smtdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  smtdata_reg[17]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smtdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  smtdata_reg[18]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay          4745 Endpoints
Min Delay          4745 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            smtdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.677ns  (logic 8.767ns (75.076%)  route 2.910ns (24.924%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  smtdata1__3/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  smtdata1__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    smtdata1__3_n_106
                                                                      r  smtdata1__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  smtdata1__4/P[0]
                         net (fo=2, unplaced)         0.800     7.995    smtdata1__4_n_105
                                                                      r  smtdata[19]_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  smtdata[19]_i_19/O
                         net (fo=1, unplaced)         0.000     8.119    smtdata[19]_i_19_n_0
                                                                      r  smtdata_reg[19]_i_9/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  smtdata_reg[19]_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    smtdata_reg[19]_i_9_n_0
                                                                      r  smtdata_reg[23]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.778 r  smtdata_reg[23]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     8.778    smtdata_reg[23]_i_9_n_0
                                                                      r  smtdata_reg[27]_i_9/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.109 r  smtdata_reg[27]_i_9/O[3]
                         net (fo=2, unplaced)         0.629     9.738    smtdata_reg[27]_i_9_n_4
                                                                      r  smtdata[27]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.045 r  smtdata[27]_i_10/O
                         net (fo=1, unplaced)         0.000    10.045    smtdata[27]_i_10_n_0
                                                                      r  smtdata_reg[27]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.421 r  smtdata_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.421    smtdata_reg[27]_i_3_n_0
                                                                      r  smtdata_reg[31]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.752 r  smtdata_reg[31]_i_5/O[3]
                         net (fo=1, unplaced)         0.618    11.370    smtdata0[31]
                                                                      r  smtdata[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.677 r  smtdata[31]_i_2/O
                         net (fo=1, unplaced)         0.000    11.677    smtdata[31]_i_2_n_0
                         FDRE                                         r  smtdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            smtdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.675ns  (logic 8.772ns (75.131%)  route 2.903ns (24.869%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  smtdata1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000     8.119    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.778 r  smtdata_reg[23]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.778    smtdata_reg[23]_i_4_n_0
                                                                      r  smtdata_reg[27]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.109 r  smtdata_reg[27]_i_4/O[3]
                         net (fo=2, unplaced)         0.629     9.738    smtdata_reg[27]_i_4_n_4
                                                                      r  smtdata[27]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.045 r  smtdata[27]_i_5/O
                         net (fo=1, unplaced)         0.000    10.045    smtdata[27]_i_5_n_0
                                                                      r  smtdata_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.421 r  smtdata_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.421    smtdata_reg[27]_i_2_n_0
                                                                      r  smtdata_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.758 r  smtdata_reg[31]_i_4/O[1]
                         net (fo=1, unplaced)         0.611    11.369    smtdata01_out[29]
                                                                      r  smtdata[29]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.306    11.675 r  smtdata[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.675    smtdata[29]_i_1_n_0
                         FDRE                                         r  smtdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            smtdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.560ns  (logic 8.650ns (74.823%)  route 2.910ns (25.176%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  smtdata1__3/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  smtdata1__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    smtdata1__3_n_106
                                                                      r  smtdata1__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  smtdata1__4/P[0]
                         net (fo=2, unplaced)         0.800     7.995    smtdata1__4_n_105
                                                                      r  smtdata[19]_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  smtdata[19]_i_19/O
                         net (fo=1, unplaced)         0.000     8.119    smtdata[19]_i_19_n_0
                                                                      r  smtdata_reg[19]_i_9/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  smtdata_reg[19]_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    smtdata_reg[19]_i_9_n_0
                                                                      r  smtdata_reg[23]_i_9/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.992 r  smtdata_reg[23]_i_9/O[3]
                         net (fo=2, unplaced)         0.629     9.621    smtdata_reg[23]_i_9_n_4
                                                                      r  smtdata[23]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.928 r  smtdata[23]_i_10/O
                         net (fo=1, unplaced)         0.000     9.928    smtdata[23]_i_10_n_0
                                                                      r  smtdata_reg[23]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.304 r  smtdata_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.304    smtdata_reg[23]_i_3_n_0
                                                                      r  smtdata_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.635 r  smtdata_reg[27]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    11.253    smtdata0[27]
                                                                      r  smtdata[27]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.560 r  smtdata[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.560    smtdata[27]_i_1_n_0
                         FDRE                                         r  smtdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            smtdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.558ns  (logic 8.655ns (74.880%)  route 2.903ns (25.120%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  smtdata1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000     8.119    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.992 r  smtdata_reg[23]_i_4/O[3]
                         net (fo=2, unplaced)         0.629     9.621    smtdata_reg[23]_i_4_n_4
                                                                      r  smtdata[23]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.928 r  smtdata[23]_i_5/O
                         net (fo=1, unplaced)         0.000     9.928    smtdata[23]_i_5_n_0
                                                                      r  smtdata_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.304 r  smtdata_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.304    smtdata_reg[23]_i_2_n_0
                                                                      r  smtdata_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.641 r  smtdata_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.611    11.252    smtdata01_out[25]
                                                                      r  smtdata[25]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.306    11.558 r  smtdata[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.558    smtdata[25]_i_1_n_0
                         FDRE                                         r  smtdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            smtdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.430ns  (logic 8.686ns (75.989%)  route 2.744ns (24.011%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  smtdata1__3/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  smtdata1__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    smtdata1__3_n_106
                                                                      r  smtdata1__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  smtdata1__4/P[0]
                         net (fo=2, unplaced)         0.800     7.995    smtdata1__4_n_105
                                                                      r  smtdata[19]_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  smtdata[19]_i_19/O
                         net (fo=1, unplaced)         0.000     8.119    smtdata[19]_i_19_n_0
                                                                      r  smtdata_reg[19]_i_9/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  smtdata_reg[19]_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    smtdata_reg[19]_i_9_n_0
                                                                      r  smtdata_reg[23]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.778 r  smtdata_reg[23]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     8.778    smtdata_reg[23]_i_9_n_0
                                                                      r  smtdata_reg[27]_i_9/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.109 r  smtdata_reg[27]_i_9/O[3]
                         net (fo=2, unplaced)         0.629     9.738    smtdata_reg[27]_i_9_n_4
                                                                      r  smtdata[27]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.045 r  smtdata[27]_i_10/O
                         net (fo=1, unplaced)         0.000    10.045    smtdata[27]_i_10_n_0
                                                                      r  smtdata_reg[27]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.421 r  smtdata_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.421    smtdata_reg[27]_i_3_n_0
                                                                      r  smtdata_reg[31]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.677 r  smtdata_reg[31]_i_5/O[2]
                         net (fo=1, unplaced)         0.452    11.129    smtdata0[30]
                                                                      r  smtdata[30]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    11.430 r  smtdata[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.430    smtdata[30]_i_1_n_0
                         FDRE                                         r  smtdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            smtdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.418ns  (logic 8.656ns (75.807%)  route 2.762ns (24.193%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  smtdata1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000     8.119    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.778 r  smtdata_reg[23]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.778    smtdata_reg[23]_i_4_n_0
                                                                      r  smtdata_reg[27]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.109 r  smtdata_reg[27]_i_4/O[3]
                         net (fo=2, unplaced)         0.629     9.738    smtdata_reg[27]_i_4_n_4
                                                                      r  smtdata[27]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.045 r  smtdata[27]_i_5/O
                         net (fo=1, unplaced)         0.000    10.045    smtdata[27]_i_5_n_0
                                                                      r  smtdata_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.421 r  smtdata_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.421    smtdata_reg[27]_i_2_n_0
                                                                      r  smtdata_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.653 r  smtdata_reg[31]_i_4/O[0]
                         net (fo=1, unplaced)         0.470    11.123    smtdata01_out[28]
                                                                      r  smtdata[28]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295    11.418 r  smtdata[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.418    smtdata[28]_i_1_n_0
                         FDRE                                         r  smtdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            smtdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.330ns  (logic 8.429ns (74.392%)  route 2.901ns (25.608%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  smtdata1__3/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  smtdata1__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    smtdata1__3_n_106
                                                                      r  smtdata1__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  smtdata1__4/P[0]
                         net (fo=2, unplaced)         0.800     7.995    smtdata1__4_n_105
                                                                      r  smtdata[19]_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  smtdata[19]_i_19/O
                         net (fo=1, unplaced)         0.000     8.119    smtdata[19]_i_19_n_0
                                                                      r  smtdata_reg[19]_i_9/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.762 r  smtdata_reg[19]_i_9/O[3]
                         net (fo=2, unplaced)         0.629     9.391    smtdata_reg[19]_i_9_n_4
                                                                      r  smtdata[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.698 r  smtdata[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.698    smtdata[19]_i_10_n_0
                                                                      r  smtdata_reg[19]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.074 r  smtdata_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.074    smtdata_reg[19]_i_3_n_0
                                                                      r  smtdata_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.405 r  smtdata_reg[23]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    11.023    smtdata0[23]
                                                                      r  smtdata[23]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.330 r  smtdata[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.330    smtdata[23]_i_1_n_0
                         FDRE                                         r  smtdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            smtdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.328ns  (logic 8.434ns (74.449%)  route 2.894ns (25.551%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  smtdata1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000     8.119    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.762 r  smtdata_reg[19]_i_4/O[3]
                         net (fo=2, unplaced)         0.629     9.391    smtdata_reg[19]_i_4_n_4
                                                                      r  smtdata[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.698 r  smtdata[19]_i_5/O
                         net (fo=1, unplaced)         0.000     9.698    smtdata[19]_i_5_n_0
                                                                      r  smtdata_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.074 r  smtdata_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.074    smtdata_reg[19]_i_2_n_0
                                                                      r  smtdata_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.411 r  smtdata_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.611    11.022    smtdata01_out[21]
                                                                      r  smtdata[21]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.306    11.328 r  smtdata[21]_i_1/O
                         net (fo=1, unplaced)         0.000    11.328    smtdata[21]_i_1_n_0
                         FDRE                                         r  smtdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            smtdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.313ns  (logic 8.569ns (75.741%)  route 2.744ns (24.259%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  smtdata1__3/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  smtdata1__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    smtdata1__3_n_106
                                                                      r  smtdata1__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  smtdata1__4/P[0]
                         net (fo=2, unplaced)         0.800     7.995    smtdata1__4_n_105
                                                                      r  smtdata[19]_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  smtdata[19]_i_19/O
                         net (fo=1, unplaced)         0.000     8.119    smtdata[19]_i_19_n_0
                                                                      r  smtdata_reg[19]_i_9/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  smtdata_reg[19]_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    smtdata_reg[19]_i_9_n_0
                                                                      r  smtdata_reg[23]_i_9/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.992 r  smtdata_reg[23]_i_9/O[3]
                         net (fo=2, unplaced)         0.629     9.621    smtdata_reg[23]_i_9_n_4
                                                                      r  smtdata[23]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.928 r  smtdata[23]_i_10/O
                         net (fo=1, unplaced)         0.000     9.928    smtdata[23]_i_10_n_0
                                                                      r  smtdata_reg[23]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.304 r  smtdata_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.304    smtdata_reg[23]_i_3_n_0
                                                                      r  smtdata_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.560 r  smtdata_reg[27]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    11.012    smtdata0[26]
                                                                      r  smtdata[26]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    11.313 r  smtdata[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.313    smtdata[26]_i_1_n_0
                         FDRE                                         r  smtdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            smtdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.301ns  (logic 8.539ns (75.556%)  route 2.762ns (24.444%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  smtdata1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.622 r  smtdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.677    smtdata1__0_n_106
                                                                      r  smtdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.195 r  smtdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     7.995    smtdata1__1_n_105
                                                                      r  smtdata[19]_i_16/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.119 r  smtdata[19]_i_16/O
                         net (fo=1, unplaced)         0.000     8.119    smtdata[19]_i_16_n_0
                                                                      r  smtdata_reg[19]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.652 r  smtdata_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     8.661    smtdata_reg[19]_i_4_n_0
                                                                      r  smtdata_reg[23]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.992 r  smtdata_reg[23]_i_4/O[3]
                         net (fo=2, unplaced)         0.629     9.621    smtdata_reg[23]_i_4_n_4
                                                                      r  smtdata[23]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.928 r  smtdata[23]_i_5/O
                         net (fo=1, unplaced)         0.000     9.928    smtdata[23]_i_5_n_0
                                                                      r  smtdata_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.304 r  smtdata_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.304    smtdata_reg[23]_i_2_n_0
                                                                      r  smtdata_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.536 r  smtdata_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.470    11.006    smtdata01_out[24]
                                                                      r  smtdata[24]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295    11.301 r  smtdata[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.301    smtdata[24]_i_1_n_0
                         FDRE                                         r  smtdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  smtdata_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            map_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=73, unplaced)        0.337     0.538    wdata_IBUF[0]
                         FDRE                                         r  map_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[10][0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            map_reg[10][10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=73, unplaced)        0.337     0.538    wdata_IBUF[10]
                         FDRE                                         r  map_reg[10][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[10][10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            map_reg[10][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=73, unplaced)        0.337     0.538    wdata_IBUF[11]
                         FDRE                                         r  map_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[10][11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            map_reg[10][12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=73, unplaced)        0.337     0.538    wdata_IBUF[12]
                         FDRE                                         r  map_reg[10][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[10][12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            map_reg[10][13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=73, unplaced)        0.337     0.538    wdata_IBUF[13]
                         FDRE                                         r  map_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[10][13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            map_reg[10][14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=73, unplaced)        0.337     0.538    wdata_IBUF[14]
                         FDRE                                         r  map_reg[10][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[10][14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            map_reg[10][15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=73, unplaced)        0.337     0.538    wdata_IBUF[15]
                         FDRE                                         r  map_reg[10][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[10][15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            map_reg[10][16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=73, unplaced)        0.337     0.538    wdata_IBUF[16]
                         FDRE                                         r  map_reg[10][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[10][16]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            map_reg[10][17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=73, unplaced)        0.337     0.538    wdata_IBUF[17]
                         FDRE                                         r  map_reg[10][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[10][17]/C

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            map_reg[10][18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@6.900ns period=13.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=73, unplaced)        0.337     0.538    wdata_IBUF[18]
                         FDRE                                         r  map_reg[10][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2744, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  map_reg[10][18]/C





