<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn181227051726"></A><B><U><big>pn181227051726</big></U></B>
#Start recording tcl command: 12/26/2018 13:46:42
#Project Location: C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard; Project name: KanalogBuffer_Real
prj_project open "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/KanalogBuffer_Real.ldf"
prj_run Synthesis -impl kabuf_Real
prj_run Map -impl kabuf_Real
prj_run PAR -impl kabuf_Real
prj_run Export -impl kabuf_Real
#Stop recording: 12/27/2018 05:17:26



<A name="pn181227135342"></A><B><U><big>pn181227135342</big></U></B>
#Start recording tcl command: 12/27/2018 11:06:47
#Project Location: C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard; Project name: KanalogBuffer_Real
prj_project open "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/KanalogBuffer_Real.ldf"
prj_run Synthesis -impl kabuf_Real
prj_run Synthesis -impl kabuf_Real
prj_run Synthesis -impl kabuf_Real
prj_run Synthesis -impl kabuf_Real
prj_run Map -impl kabuf_Real
prj_run PAR -impl kabuf_Real
prj_run Map -impl kabuf_Real
prj_run PAR -impl kabuf_Real
prj_run PAR -impl kabuf_Real
prj_run Map -impl kabuf_Real
prj_run PAR -impl kabuf_Real
prj_run Map -impl kabuf_Real
prj_run PAR -impl kabuf_Real
prj_run Export -impl kabuf_Real
#Stop recording: 12/27/2018 13:53:42



<A name="pn190125192645"></A><B><U><big>pn190125192645</big></U></B>
#Start recording tcl command: 1/23/2019 09:50:45
#Project Location: C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard; Project name: KanalogBuffer_Real
prj_project open "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/KanalogBuffer_Real.ldf"
#Stop recording: 1/25/2019 19:26:45



<A name="pn190215205912"></A><B><U><big>pn190215205912</big></U></B>
#Start recording tcl command: 2/15/2019 18:44:23
#Project Location: C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard; Project name: KanalogBuffer_Real
prj_project open "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/KanalogBuffer_Real.ldf"
#Stop recording: 2/15/2019 20:59:12



<A name="pn190314230003"></A><B><U><big>pn190314230003</big></U></B>
#Start recording tcl command: 3/14/2019 22:59:02
#Project Location: C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard; Project name: KanalogBuffer_Real
prj_project open "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/KanalogBuffer_Real.ldf"
prj_run Export -impl kabuf_Real
#Stop recording: 3/14/2019 23:00:03



<A name="pn190314232410"></A><B><U><big>pn190314232410</big></U></B>
#Start recording tcl command: 3/14/2019 23:24:07
#Project Location: C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard; Project name: KanalogBuffer_Real
prj_project open "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/KanalogBuffer_Real.ldf"
#Stop recording: 3/14/2019 23:24:10



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
