<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 23rd Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 23rd Design Automation Conference" title="Proceedings of the 23rd Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1986/DAC-1986.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Don Thomas<br/><em>Proceedings of the 23rd Design Automation Conference</em><br/>DAC, 1986.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1986">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+23rd+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1986,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=318013">318013</a>",
</span>	booktitle     = "{DAC}",
	editor        = "Don Thomas",
	publisher     = "{IEEE Computer Society Press}",
	title         = "{Proceedings of the 23rd Design Automation Conference}",
	year          = 1986,
}</pre>
</div>
<hr/>
<h3>Contents (122 items)</h3><dl class="toc"><div class="rbox"><span class="tag">24 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">24 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">15 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">15 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">13 ×<a href="tag/automation.html">#automation</a></span><br/><span class="tag">11 ×<a href="tag/generative.html">#generative</a></span><br/><span class="tag">10 ×<a href="tag/layout.html">#layout</a></span><br/><span class="tag">8 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">8 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">8 ×<a href="tag/simulation.html">#simulation</a></span><br/></div><dt><a href="DAC-1986-Williams.html">DAC-1986-Williams</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>IBM perspectives on the electrical design automation industry (keynote address) (<abbr title="Robert M. Williams">RMW</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1986-Smith.html">DAC-1986-Smith</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fundamentals of parallel logic simulation (<abbr title="Robert J. Smith II">RJSI</abbr>), pp. 2–12.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="DAC-1986-WongFCS.html">DAC-1986-WongFCS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistics on logic simulation (<abbr title="Kenneth F. Wong">KFW</abbr>, <abbr title="Mark A. Franklin">MAF</abbr>, <abbr title="Roger D. Chamberlain">RDC</abbr>, <abbr title="B. L. Shing">BLS</abbr>), pp. 13–19.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Frank.html">DAC-1986-Frank</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Exploiting parallelism in a switch-level simulation machine (<abbr title="Edward H. Frank">EHF</abbr>), pp. 20–26.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-KatzAC.html">DAC-1986-KatzAC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A version server for computer-aided design data (<abbr title="Randy H. Katz">RHK</abbr>, <abbr title="M. Anwarrudin">MA</abbr>, <abbr title="Ellis E. Chang">EEC</abbr>), pp. 27–33.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-RieuN.html">DAC-1986-RieuN</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Semantics of CAD objects for generalized databases (<abbr title="Dominique Rieu">DR</abbr>, <abbr title="Gia Toan Nguyen">GTN</abbr>), pp. 34–40.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-WeissRRG.html">DAC-1986-WeissRRG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>DOSS: a storage system for design data (<abbr title="Shlomo Weiss">SW</abbr>, <abbr title="Katie Rotzell">KR</abbr>, <abbr title="Tom Rhyne">TR</abbr>, <abbr title="Arny Goldfein">AG</abbr>), pp. 41–47.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-KnappP.html">DAC-1986-KnappP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A design utility manager: the ADAM planning engine (<abbr title="David Knapp">DK</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 48–54.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-BushnellD.html">DAC-1986-BushnellD</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>VLSI CAD tool integration using the Ulysses environment (<abbr title="Michael L. Bushnell">MLB</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 55–61.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-BrewerG.html">DAC-1986-BrewerG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span></dt><dd>An expert-system paradigm for design (<abbr title="Forrest Brewer">FB</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 62–68.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-HancockD.html">DAC-1986-HancockD</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Tutorial on parallel processing for design automation applications (tutorial session) (<abbr title="J. M. Hancock">JMH</abbr>, <abbr title="S. DasGupta">SD</abbr>), pp. 69–77.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1986-Geus.html">DAC-1986-Geus</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Logic synthesis and optimization benchmarks for the 1986 Design Automation Conference (<abbr title="Aart J. de Geus">AJdG</abbr>), p. 78.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1986-GregoryBGH.html">DAC-1986-GregoryBGH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>SOCRATES: a system for automatically synthesizing and optimizing combinational logic (<abbr title="David Gregory">DG</abbr>, <abbr title="Karen A. Bartlett">KAB</abbr>, <abbr title="Aart J. de Geus">AJdG</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>), pp. 79–85.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Sasao.html">DAC-1986-Sasao</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>MACDAS: multi-level AND-OR circuit synthesis using two-variable function generators (<abbr title="Tsutomu Sasao">TS</abbr>), pp. 86–93.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-JoynerTBNG.html">DAC-1986-JoynerTBNG</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Technology adaption in logic synthesis (<abbr title="William H. Joyner Jr.">WHJJ</abbr>, <abbr title="Louise Trevillyan">LT</abbr>, <abbr title="Daniel Brand">DB</abbr>, <abbr title="Theresa A. Nix">TAN</abbr>, <abbr title="Steven C. Gundersen">SCG</abbr>), pp. 94–100.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-WongL.html">DAC-1986-WongL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A new algorithm for floorplan design (<abbr title="D. F. Wong">DFW</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 101–107.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-BhaskerS.html">DAC-1986-BhaskerS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span></dt><dd>A linear algorithm to find a rectangular dual of a planar triangulated graph (<abbr title="Jayaram Bhasker">JB</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 108–114.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-ShinSS.html">DAC-1986-ShinSS</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span></dt><dd>Two-dimensional compaction by “zone refining” (<abbr title="Hyunchul Shin">HS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Carlo H. Séquin">CHS</abbr>), pp. 115–122.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-LinA.html">DAC-1986-LinA</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Minplex — a compactor that minimizes the bounding rectangle and individual rectangles in a layout (<abbr title="Sching L. Lin">SLL</abbr>, <abbr title="Jonathan Allen">JA</abbr>), pp. 123–130.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-VenkataramanW.html">DAC-1986-VenkataramanW</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>GEMS: an automatic layout tool for MIMOLA schematics (<abbr title="Venkat V. Venkataraman">VVV</abbr>, <abbr title="Craig D. Wilcox">CDW</abbr>), pp. 131–137.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-SugimotoAKK.html">DAC-1986-SugimotoAKK</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>An object-oriented visual simulator for microprogram development (<abbr title="Akira Sugimoto">AS</abbr>, <abbr title="Shigeru Abe">SA</abbr>, <abbr title="Masahiro Kuroda">MK</abbr>, <abbr title="Yukio Kato">YK</abbr>), pp. 138–144.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Janni.html">DAC-1986-Janni</a> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>A monitor for complex CAD systems (<abbr title="Alberto Di Janni">ADJ</abbr>), pp. 145–151.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-HammerRRHT.html">DAC-1986-HammerRRHT</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>Automating the generation of interactive interfaces (<abbr title="Katherine Hammer">KH</abbr>, <abbr title="Dan Radin">DR</abbr>, <abbr title="Tom Rhyne">TR</abbr>, <abbr title="John Hardin">JH</abbr>, <abbr title="Tina Timmerman">TT</abbr>), pp. 152–158.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Adler.html">DAC-1986-Adler</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SIMMOS: a multiple-delay switch-level simulator (<abbr title="Dan Adler">DA</abbr>), pp. 159–163.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1986-BarzilaiBHIS.html">DAC-1986-BarzilaiBHIS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>SLS — a fast switch level simulator for verification and fault coverage analysis (<abbr title="Zeev Barzilai">ZB</abbr>, <abbr title="Daniel K. Beece">DKB</abbr>, <abbr title="Leendert M. Huisman">LMH</abbr>, <abbr title="Vijay S. Iyengar">VSI</abbr>, <abbr title="Gabriel M. Silberman">GMS</abbr>), pp. 164–170.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Beckett.html">DAC-1986-Beckett</a> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>MOS circuit models in Network C (<abbr title="William S. Beckett">WSB</abbr>), pp. 171–178.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-VidigalND.html">DAC-1986-VidigalND</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>CINNAMON: coupled integration and nodal analysis of MOS networks (<abbr title="Luís M. Vidigal">LMV</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 179–185.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-OdrynaNC.html">DAC-1986-OdrynaNC</a></dt><dd>A workstation-mixed model circuit simulator (<abbr title="Peter Odryna">PO</abbr>, <abbr title="Kevin Nazareth">KN</abbr>, <abbr title="Carl Christensen">CC</abbr>), pp. 186–192.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-KuoC.html">DAC-1986-KuoC</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Generating essential primes for a Boolean function with multiple-valued inputs (<abbr title="Yue-Sun Kuo">YSK</abbr>, <abbr title="W. K. Chou">WKC</abbr>), pp. 193–199.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-SupowitF.html">DAC-1986-SupowitF</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A new method for verifying sequential circuits (<abbr title="Kenneth J. Supowit">KJS</abbr>, <abbr title="Steven J. Friedman">SJF</abbr>), pp. 200–207.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-OdawaraTOOZ.html">DAC-1986-OdawaraTOOZ</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A logic verifier based on Boolean comparison (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Masahiro Tomita">MT</abbr>, <abbr title="Osamu Okuzawa">OO</abbr>, <abbr title="Tomomichi Ohta">TO</abbr>, <abbr title="Zhen-quan Zhuang">ZqZ</abbr>), pp. 208–214.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-BapatV.html">DAC-1986-BapatV</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Reasoning about digital systems using temporal logic (<abbr title="S. Bapat">SB</abbr>, <abbr title="G. Venkatesh">GV</abbr>), pp. 215–219.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1986-GlesnerSS.html">DAC-1986-GlesnerSS</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>SCAT — a new statistical timing verifier in a silicon compiler system (<abbr title="Manfred Glesner">MG</abbr>, <abbr title="Johannes Schuck">JS</abbr>, <abbr title="R. B. Steck">RBS</abbr>), pp. 220–226.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-HwangKN.html">DAC-1986-HwangKN</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>An accuration delay modeling technique for switch-level timing verification (<abbr title="Seung Ho Hwang">SHH</abbr>, <abbr title="Young Hwan Kim">YHK</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 227–233.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-WeiweiX.html">DAC-1986-WeiweiX</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Robust test generation algorithm for stuck-open fault in CMOS circuits (<abbr title="Weiwei Mao">WM</abbr>, <abbr title="Xieting Ling">XL</abbr>), pp. 236–242.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-ShihA.html">DAC-1986-ShihA</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Transistor-level test generation for physical failures in CMOS circuits (<abbr title="Hsi-Ching Shih">HCS</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 243–249.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Marlett.html">DAC-1986-Marlett</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An effective test generation system for sequential circuits (<abbr title="Ralph Marlett">RM</abbr>), pp. 250–256.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-BarclayA.html">DAC-1986-BarclayA</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A heuristic chip-level test generation algorithm (<abbr title="Daniel S. Barclay">DSB</abbr>, <abbr title="James R. Armstrong">JRA</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-PaulinKG.html">DAC-1986-PaulinKG</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>HAL: a multi-paradigm approach to automatic data path synthesis (<abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="John P. Knight">JPK</abbr>, <abbr title="Emil F. Girczyc">EFG</abbr>), pp. 263–270.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-Marwedel.html">DAC-1986-Marwedel</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A new synthesis for the MIMOLA software system (<abbr title="Peter Marwedel">PM</abbr>), pp. 271–277.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Peng.html">DAC-1986-Peng</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of VLSI systems with the CAMAD design aid (<abbr title="Zebo Peng">ZP</abbr>), pp. 278–284.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-BruckKKR.html">DAC-1986-BruckKKR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of concurrent modular controllers from algorithmic descriptions (<abbr title="R. Brück">RB</abbr>, <abbr title="Bernd Kleinjohann">BK</abbr>, <abbr title="Thomas Kathöfer">TK</abbr>, <abbr title="Franz J. Rammig">FJR</abbr>), pp. 285–292.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-NaharSS.html">DAC-1986-NaharSS</a> <span class="tag"><a href="tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Simulated annealing and combinatorial optimization (<abbr title="Surendra Nahar">SN</abbr>, <abbr title="Sartaj Sahni">SS</abbr>, <abbr title="Eugene Shragowitz">ES</abbr>), pp. 293–299.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Szepieniec.html">DAC-1986-Szepieniec</a> <span class="tag"><a href="tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>Integrated placement/routing in sliced layouts (<abbr title="Antoni A. Szepieniec">AAS</abbr>), pp. 300–307.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-JustKJ.html">DAC-1986-JustKJ</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>On the relative placement and the transportation problem for standard-cell layout (<abbr title="Knut M. Just">KMJ</abbr>, <abbr title="Jürgen M. Kleinhans">JMK</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 308–313.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-Hartoog.html">DAC-1986-Hartoog</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Analysis of placement procedures for VLSI standard cell layout (<abbr title="Mark R. Hartoog">MRH</abbr>), pp. 314–319.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-Shahdad.html">DAC-1986-Shahdad</a> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span></dt><dd>An overview of VHDL language and technology (<abbr title="Moe Shahdad">MS</abbr>), pp. 320–326.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Eurich.html">DAC-1986-Eurich</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>A tutorial introduction to the electronic design interchange format (tutorial session) (<abbr title="John P. Eurich">JPE</abbr>), pp. 327–333.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Daehn.html">DAC-1986-Daehn</a> <span class="tag"><a href="tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>A unified treatment of PLA faults by Boolean differences (<abbr title="Wilfried Daehn">WD</abbr>), pp. 334–338.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1986-LigthartAB.html">DAC-1986-LigthartAB</a> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Design-for-testability of PLA’s using statistical cooling (<abbr title="Michiel M. Ligthart">MML</abbr>, <abbr title="Emile H. L. Aarts">EHLA</abbr>, <abbr title="Frans P. M. Beenker">FPMB</abbr>), pp. 339–345.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-LadjadjMHM.html">DAC-1986-LadjadjMHM</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Use of the subscripted DALG in submodule testing with applications in cellular arrays (<abbr title="M. Ladjadj">ML</abbr>, <abbr title="J. F. McDonald">JFM</abbr>, <abbr title="D.-H. Ho">DHH</abbr>, <abbr title="W. Murray">WM</abbr>), pp. 346–353.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-OhnoMYOKI.html">DAC-1986-OhnoMYOKI</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Principles of design automatioon system for very large scale computer design (<abbr title="Yasuhiro Ohno">YO</abbr>, <abbr title="Masayuki Miyoshi">MM</abbr>, <abbr title="Norio Yamada">NY</abbr>, <abbr title="Toshihiko Odaka">TO</abbr>, <abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Kooichiro Ishihara">KI</abbr>), pp. 354–359.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-MiyoshiOSOA.html">DAC-1986-MiyoshiOSOA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An extensive logic simulation method of very large scale computer design (<abbr title="Masayuki Miyoshi">MM</abbr>, <abbr title="Yoshio Ooshima">YO</abbr>, <abbr title="Atsushi Sugiyama">AS</abbr>, <abbr title="Nobuhiko Onizuka">NO</abbr>, <abbr title="Nobutaka Amano">NA</abbr>), pp. 360–365.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-TsuchiyaMITMY.html">DAC-1986-TsuchiyaMITMY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Establishment of higher level logic design for very large scale computer (<abbr title="Yooji Tsuchiya">YT</abbr>, <abbr title="Masato Morita">MM</abbr>, <abbr title="Yukio Ikariya">YI</abbr>, <abbr title="Eiichi Tsurumi">ET</abbr>, <abbr title="Teruo Mori">TM</abbr>, <abbr title="Tamoatsu Yanagita">TY</abbr>), pp. 366–371.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-Tryon.html">DAC-1986-Tryon</a> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Self-testing with correlated faults (<abbr title="David R. Tryon">DRT</abbr>), pp. 374–377.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1986-Kruger.html">DAC-1986-Kruger</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Automatic generation of self-test programs — a new feature of the MIMOLA design system (<abbr title="Gerd Krüger">GK</abbr>), pp. 378–384.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-KuoF.html">DAC-1986-KuoF</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient spare allocation in reconfigurable arrays (<abbr title="Sy-Yen Kuo">SYK</abbr>, <abbr title="W. Kent Fuchs">WKF</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-ShinshaKSKI.html">DAC-1986-ShinshaKSKI</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Incremental logic synthesis through gate logic structure identification (<abbr title="T. Shinsha">TS</abbr>, <abbr title="T. Kubo">TK</abbr>, <abbr title="Y. Sakataya">YS</abbr>, <abbr title="J. Koshishita">JK</abbr>, <abbr title="Koichiro Ishihara">KI</abbr>), pp. 391–397.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-ToyoshimaTMHHKT.html">DAC-1986-ToyoshimaTMHHKT</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An effective delay analysis system for a large scale computer design (<abbr title="Reiji Toyoshima">RT</abbr>, <abbr title="Yoshimitsu Takiguchi">YT</abbr>, <abbr title="Kazumi Matsumoto">KM</abbr>, <abbr title="Hidetomo Hongou">HH</abbr>, <abbr title="Mashiro Hashimoto">MH</abbr>, <abbr title="Ryotaro Kamikawai">RK</abbr>, <abbr title="Katsuhiko Takizawa">KT</abbr>), pp. 398–403.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-OgawaISTKYC.html">DAC-1986-OgawaISTKYC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs (<abbr title="Yasushi Ogawa">YO</abbr>, <abbr title="Tatsuki Ishii">TI</abbr>, <abbr title="Yoichi Shiraishi">YS</abbr>, <abbr title="Hidekazu Terai">HT</abbr>, <abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Kyoji Yuyama">KY</abbr>, <abbr title="Kyoji Chiba">KC</abbr>), pp. 404–410.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-NaharS.html">DAC-1986-NaharS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A time and space efficient net extractor (<abbr title="Surendra Nahar">SN</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 411–417.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-FreemanKLN.html">DAC-1986-FreemanKLN</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning (<abbr title="R. D. Freeman">RDF</abbr>, <abbr title="S. M. Kang">SMK</abbr>, <abbr title="C. G. Lin-Hendel">CGLH</abbr>, <abbr title="M. L. Newby">MLN</abbr>), pp. 418–424.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-BootehsazC.html">DAC-1986-BootehsazC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A technology independent approach to hierarchical IC layout extraction (<abbr title="Ahsan Bootehsaz">AB</abbr>, <abbr title="Robert A. Cottrel">RAC</abbr>), pp. 425–431.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-SechenS.html">DAC-1986-SechenS</a> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>TimberWolf3.2: a new standard cell placement and global routing package (<abbr title="Carl Sechen">CS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 432–439.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-HaugeY.html">DAC-1986-HaugeY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Vanguard: a chip physical design system (<abbr title="Peter S. Hauge">PSH</abbr>, <abbr title="Ellen J. Yoffa">EJY</abbr>), pp. 440–446.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-KrekelbergSSL.html">DAC-1986-KrekelbergSSL</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automated layout synthesis in the YASC silicon compiler (<abbr title="David E. Krekelberg">DEK</abbr>, <abbr title="Eugene Shragowitz">ES</abbr>, <abbr title="Gerald E. Sobelman">GES</abbr>, <abbr title="Li-Shin Lin">LSL</abbr>), pp. 447–453.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-ParkP.html">DAC-1986-ParkP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Sehwa: a program for synthesis of pipelines (<abbr title="Nohbyung Park">NP</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 454–460.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-ParkerPM.html">DAC-1986-ParkerPM</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>MAHA: a program for datapath synthesis (<abbr title="Alice C. Parker">ACP</abbr>, <abbr title="Jorge T. Pizarro">JTP</abbr>, <abbr title="Mitch J. Mlinar">MJM</abbr>), pp. 461–466.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-KurdahiP.html">DAC-1986-KurdahiP</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PLEST: a program for area estimation of VLSI integrated circuits (<abbr title="Fadi J. Kurdahi">FJK</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 467–473.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-McFarland.html">DAC-1986-McFarland</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/bottom-up.html" title="bottom-up">#bottom-up</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions (<abbr title="Michael C. McFarland">MCM</abbr>), pp. 474–480.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-LukTW.html">DAC-1986-LukTW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Hierarchial global wiring for custom chip design (<abbr title="W. K. Luk">WKL</abbr>, <abbr title="Donald T. Tang">DTT</abbr>, <abbr title="C. K. Wong">CKW</abbr>), pp. 481–489.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1986-Ng.html">DAC-1986-Ng</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>An industrial world channel router for non-rectangular channels (<abbr title="Charles H. Ng">CHN</abbr>), pp. 490–494.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1986-BraunBDMMRS.html">DAC-1986-BraunBDMMRS</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Chameleon: a new multi-layer channel router (<abbr title="Douglas Braun">DB</abbr>, <abbr title="Jeffrey L. Burns">JLB</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Hi-Keung Tony Ma">HKTM</abbr>, <abbr title="Kartikeya Mayaram">KM</abbr>, <abbr title="Fabio Romeo">FR</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 495–502.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-OrailogluG.html">DAC-1986-OrailogluG</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>Flow graph representation (<abbr title="Alex Orailoglu">AO</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 503–509.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-AudeK.html">DAC-1986-AudeK</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A design rule database system to support technology-adaptable applications (<abbr title="Júlio S. Aude">JSA</abbr>, <abbr title="Hilary J. Kahn">HJK</abbr>), pp. 510–516.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-IvieL.html">DAC-1986-IvieL</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>STL — a high level language for simulation and test (<abbr title="John Ivie">JI</abbr>, <abbr title="Kwok-Woon Larry Lai">KWLL</abbr>), pp. 517–523.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Solworth.html">DAC-1986-Solworth</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>GENERIC: a silicon compiler support language (<abbr title="Jon A. Solworth">JAS</abbr>), pp. 524–530.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-BirminghamJK.html">DAC-1986-BirminghamJK</a> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Knowlege-based expert systems and their application (tutorial session (<abbr title="William P. Birmingham">WPB</abbr>, <abbr title="Rostam Joobbani">RJ</abbr>, <abbr title="Jin Kim">JK</abbr>), pp. 531–539.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1986-WunderlichR.html">DAC-1986-WunderlichR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On fault modeling for dynamic MOS circuits (<abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 540–546.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-PatelP.html">DAC-1986-PatelP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Effectiveness of heuristics measures for automatic test pattern generation (<abbr title="Sanjay J. Patel">SJP</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 547–552.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-MaS.html">DAC-1986-MaS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Mixed-level fault coverage estimation (<abbr title="Hi-Keung Tony Ma">HKTM</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 553–559.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Maly.html">DAC-1986-Maly</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Optimal order of the VLSI IC testing sequence (<abbr title="Wojciech Maly">WM</abbr>), pp. 560–566.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-KravitzR.html">DAC-1986-KravitzR</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiprocessor-based placement by simulated annealing (<abbr title="Saul A. Kravitz">SAK</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 567–573.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-WatanabeS.html">DAC-1986-WatanabeS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>A new routing algorithm and its hardware implementation (<abbr title="Takumi Watanabe">TW</abbr>, <abbr title="Yoshi Sugiyama">YS</abbr>), pp. 574–580.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-TakasakiSNIK.html">DAC-1986-TakasakiSNIK</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>HAL II: a mixed level hardware logic simulation system (<abbr title="Shigeru Takasaki">ST</abbr>, <abbr title="Tohru Sasaki">TS</abbr>, <abbr title="Nobuyoshi Nomizu">NN</abbr>, <abbr title="Hiroshi Ishikura">HI</abbr>, <abbr title="Nobuhiko Koike">NK</abbr>), pp. 581–587.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-JacobNP.html">DAC-1986-JacobNP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An empirical analysis of the performance of a multiprocessor-based circuit simulator (<abbr title="George K. Jacob">GKJ</abbr>, <abbr title="A. Richard Newton">ARN</abbr>, <abbr title="Donald O. Pederson">DOP</abbr>), pp. 588–593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-SaitoSYK.html">DAC-1986-SaitoSYK</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A rule-based logic circuit synthesis system for CMOS gate arrays (<abbr title="Takao Saito">TS</abbr>, <abbr title="Hiroyuki Sugimoto">HS</abbr>, <abbr title="Masami Yamazaki">MY</abbr>, <abbr title="Nobuaki Kawato">NK</abbr>), pp. 594–600.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-WatanabeA.html">DAC-1986-WatanabeA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Flute — a floorplanning agent for full custom VLSI design (<abbr title="Hiroyuki Watanabe">HW</abbr>, <abbr title="Bryan D. Ackland">BDA</abbr>), pp. 601–607.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-WatanabeMNH.html">DAC-1986-WatanabeMNH</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Knowledge-based optimal IIL generator from conventional logic circuit descriptions (<abbr title="T. Watanabe">TW</abbr>, <abbr title="T. Masuishi">TM</abbr>, <abbr title="T. Nishiyama">TN</abbr>, <abbr title="N. Horie">NH</abbr>), pp. 608–614.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-DeJesusCW.html">DAC-1986-DeJesusCW</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>PEARL: an expert system for power supply layout (<abbr title="Edward J. DeJesus">EJD</abbr>, <abbr title="James P. Callan">JPC</abbr>, <abbr title="Curtis R. Whitehead">CRW</abbr>), pp. 615–621.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-PreasK.html">DAC-1986-PreasK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Automatic placement a review of current techniques (tutorial session) (<abbr title="Bryan Preas">BP</abbr>, <abbr title="Patrick G. Karger">PGK</abbr>), pp. 622–629.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-DevadasN.html">DAC-1986-DevadasN</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>GENIE: a generalized array optimizer for VLSI synthesis (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 631–637.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-Gerveshi.html">DAC-1986-Gerveshi</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Comparison of CMOS PLA and polycell representations of control logic (<abbr title="Christine M. Gerveshi">CMG</abbr>), pp. 638–642.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1986-Coppola.html">DAC-1986-Coppola</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>An implementation of a state assignment heuristic (<abbr title="Alan J. Coppola">AJC</abbr>), pp. 643–649.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-ClarkeF.html">DAC-1986-ClarkeF</a> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Escher — a geometrical layout system for recursively defined circuits (<abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Yulin Feng">YF</abbr>), pp. 650–653.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1986-FrisonG.html">DAC-1986-FrisonG</a> <span class="tag"><a href="tag/editing.html" title="editing">#editing</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MADMACS: a new VLSI layout macro editor (<abbr title="Patrice Frison">PF</abbr>, <abbr title="Eric Gautrin">EG</abbr>), pp. 654–658.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1986-NgTR.html">DAC-1986-NgTR</a></dt><dd>A language for describing rectilinear Steiner tree configurations (<abbr title="Antony P.-C. Ng">APCN</abbr>, <abbr title="Clark D. Thompson">CDT</abbr>, <abbr title="Prabhakar Raghavan">PR</abbr>), pp. 659–662.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1986-NandyR.html">DAC-1986-NandyR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>Dual quadtree representation for VLSI designs (<abbr title="S. K. Nandy">SKN</abbr>, <abbr title="L. V. Ramakrishnan">LVR</abbr>), pp. 663–666.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1986-LathropK.html">DAC-1986-LathropK</a></dt><dd>Precedent-based manipulation of VLSI structures (<abbr title="Richard H. Lathrop">RHL</abbr>, <abbr title="Robert S. Kirk">RSK</abbr>), pp. 667–670.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1986-AdolphRS.html">DAC-1986-AdolphRS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>A frame based system for representing knowledge about VLSI design: a proposal (<abbr title="W. Stephen Adolph">WSA</abbr>, <abbr title="Hassan K. Reghbati">HKR</abbr>, <abbr title="Amar Sanmugasunderam">AS</abbr>), pp. 671–676.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-Ghosh.html">DAC-1986-Ghosh</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A rule-based approach to unifying functional and fault simulation and timing verification (<abbr title="Sumit Ghosh">SG</abbr>), pp. 677–682.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-WallaceS.html">DAC-1986-WallaceS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/plugin.html" title="plugin">#plugin</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Plug-in timing models for an abstract timing verifier (<abbr title="David E. Wallace">DEW</abbr>, <abbr title="Carlo H. Séquin">CHS</abbr>), pp. 683–689.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-PincusD.html">DAC-1986-PincusD</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Delay reduction using simulated annealing (<abbr title="Jonathan D. Pincus">JDP</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-NavedaCD.html">DAC-1986-NavedaCD</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A new approach to multi-layer PCB routing with short vias (<abbr title="J. Fernando Naveda">JFN</abbr>, <abbr title="K. C. Chang">KCC</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-ChangD.html">DAC-1986-ChangD</a> <span class="tag"><a href="tag/preprocessor.html" title="preprocessor">#preprocessor</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>A preprocessor for the via minimization problem (<abbr title="K. C. Chang">KCC</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>), pp. 702–707.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-EnbodyD.html">DAC-1986-EnbodyD</a></dt><dd>Near-optimal n-layer channel routing (<abbr title="Richard J. Enbody">RJE</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>), pp. 708–714.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-JerrayaVJC.html">DAC-1986-JerrayaVJC</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Principles of the SYCO compiler (<abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="P. Varinot">PV</abbr>, <abbr title="R. Jamier">RJ</abbr>, <abbr title="Bernard Courtois">BC</abbr>), pp. 715–721.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-MarshburnLBCLC.html">DAC-1986-MarshburnLBCLC</a> <span class="tag"><a href="tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>DATAPATH: a CMOS data path silicon assembler (<abbr title="Tom Marshburn">TM</abbr>, <abbr title="Ivy Lui">IL</abbr>, <abbr title="Rick Brown">RB</abbr>, <abbr title="Dan Cheung">DC</abbr>, <abbr title="Gary Lum">GL</abbr>, <abbr title="Peter Cheng">PC</abbr>), pp. 722–729.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-SixCRM.html">DAC-1986-SixCRM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>An intelligent module generator environment (<abbr title="Paul Six">PS</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 730–735.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1986-PutatundaSMC.html">DAC-1986-PutatundaSMC</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>HAPPI: a chip compiler based on double-level-metal technology (<abbr title="Rathin Putatunda">RP</abbr>, <abbr title="David Smith">DS</abbr>, <abbr title="Stephen McNeary">SM</abbr>, <abbr title="James Crabbe">JC</abbr>), pp. 736–743.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-Wolf.html">DAC-1986-Wolf</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An object-oriented, procedural database for VLSI chip planning (<abbr title="Wayne Wolf">WW</abbr>), pp. 744–751.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-Gonzalez-SustaetaB.html">DAC-1986-Gonzalez-SustaetaB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>An automated database design tool using the ELKA conceptual model (<abbr title="J. Gonzalez-Sustaeta">JGS</abbr>, <abbr title="Alejandro P. Buchmann">APB</abbr>), pp. 752–759.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-JullienLL.html">DAC-1986-JullienLL</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>A database interface for an integrated CAD system (<abbr title="Christian Jullien">CJ</abbr>, <abbr title="André Leblond">AL</abbr>, <abbr title="Jacques Lecourvoisier">JL</abbr>), pp. 760–767.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-Larsen.html">DAC-1986-Larsen</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Rules-based object clustering: a data structure for symbolic VLSI synthesis and analysis (<abbr title="Robert P. Larsen">RPL</abbr>), pp. 768–777.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1986-Canright.html">DAC-1986-Canright</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulating and controlling the effects of transmission line impedance mismatches (<abbr title="Robert E. Canright">REC</abbr>), pp. 778–785.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1986-KishidaSIIH.html">DAC-1986-KishidaSIIH</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A delay test system for high speed logic LSI’s (<abbr title="Kuniaki Kishida">KK</abbr>, <abbr title="F. Shirotori">FS</abbr>, <abbr title="Y. Ikemoto">YI</abbr>, <abbr title="Shun Ishiyama">SI</abbr>, <abbr title="Terumine Hayashi">TH</abbr>), pp. 786–790.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1986-TadaH.html">DAC-1986-TadaH</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Router system for printed wiring boards of very high-speed, very large-scale computers (<abbr title="Toshihiko Tada">TT</abbr>, <abbr title="Akihiko Hanafusa">AH</abbr>), pp. 791–797.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-KessenichJ.html">DAC-1986-KessenichJ</a></dt><dd>Global forced hierarchical router (<abbr title="John Kessenich">JK</abbr>, <abbr title="Gary Jackoway">GJ</abbr>), pp. 798–802.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1986-KawamuraUS.html">DAC-1986-KawamuraUS</a></dt><dd>Hierarchical dynamic router (<abbr title="Kaoru Kawamura">KK</abbr>, <abbr title="Masanobu Umeda">MU</abbr>, <abbr title="Hiroshi Shiraishi">HS</abbr>), pp. 803–809.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1986-BobbaS.html">DAC-1986-BobbaS</a></dt><dd>A parameter-driven router (<abbr title="Vijay S. Bobba">VSB</abbr>, <abbr title="J. W. Smith">JWS</abbr>), pp. 810–818.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1986-Lamey.html">DAC-1986-Lamey</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Early verification of prototype tooling for IC designs (<abbr title="Pat Lamey">PL</abbr>), pp. 819–822.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1986-Xiong.html">DAC-1986-Xiong</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Algorithms for global routing (<abbr title="J. G. Xiong">JGX</abbr>), pp. 824–830.</dd> <div class="pagevis" style="width:6px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>