Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Aug 12 22:39:10 2018
| Host         : guille running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file square_wave_timing_summary_routed.rpt -pb square_wave_timing_summary_routed.pb -rpx square_wave_timing_summary_routed.rpx -warn_on_violation
| Design       : square_wave
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.479        0.000                      0                   65        0.267        0.000                      0                   65        2.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
extclk                                {0.000 4.000}        8.000           125.000         
  clk_out1_clock_and_adc_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out2_clock_and_adc_clk_wiz_0_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clock_and_adc_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
extclk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_clock_and_adc_clk_wiz_0_0                                                                                                                                                    6.000        0.000                       0                     3  
  clk_out2_clock_and_adc_clk_wiz_0_0      194.237        0.000                      0                   65        0.267        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clock_and_adc_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clock_and_adc_clk_wiz_0_0  clk_out2_clock_and_adc_clk_wiz_0_0        3.479        0.000                      0                    1        0.657        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  extclk
  To Clock:  extclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         extclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { extclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_and_adc_clk_wiz_0_0
  To Clock:  clk_out1_clock_and_adc_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_and_adc_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        C1/xadc_wiz_0/U0/DCLK
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   C1/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_and_adc_clk_wiz_0_0
  To Clock:  clk_out2_clock_and_adc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      194.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.237ns  (required time - arrival time)
  Source:                 COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.890ns (17.612%)  route 4.163ns (82.388%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 198.640 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.642    -0.717    CLK
    SLICE_X16Y73         FDRE                                         r  COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  COUNT_reg[5]/Q
                         net (fo=3, routed)           1.284     1.086    COUNT_reg_n_0_[5]
    SLICE_X17Y75         LUT6 (Prop_lut6_I2_O)        0.124     1.210 f  COUNT[0]_i_8/O
                         net (fo=1, routed)           0.612     1.821    COUNT[0]_i_8_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.945 f  COUNT[0]_i_2/O
                         net (fo=2, routed)           0.818     2.763    COUNT[0]_i_2_n_0
    SLICE_X18Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.887 r  COUNT[31]_i_1/O
                         net (fo=32, routed)          1.450     4.337    COUNT[31]_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.472   198.640    CLK
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[17]/C
                         clock pessimism              0.588   199.227    
                         clock uncertainty           -0.130   199.098    
    SLICE_X16Y76         FDRE (Setup_fdre_C_R)       -0.524   198.574    COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                        198.574    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                194.237    

Slack (MET) :             194.237ns  (required time - arrival time)
  Source:                 COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.890ns (17.612%)  route 4.163ns (82.388%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 198.640 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.642    -0.717    CLK
    SLICE_X16Y73         FDRE                                         r  COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  COUNT_reg[5]/Q
                         net (fo=3, routed)           1.284     1.086    COUNT_reg_n_0_[5]
    SLICE_X17Y75         LUT6 (Prop_lut6_I2_O)        0.124     1.210 f  COUNT[0]_i_8/O
                         net (fo=1, routed)           0.612     1.821    COUNT[0]_i_8_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.945 f  COUNT[0]_i_2/O
                         net (fo=2, routed)           0.818     2.763    COUNT[0]_i_2_n_0
    SLICE_X18Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.887 r  COUNT[31]_i_1/O
                         net (fo=32, routed)          1.450     4.337    COUNT[31]_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.472   198.640    CLK
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[18]/C
                         clock pessimism              0.588   199.227    
                         clock uncertainty           -0.130   199.098    
    SLICE_X16Y76         FDRE (Setup_fdre_C_R)       -0.524   198.574    COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                        198.574    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                194.237    

Slack (MET) :             194.237ns  (required time - arrival time)
  Source:                 COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.890ns (17.612%)  route 4.163ns (82.388%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 198.640 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.642    -0.717    CLK
    SLICE_X16Y73         FDRE                                         r  COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  COUNT_reg[5]/Q
                         net (fo=3, routed)           1.284     1.086    COUNT_reg_n_0_[5]
    SLICE_X17Y75         LUT6 (Prop_lut6_I2_O)        0.124     1.210 f  COUNT[0]_i_8/O
                         net (fo=1, routed)           0.612     1.821    COUNT[0]_i_8_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.945 f  COUNT[0]_i_2/O
                         net (fo=2, routed)           0.818     2.763    COUNT[0]_i_2_n_0
    SLICE_X18Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.887 r  COUNT[31]_i_1/O
                         net (fo=32, routed)          1.450     4.337    COUNT[31]_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.472   198.640    CLK
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[19]/C
                         clock pessimism              0.588   199.227    
                         clock uncertainty           -0.130   199.098    
    SLICE_X16Y76         FDRE (Setup_fdre_C_R)       -0.524   198.574    COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                        198.574    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                194.237    

Slack (MET) :             194.237ns  (required time - arrival time)
  Source:                 COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.890ns (17.612%)  route 4.163ns (82.388%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 198.640 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.642    -0.717    CLK
    SLICE_X16Y73         FDRE                                         r  COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  COUNT_reg[5]/Q
                         net (fo=3, routed)           1.284     1.086    COUNT_reg_n_0_[5]
    SLICE_X17Y75         LUT6 (Prop_lut6_I2_O)        0.124     1.210 f  COUNT[0]_i_8/O
                         net (fo=1, routed)           0.612     1.821    COUNT[0]_i_8_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.945 f  COUNT[0]_i_2/O
                         net (fo=2, routed)           0.818     2.763    COUNT[0]_i_2_n_0
    SLICE_X18Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.887 r  COUNT[31]_i_1/O
                         net (fo=32, routed)          1.450     4.337    COUNT[31]_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.472   198.640    CLK
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[20]/C
                         clock pessimism              0.588   199.227    
                         clock uncertainty           -0.130   199.098    
    SLICE_X16Y76         FDRE (Setup_fdre_C_R)       -0.524   198.574    COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                        198.574    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                194.237    

Slack (MET) :             194.551ns  (required time - arrival time)
  Source:                 COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.890ns (18.762%)  route 3.854ns (81.238%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 198.644 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.642    -0.717    CLK
    SLICE_X16Y73         FDRE                                         r  COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  COUNT_reg[5]/Q
                         net (fo=3, routed)           1.284     1.086    COUNT_reg_n_0_[5]
    SLICE_X17Y75         LUT6 (Prop_lut6_I2_O)        0.124     1.210 f  COUNT[0]_i_8/O
                         net (fo=1, routed)           0.612     1.821    COUNT[0]_i_8_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.945 f  COUNT[0]_i_2/O
                         net (fo=2, routed)           0.818     2.763    COUNT[0]_i_2_n_0
    SLICE_X18Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.887 r  COUNT[31]_i_1/O
                         net (fo=32, routed)          1.140     4.027    COUNT[31]_i_1_n_0
    SLICE_X16Y79         FDRE                                         r  COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476   198.644    CLK
    SLICE_X16Y79         FDRE                                         r  COUNT_reg[29]/C
                         clock pessimism              0.588   199.231    
                         clock uncertainty           -0.130   199.102    
    SLICE_X16Y79         FDRE (Setup_fdre_C_R)       -0.524   198.578    COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                        198.578    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                194.551    

Slack (MET) :             194.551ns  (required time - arrival time)
  Source:                 COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.890ns (18.762%)  route 3.854ns (81.238%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 198.644 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.642    -0.717    CLK
    SLICE_X16Y73         FDRE                                         r  COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  COUNT_reg[5]/Q
                         net (fo=3, routed)           1.284     1.086    COUNT_reg_n_0_[5]
    SLICE_X17Y75         LUT6 (Prop_lut6_I2_O)        0.124     1.210 f  COUNT[0]_i_8/O
                         net (fo=1, routed)           0.612     1.821    COUNT[0]_i_8_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.945 f  COUNT[0]_i_2/O
                         net (fo=2, routed)           0.818     2.763    COUNT[0]_i_2_n_0
    SLICE_X18Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.887 r  COUNT[31]_i_1/O
                         net (fo=32, routed)          1.140     4.027    COUNT[31]_i_1_n_0
    SLICE_X16Y79         FDRE                                         r  COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476   198.644    CLK
    SLICE_X16Y79         FDRE                                         r  COUNT_reg[30]/C
                         clock pessimism              0.588   199.231    
                         clock uncertainty           -0.130   199.102    
    SLICE_X16Y79         FDRE (Setup_fdre_C_R)       -0.524   198.578    COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                        198.578    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                194.551    

Slack (MET) :             194.551ns  (required time - arrival time)
  Source:                 COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.890ns (18.762%)  route 3.854ns (81.238%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 198.644 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.642    -0.717    CLK
    SLICE_X16Y73         FDRE                                         r  COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  COUNT_reg[5]/Q
                         net (fo=3, routed)           1.284     1.086    COUNT_reg_n_0_[5]
    SLICE_X17Y75         LUT6 (Prop_lut6_I2_O)        0.124     1.210 f  COUNT[0]_i_8/O
                         net (fo=1, routed)           0.612     1.821    COUNT[0]_i_8_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.945 f  COUNT[0]_i_2/O
                         net (fo=2, routed)           0.818     2.763    COUNT[0]_i_2_n_0
    SLICE_X18Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.887 r  COUNT[31]_i_1/O
                         net (fo=32, routed)          1.140     4.027    COUNT[31]_i_1_n_0
    SLICE_X16Y79         FDRE                                         r  COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476   198.644    CLK
    SLICE_X16Y79         FDRE                                         r  COUNT_reg[31]/C
                         clock pessimism              0.588   199.231    
                         clock uncertainty           -0.130   199.102    
    SLICE_X16Y79         FDRE (Setup_fdre_C_R)       -0.524   198.578    COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                        198.578    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                194.551    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.890ns (19.247%)  route 3.734ns (80.753%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 198.637 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.643    -0.716    CLK
    SLICE_X16Y77         FDRE                                         r  COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.198 f  COUNT_reg[24]/Q
                         net (fo=3, routed)           1.118     0.921    COUNT_reg_n_0_[24]
    SLICE_X17Y77         LUT6 (Prop_lut6_I0_O)        0.124     1.045 f  COUNT[0]_i_6/O
                         net (fo=1, routed)           0.797     1.842    COUNT[0]_i_6_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I3_O)        0.124     1.966 f  COUNT[0]_i_2/O
                         net (fo=2, routed)           0.818     2.784    COUNT[0]_i_2_n_0
    SLICE_X18Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.908 r  COUNT[31]_i_1/O
                         net (fo=32, routed)          1.001     3.908    COUNT[31]_i_1_n_0
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470   198.638    CLK
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[10]/C
                         clock pessimism              0.588   199.225    
                         clock uncertainty           -0.130   199.096    
    SLICE_X16Y74         FDRE (Setup_fdre_C_R)       -0.524   198.572    COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                        198.572    
                         arrival time                          -3.908    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.890ns (19.247%)  route 3.734ns (80.753%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 198.637 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.643    -0.716    CLK
    SLICE_X16Y77         FDRE                                         r  COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.198 f  COUNT_reg[24]/Q
                         net (fo=3, routed)           1.118     0.921    COUNT_reg_n_0_[24]
    SLICE_X17Y77         LUT6 (Prop_lut6_I0_O)        0.124     1.045 f  COUNT[0]_i_6/O
                         net (fo=1, routed)           0.797     1.842    COUNT[0]_i_6_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I3_O)        0.124     1.966 f  COUNT[0]_i_2/O
                         net (fo=2, routed)           0.818     2.784    COUNT[0]_i_2_n_0
    SLICE_X18Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.908 r  COUNT[31]_i_1/O
                         net (fo=32, routed)          1.001     3.908    COUNT[31]_i_1_n_0
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470   198.638    CLK
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[11]/C
                         clock pessimism              0.588   199.225    
                         clock uncertainty           -0.130   199.096    
    SLICE_X16Y74         FDRE (Setup_fdre_C_R)       -0.524   198.572    COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                        198.572    
                         arrival time                          -3.908    
  -------------------------------------------------------------------
                         slack                                194.663    

Slack (MET) :             194.663ns  (required time - arrival time)
  Source:                 COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.890ns (19.247%)  route 3.734ns (80.753%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 198.637 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.643    -0.716    CLK
    SLICE_X16Y77         FDRE                                         r  COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.198 f  COUNT_reg[24]/Q
                         net (fo=3, routed)           1.118     0.921    COUNT_reg_n_0_[24]
    SLICE_X17Y77         LUT6 (Prop_lut6_I0_O)        0.124     1.045 f  COUNT[0]_i_6/O
                         net (fo=1, routed)           0.797     1.842    COUNT[0]_i_6_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I3_O)        0.124     1.966 f  COUNT[0]_i_2/O
                         net (fo=2, routed)           0.818     2.784    COUNT[0]_i_2_n_0
    SLICE_X18Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.908 r  COUNT[31]_i_1/O
                         net (fo=32, routed)          1.001     3.908    COUNT[31]_i_1_n_0
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470   198.638    CLK
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[12]/C
                         clock pessimism              0.588   199.225    
                         clock uncertainty           -0.130   199.096    
    SLICE_X16Y74         FDRE (Setup_fdre_C_R)       -0.524   198.572    COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                        198.572    
                         arrival time                          -3.908    
  -------------------------------------------------------------------
                         slack                                194.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.365    CLK
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.201 r  COUNT_reg[11]/Q
                         net (fo=3, routed)           0.127    -0.074    COUNT_reg_n_0_[11]
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.036 r  COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.036    data0[11]
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.751    CLK
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[11]/C
                         clock pessimism              0.386    -0.365    
    SLICE_X16Y74         FDRE (Hold_fdre_C_D)         0.134    -0.231    COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.365    CLK
    SLICE_X16Y75         FDRE                                         r  COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.201 r  COUNT_reg[15]/Q
                         net (fo=3, routed)           0.127    -0.074    COUNT_reg_n_0_[15]
    SLICE_X16Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.036 r  COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.036    data0[15]
    SLICE_X16Y75         FDRE                                         r  COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.751    CLK
    SLICE_X16Y75         FDRE                                         r  COUNT_reg[15]/C
                         clock pessimism              0.386    -0.365    
    SLICE_X16Y75         FDRE (Hold_fdre_C_D)         0.134    -0.231    COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.362    CLK
    SLICE_X16Y78         FDRE                                         r  COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.198 r  COUNT_reg[27]/Q
                         net (fo=3, routed)           0.127    -0.071    COUNT_reg_n_0_[27]
    SLICE_X16Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.039 r  COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.039    data0[27]
    SLICE_X16Y78         FDRE                                         r  COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.816    -0.747    CLK
    SLICE_X16Y78         FDRE                                         r  COUNT_reg[27]/C
                         clock pessimism              0.385    -0.362    
    SLICE_X16Y78         FDRE (Hold_fdre_C_D)         0.134    -0.228    COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.550    -0.361    CLK
    SLICE_X16Y79         FDRE                                         r  COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.197 r  COUNT_reg[31]/Q
                         net (fo=3, routed)           0.127    -0.070    COUNT_reg_n_0_[31]
    SLICE_X16Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.040 r  COUNT_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.040    data0[31]
    SLICE_X16Y79         FDRE                                         r  COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.817    -0.746    CLK
    SLICE_X16Y79         FDRE                                         r  COUNT_reg[31]/C
                         clock pessimism              0.385    -0.361    
    SLICE_X16Y79         FDRE (Hold_fdre_C_D)         0.134    -0.227    COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.362    CLK
    SLICE_X16Y72         FDRE                                         r  COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.198 r  COUNT_reg[3]/Q
                         net (fo=3, routed)           0.127    -0.071    COUNT_reg_n_0_[3]
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.039 r  COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.039    data0[3]
    SLICE_X16Y72         FDRE                                         r  COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.748    CLK
    SLICE_X16Y72         FDRE                                         r  COUNT_reg[3]/C
                         clock pessimism              0.386    -0.362    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.134    -0.228    COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.364    CLK
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.200 r  COUNT_reg[19]/Q
                         net (fo=3, routed)           0.138    -0.062    COUNT_reg_n_0_[19]
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.048 r  COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.048    data0[19]
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.750    CLK
    SLICE_X16Y76         FDRE                                         r  COUNT_reg[19]/C
                         clock pessimism              0.386    -0.364    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.134    -0.230    COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.362    CLK
    SLICE_X16Y77         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.198 r  COUNT_reg[23]/Q
                         net (fo=3, routed)           0.139    -0.059    COUNT_reg_n_0_[23]
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.051 r  COUNT_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.051    data0[23]
    SLICE_X16Y77         FDRE                                         r  COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.748    CLK
    SLICE_X16Y77         FDRE                                         r  COUNT_reg[23]/C
                         clock pessimism              0.386    -0.362    
    SLICE_X16Y77         FDRE (Hold_fdre_C_D)         0.134    -0.228    COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.365    CLK
    SLICE_X17Y75         FDRE                                         r  COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.224 f  COUNT_reg[0]/Q
                         net (fo=4, routed)           0.193    -0.031    COUNT_reg_n_0_[0]
    SLICE_X17Y75         LUT2 (Prop_lut2_I1_O)        0.045     0.014 r  COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.014    COUNT[0]
    SLICE_X17Y75         FDRE                                         r  COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.751    CLK
    SLICE_X17Y75         FDRE                                         r  COUNT_reg[0]/C
                         clock pessimism              0.386    -0.365    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.091    -0.274    COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.365    CLK
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.201 r  COUNT_reg[11]/Q
                         net (fo=3, routed)           0.127    -0.074    COUNT_reg_n_0_[11]
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.072 r  COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.072    data0[12]
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.751    CLK
    SLICE_X16Y74         FDRE                                         r  COUNT_reg[12]/C
                         clock pessimism              0.386    -0.365    
    SLICE_X16Y74         FDRE (Hold_fdre_C_D)         0.134    -0.231    COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.365    CLK
    SLICE_X16Y75         FDRE                                         r  COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.201 r  COUNT_reg[15]/Q
                         net (fo=3, routed)           0.127    -0.074    COUNT_reg_n_0_[15]
    SLICE_X16Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.072 r  COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.072    data0[16]
    SLICE_X16Y75         FDRE                                         r  COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.751    CLK
    SLICE_X16Y75         FDRE                                         r  COUNT_reg[16]/C
                         clock pessimism              0.386    -0.365    
    SLICE_X16Y75         FDRE (Hold_fdre_C_D)         0.134    -0.231    COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock_and_adc_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y17   C1/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X17Y75     COUNT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X16Y74     COUNT_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X16Y74     COUNT_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X16Y74     COUNT_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X16Y75     COUNT_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X16Y75     COUNT_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X16Y75     COUNT_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X16Y75     COUNT_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y79     COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y79     COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y79     COUNT_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y76     COUNT_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y76     COUNT_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y76     COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y72     COUNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y76     COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y77     COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y77     COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X17Y75     COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X17Y75     COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y74     COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y74     COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y74     COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y74     COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y74     COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y74     COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y75     COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X16Y75     COUNT_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_and_adc_clk_wiz_0_0
  To Clock:  clkfbout_clock_and_adc_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_and_adc_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { C1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   C1/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_and_adc_clk_wiz_0_0
  To Clock:  clk_out2_clock_and_adc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 C1/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@200.000ns - clk_out1_clock_and_adc_clk_wiz_0_0 rise@190.000ns)
  Data Path Delay:        5.534ns  (logic 3.152ns (56.958%)  route 2.382ns (43.042%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 198.637 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 189.283 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L16                                               0.000   190.000 r  extclk (IN)
                         net (fo=0)                   0.000   190.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   191.491 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.776    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   185.780 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   187.540    C1/clk_wiz_0/inst/clk_out1_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   187.641 r  C1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.642   189.283    C1/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  C1/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214   190.497 f  C1/xadc_wiz_0/U0/DO[9]
                         net (fo=2, routed)           0.967   191.464    ADC_DRP_DO[9]
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.124   191.588 r  pwm_out_i_22/O
                         net (fo=1, routed)           0.000   191.588    pwm_out_i_22_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   192.138 r  pwm_out_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   192.138    pwm_out_reg_i_17_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   192.360 r  pwm_out_reg_i_15/O[0]
                         net (fo=1, routed)           0.803   193.163    pwm_out_reg_i_15_n_7
    SLICE_X15Y75         LUT6 (Prop_lut6_I2_O)        0.299   193.462 r  pwm_out_i_11/O
                         net (fo=1, routed)           0.000   193.462    pwm_out_i_11_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   193.863 r  pwm_out_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   193.863    pwm_out_reg_i_6_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   193.977 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   193.977    pwm_out_reg_i_2_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   194.205 r  pwm_out_reg_i_1/CO[2]
                         net (fo=1, routed)           0.612   194.817    p_0_in
    SLICE_X18Y75         FDSE                                         r  pwm_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    L16                                               0.000   200.000 r  extclk (IN)
                         net (fo=0)                   0.000   200.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   201.421 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.583    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105   195.478 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599   197.077    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.168 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470   198.638    CLK
    SLICE_X18Y75         FDSE                                         r  pwm_out_reg/C
                         clock pessimism              0.303   198.940    
                         clock uncertainty           -0.250   198.690    
    SLICE_X18Y75         FDSE (Setup_fdse_C_CE)      -0.394   198.296    pwm_out_reg
  -------------------------------------------------------------------
                         required time                        198.296    
                         arrival time                        -194.817    
  -------------------------------------------------------------------
                         slack                                  3.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 C1/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clock_and_adc_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_and_adc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_and_adc_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_and_adc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.557ns (49.815%)  route 0.561ns (50.185%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.849    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.418 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.936    C1/clk_wiz_0/inst/clk_out1_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.910 r  C1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.546    -0.365    C1/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  C1/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[3])
                                                      0.256    -0.109 r  C1/xadc_wiz_0/U0/DO[3]
                         net (fo=1, routed)           0.346     0.237    ADC_DRP_DO[3]
    SLICE_X15Y75         LUT5 (Prop_lut5_I1_O)        0.045     0.282 r  pwm_out_i_14/O
                         net (fo=1, routed)           0.000     0.282    pwm_out_i_14_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.434 r  pwm_out_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.434    pwm_out_reg_i_6_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.473 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.473    pwm_out_reg_i_2_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.538 r  pwm_out_reg_i_1/CO[2]
                         net (fo=1, routed)           0.215     0.753    p_0_in
    SLICE_X18Y75         FDSE                                         r  pwm_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_and_adc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  extclk (IN)
                         net (fo=0)                   0.000     0.000    C1/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  C1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    C1/clk_wiz_0/inst/clk_in1_clock_and_adc_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  C1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    C1/clk_wiz_0/inst/clk_out2_clock_and_adc_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  C1/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.751    CLK
    SLICE_X18Y75         FDSE                                         r  pwm_out_reg/C
                         clock pessimism              0.702    -0.049    
                         clock uncertainty            0.250     0.200    
    SLICE_X18Y75         FDSE (Hold_fdse_C_CE)       -0.104     0.096    pwm_out_reg
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.657    





