NDSummary.OnToolTipsLoaded("File:uvme-1.0/src/analysis/uvme_analysis_input.svh",{173:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">Keep checking fifo, if the fifo is not empty will send the transaction to next analysis\'s input.</div></div>",175:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype175\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;&quot;</span>,</td></tr><tr><td class=\"PType first\">uvm_component&nbsp;</td><td class=\"PName\">parent</td><td></td><td class=\"last\"></td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Constructor</div></div>",176:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype176\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> build_phase(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">uvm_phase&nbsp;</td><td class=\"PName last\">phase</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Standard uvm build_phase build driver and sequencer</div></div>",177:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div class=\"TTSummary\">Hooker to parent class.&nbsp; User should overwrite this function.</div></div>",178:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype178\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> link(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">this_output_type&nbsp;</td><td class=\"PName last\">neighbour_output</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Used to connect uvme_transaction_input to a uvme_transaction_output.&nbsp; Use egrep &quot;TRACE::CONNECT&quot; log to get link information</div></div>",179:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype179\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_label(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input <span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">unsigned</span>&nbsp;</td><td class=\"PName last\">label</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Used for input group, each group has a uniq index called label, Use this function to set the label.&nbsp; this function should be used when using `uvme_analysis_input_imp_with_label_decl</div></div>",180:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype180\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> this_imp_type get_imp()</div><div class=\"TTSummary\">This should only called by analysis output for connection</div></div>"});