
SOFWARE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3a8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000810  0800f588  0800f588  00010588  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd98  0800fd98  000111d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd98  0800fd98  00010d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fda0  0800fda0  000111d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fda0  0800fda0  00010da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fda4  0800fda4  00010da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800fda8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b08  200001d8  0800ff80  000111d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ce0  0800ff80  00011ce0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020706  00000000  00000000  00011208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b81  00000000  00000000  0003190e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b58  00000000  00000000  00036490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001524  00000000  00000000  00037fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023527  00000000  00000000  0003950c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002353f  00000000  00000000  0005ca33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4630  00000000  00000000  0007ff72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001545a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000086c8  00000000  00000000  001545e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0015ccb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f570 	.word	0x0800f570

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800f570 	.word	0x0800f570

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <ADXL343_I2C_Read>:
#include "cmsis_os.h"

TaskHandle_t TapDetected_task = NULL;

static uint8_t ADXL343_I2C_Read(ADXL343_InstanceDef_t *Instance, uint8_t reg, uint8_t *buf, uint16_t size)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af04      	add	r7, sp, #16
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	607a      	str	r2, [r7, #4]
 800103e:	461a      	mov	r2, r3
 8001040:	460b      	mov	r3, r1
 8001042:	72fb      	strb	r3, [r7, #11]
 8001044:	4613      	mov	r3, r2
 8001046:	813b      	strh	r3, [r7, #8]
	if (Instance == NULL || buf == NULL || size == 0)
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d005      	beq.n	800105a <ADXL343_I2C_Read+0x26>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d002      	beq.n	800105a <ADXL343_I2C_Read+0x26>
 8001054:	893b      	ldrh	r3, [r7, #8]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d101      	bne.n	800105e <ADXL343_I2C_Read+0x2a>
	{
		return 1;
 800105a:	2301      	movs	r3, #1
 800105c:	e014      	b.n	8001088 <ADXL343_I2C_Read+0x54>
	}
	if (HAL_I2C_Mem_Read(Instance->hi2c, ADXL343_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, buf, size, HAL_MAX_DELAY) != HAL_OK)
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6818      	ldr	r0, [r3, #0]
 8001062:	7afb      	ldrb	r3, [r7, #11]
 8001064:	b29a      	uxth	r2, r3
 8001066:	f04f 33ff 	mov.w	r3, #4294967295
 800106a:	9302      	str	r3, [sp, #8]
 800106c:	893b      	ldrh	r3, [r7, #8]
 800106e:	9301      	str	r3, [sp, #4]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2301      	movs	r3, #1
 8001076:	21a6      	movs	r1, #166	@ 0xa6
 8001078:	f003 f95a 	bl	8004330 <HAL_I2C_Mem_Read>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <ADXL343_I2C_Read+0x52>
	{
		return 1;
 8001082:	2301      	movs	r3, #1
 8001084:	e000      	b.n	8001088 <ADXL343_I2C_Read+0x54>
	}
	return 0;
 8001086:	2300      	movs	r3, #0
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <ADXL343_I2C_Write>:

static uint8_t ADXL343_I2C_Write(ADXL343_InstanceDef_t *Instance, uint8_t reg, uint8_t *buf, uint16_t size)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af04      	add	r7, sp, #16
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	607a      	str	r2, [r7, #4]
 800109a:	461a      	mov	r2, r3
 800109c:	460b      	mov	r3, r1
 800109e:	72fb      	strb	r3, [r7, #11]
 80010a0:	4613      	mov	r3, r2
 80010a2:	813b      	strh	r3, [r7, #8]
	if (Instance == NULL || buf == NULL || size == 0)
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d005      	beq.n	80010b6 <ADXL343_I2C_Write+0x26>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d002      	beq.n	80010b6 <ADXL343_I2C_Write+0x26>
 80010b0:	893b      	ldrh	r3, [r7, #8]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d101      	bne.n	80010ba <ADXL343_I2C_Write+0x2a>
	{
		return 1;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e014      	b.n	80010e4 <ADXL343_I2C_Write+0x54>
	}
	if (HAL_I2C_Mem_Write(Instance->hi2c, ADXL343_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, buf, size, HAL_MAX_DELAY) != HAL_OK)
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	6818      	ldr	r0, [r3, #0]
 80010be:	7afb      	ldrb	r3, [r7, #11]
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295
 80010c6:	9302      	str	r3, [sp, #8]
 80010c8:	893b      	ldrh	r3, [r7, #8]
 80010ca:	9301      	str	r3, [sp, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2301      	movs	r3, #1
 80010d2:	21a6      	movs	r1, #166	@ 0xa6
 80010d4:	f003 f818 	bl	8004108 <HAL_I2C_Mem_Write>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <ADXL343_I2C_Write+0x52>
	{
		return 1;
 80010de:	2301      	movs	r3, #1
 80010e0:	e000      	b.n	80010e4 <ADXL343_I2C_Write+0x54>
	}
	return 0;
 80010e2:	2300      	movs	r3, #0
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <ADXL343_Init>:


uint8_t ADXL343_Init(ADXL343_InstanceDef_t *Instance,I2C_HandleTypeDef *hi2c)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
	if (Instance == NULL )
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d104      	bne.n	8001106 <ADXL343_Init+0x1a>
	{
		printf("Erreur : Instance ou handle I2C est NULL.\r\n");
 80010fc:	4866      	ldr	r0, [pc, #408]	@ (8001298 <ADXL343_Init+0x1ac>)
 80010fe:	f00a fc51 	bl	800b9a4 <puts>
		return 1;
 8001102:	2301      	movs	r3, #1
 8001104:	e0c3      	b.n	800128e <ADXL343_Init+0x1a2>
	}
	Instance->hi2c = hi2c;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	683a      	ldr	r2, [r7, #0]
 800110a:	601a      	str	r2, [r3, #0]
	Instance->accX = 0;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f04f 0200 	mov.w	r2, #0
 8001112:	609a      	str	r2, [r3, #8]
	Instance->accY = 0;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	60da      	str	r2, [r3, #12]
	Instance->accZ = 0;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f04f 0200 	mov.w	r2, #0
 8001122:	611a      	str	r2, [r3, #16]
	uint8_t configData;
	uint8_t deviceID = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	73bb      	strb	r3, [r7, #14]
	if (ADXL343_I2C_Read(Instance, ADXL343_REG_DEVID, &deviceID, 1) != 0)
 8001128:	f107 020e 	add.w	r2, r7, #14
 800112c:	2301      	movs	r3, #1
 800112e:	2100      	movs	r1, #0
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f7ff ff7f 	bl	8001034 <ADXL343_I2C_Read>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d004      	beq.n	8001146 <ADXL343_Init+0x5a>
	{
		printf("Erreur : chec de la lecture de l'identifiant de l'appareil.\r\n");
 800113c:	4857      	ldr	r0, [pc, #348]	@ (800129c <ADXL343_Init+0x1b0>)
 800113e:	f00a fc31 	bl	800b9a4 <puts>
		return 1;
 8001142:	2301      	movs	r3, #1
 8001144:	e0a3      	b.n	800128e <ADXL343_Init+0x1a2>
	}

	if (deviceID != ADXL343_DEVID)
 8001146:	7bbb      	ldrb	r3, [r7, #14]
 8001148:	2be5      	cmp	r3, #229	@ 0xe5
 800114a:	d007      	beq.n	800115c <ADXL343_Init+0x70>
	{
		printf("Erreur : ID de l'appareil incorrect (attendu : 0x%X, lu : 0x%X).\r\n", ADXL343_DEVID, deviceID);
 800114c:	7bbb      	ldrb	r3, [r7, #14]
 800114e:	461a      	mov	r2, r3
 8001150:	21e5      	movs	r1, #229	@ 0xe5
 8001152:	4853      	ldr	r0, [pc, #332]	@ (80012a0 <ADXL343_Init+0x1b4>)
 8001154:	f00a fbbe 	bl	800b8d4 <iprintf>
		return 1;
 8001158:	2301      	movs	r3, #1
 800115a:	e098      	b.n	800128e <ADXL343_Init+0x1a2>
	}

	configData = 0x08;
 800115c:	2308      	movs	r3, #8
 800115e:	73fb      	strb	r3, [r7, #15]
	if (ADXL343_I2C_Write(Instance, ADXL343_REG_POWER_CTL, &configData, 1) != 0)
 8001160:	f107 020f 	add.w	r2, r7, #15
 8001164:	2301      	movs	r3, #1
 8001166:	212d      	movs	r1, #45	@ 0x2d
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff91 	bl	8001090 <ADXL343_I2C_Write>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d004      	beq.n	800117e <ADXL343_Init+0x92>
	{
		printf("Erreur : chec de la configuration de POWER_CTL.\r\n");
 8001174:	484b      	ldr	r0, [pc, #300]	@ (80012a4 <ADXL343_Init+0x1b8>)
 8001176:	f00a fc15 	bl	800b9a4 <puts>
		return 1;
 800117a:	2301      	movs	r3, #1
 800117c:	e087      	b.n	800128e <ADXL343_Init+0x1a2>
	}
	// Configuration du format des donnes
	configData = 0x0B; // Exemple de format : Full resolution, 16g
 800117e:	230b      	movs	r3, #11
 8001180:	73fb      	strb	r3, [r7, #15]
	if (ADXL343_I2C_Write(Instance, ADXL343_REG_DATA_FORMAT, &configData, 1) != 0)
 8001182:	f107 020f 	add.w	r2, r7, #15
 8001186:	2301      	movs	r3, #1
 8001188:	2131      	movs	r1, #49	@ 0x31
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff ff80 	bl	8001090 <ADXL343_I2C_Write>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d004      	beq.n	80011a0 <ADXL343_Init+0xb4>
	{
		printf("Erreur : chec de la configuration de DATA_FORMAT.\r\n");
 8001196:	4844      	ldr	r0, [pc, #272]	@ (80012a8 <ADXL343_Init+0x1bc>)
 8001198:	f00a fc04 	bl	800b9a4 <puts>
		return 1;
 800119c:	2301      	movs	r3, #1
 800119e:	e076      	b.n	800128e <ADXL343_Init+0x1a2>
	}

	ADXL343_SetOffset(Instance, 0,0, 0)	;
 80011a0:	2300      	movs	r3, #0
 80011a2:	2200      	movs	r2, #0
 80011a4:	2100      	movs	r1, #0
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f000 f890 	bl	80012cc <ADXL343_SetOffset>


	// Dsactivation des interruptions
	configData = 0x00;
 80011ac:	2300      	movs	r3, #0
 80011ae:	73fb      	strb	r3, [r7, #15]
	if (ADXL343_I2C_Write(Instance, ADXL343_REG_INT_ENABLE, &configData, 1) != 0)
 80011b0:	f107 020f 	add.w	r2, r7, #15
 80011b4:	2301      	movs	r3, #1
 80011b6:	212e      	movs	r1, #46	@ 0x2e
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f7ff ff69 	bl	8001090 <ADXL343_I2C_Write>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d004      	beq.n	80011ce <ADXL343_Init+0xe2>
	{
		printf("Erreur : chec de la dsactivation des interruptions.\r\n");
 80011c4:	4839      	ldr	r0, [pc, #228]	@ (80012ac <ADXL343_Init+0x1c0>)
 80011c6:	f00a fbed 	bl	800b9a4 <puts>
		return 1;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e05f      	b.n	800128e <ADXL343_Init+0x1a2>
	}
	// Configuration des seuils de tap
	if (ADXL343_SetTapThreshold(Instance,70) != 0)
 80011ce:	2146      	movs	r1, #70	@ 0x46
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f000 f89d 	bl	8001310 <ADXL343_SetTapThreshold>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d004      	beq.n	80011e6 <ADXL343_Init+0xfa>
	{
		printf("Erreur : chec de la configuration de THRESH_TAP.\r\n");
 80011dc:	4834      	ldr	r0, [pc, #208]	@ (80012b0 <ADXL343_Init+0x1c4>)
 80011de:	f00a fbe1 	bl	800b9a4 <puts>
		return 1;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e053      	b.n	800128e <ADXL343_Init+0x1a2>
	}
	// Configuration de la dure
	if (ADXL343_SetTapDuration(Instance, 90)!= 0)
 80011e6:	215a      	movs	r1, #90	@ 0x5a
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f000 f8a7 	bl	800133c <ADXL343_SetTapDuration>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d004      	beq.n	80011fe <ADXL343_Init+0x112>
	{
		printf("Erreur : chec de la configuration de DUR.\r\n");
 80011f4:	482f      	ldr	r0, [pc, #188]	@ (80012b4 <ADXL343_Init+0x1c8>)
 80011f6:	f00a fbd5 	bl	800b9a4 <puts>
		return 1;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e047      	b.n	800128e <ADXL343_Init+0x1a2>
	}

	// Configuration des axes de tap
	configData = 0x06; // Activer les axes X, Y
 80011fe:	2306      	movs	r3, #6
 8001200:	73fb      	strb	r3, [r7, #15]
	if (ADXL343_I2C_Write(Instance, ADXL343_REG_TAP_AXES, &configData, 1) != 0)
 8001202:	f107 020f 	add.w	r2, r7, #15
 8001206:	2301      	movs	r3, #1
 8001208:	212a      	movs	r1, #42	@ 0x2a
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7ff ff40 	bl	8001090 <ADXL343_I2C_Write>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d004      	beq.n	8001220 <ADXL343_Init+0x134>
	{
		printf("Erreur : chec de la configuration de TAP_AXES.\r\n");
 8001216:	4828      	ldr	r0, [pc, #160]	@ (80012b8 <ADXL343_Init+0x1cc>)
 8001218:	f00a fbc4 	bl	800b9a4 <puts>
		return 1;
 800121c:	2301      	movs	r3, #1
 800121e:	e036      	b.n	800128e <ADXL343_Init+0x1a2>
	}

	// Configuration de la frquence d'chantillonnage
	configData = RATE_200_HZ;
 8001220:	230b      	movs	r3, #11
 8001222:	73fb      	strb	r3, [r7, #15]
	if (ADXL343_I2C_Write(Instance, ADXL343_REG_BW_RATE, &configData, 1) != 0)
 8001224:	f107 020f 	add.w	r2, r7, #15
 8001228:	2301      	movs	r3, #1
 800122a:	212c      	movs	r1, #44	@ 0x2c
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff ff2f 	bl	8001090 <ADXL343_I2C_Write>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d004      	beq.n	8001242 <ADXL343_Init+0x156>
	{
		printf("Erreur : chec de la configuration de BW_RATE.\r\n");
 8001238:	4820      	ldr	r0, [pc, #128]	@ (80012bc <ADXL343_Init+0x1d0>)
 800123a:	f00a fbb3 	bl	800b9a4 <puts>
		return 1;
 800123e:	2301      	movs	r3, #1
 8001240:	e025      	b.n	800128e <ADXL343_Init+0x1a2>
	}

	// Configuration de la carte d'interruption
	configData = 0x40; // Exemple de configuration
 8001242:	2340      	movs	r3, #64	@ 0x40
 8001244:	73fb      	strb	r3, [r7, #15]
	if (ADXL343_I2C_Write(Instance, ADXL343_REG_INT_MAP, &configData, 1) != 0)
 8001246:	f107 020f 	add.w	r2, r7, #15
 800124a:	2301      	movs	r3, #1
 800124c:	212f      	movs	r1, #47	@ 0x2f
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f7ff ff1e 	bl	8001090 <ADXL343_I2C_Write>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d004      	beq.n	8001264 <ADXL343_Init+0x178>
	{
		printf("Erreur : chec de la configuration de INT_MAP.\r\n");
 800125a:	4819      	ldr	r0, [pc, #100]	@ (80012c0 <ADXL343_Init+0x1d4>)
 800125c:	f00a fba2 	bl	800b9a4 <puts>
		return 1;
 8001260:	2301      	movs	r3, #1
 8001262:	e014      	b.n	800128e <ADXL343_Init+0x1a2>
	}

	// Activation des interruptions
	configData = 0x40; // Exemple pour activer les interruptions
 8001264:	2340      	movs	r3, #64	@ 0x40
 8001266:	73fb      	strb	r3, [r7, #15]
	if (ADXL343_I2C_Write(Instance, ADXL343_REG_INT_ENABLE, &configData, 1) != 0)
 8001268:	f107 020f 	add.w	r2, r7, #15
 800126c:	2301      	movs	r3, #1
 800126e:	212e      	movs	r1, #46	@ 0x2e
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff ff0d 	bl	8001090 <ADXL343_I2C_Write>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d004      	beq.n	8001286 <ADXL343_Init+0x19a>
	{
		printf("Erreur : chec de l'activation des interruptions.\r\n");
 800127c:	4811      	ldr	r0, [pc, #68]	@ (80012c4 <ADXL343_Init+0x1d8>)
 800127e:	f00a fb91 	bl	800b9a4 <puts>
		return 1;
 8001282:	2301      	movs	r3, #1
 8001284:	e003      	b.n	800128e <ADXL343_Init+0x1a2>
	}

	printf("Initialisation de l'ADXL343 russie.\r\n");
 8001286:	4810      	ldr	r0, [pc, #64]	@ (80012c8 <ADXL343_Init+0x1dc>)
 8001288:	f00a fb8c 	bl	800b9a4 <puts>
	return 0;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	0800f588 	.word	0x0800f588
 800129c:	0800f5b4 	.word	0x0800f5b4
 80012a0:	0800f5f4 	.word	0x0800f5f4
 80012a4:	0800f638 	.word	0x0800f638
 80012a8:	0800f66c 	.word	0x0800f66c
 80012ac:	0800f6a4 	.word	0x0800f6a4
 80012b0:	0800f6e0 	.word	0x0800f6e0
 80012b4:	0800f714 	.word	0x0800f714
 80012b8:	0800f744 	.word	0x0800f744
 80012bc:	0800f778 	.word	0x0800f778
 80012c0:	0800f7ac 	.word	0x0800f7ac
 80012c4:	0800f7e0 	.word	0x0800f7e0
 80012c8:	0800f814 	.word	0x0800f814

080012cc <ADXL343_SetOffset>:

uint8_t ADXL343_SetOffset(ADXL343_InstanceDef_t *Instance, uint8_t ofsX, uint8_t ofsY, uint8_t ofsZ)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	4608      	mov	r0, r1
 80012d6:	4611      	mov	r1, r2
 80012d8:	461a      	mov	r2, r3
 80012da:	4603      	mov	r3, r0
 80012dc:	70fb      	strb	r3, [r7, #3]
 80012de:	460b      	mov	r3, r1
 80012e0:	70bb      	strb	r3, [r7, #2]
 80012e2:	4613      	mov	r3, r2
 80012e4:	707b      	strb	r3, [r7, #1]
	uint8_t offsetData[3];
	offsetData[0] = ofsX;
 80012e6:	78fb      	ldrb	r3, [r7, #3]
 80012e8:	733b      	strb	r3, [r7, #12]
	offsetData[1] = ofsY;
 80012ea:	78bb      	ldrb	r3, [r7, #2]
 80012ec:	737b      	strb	r3, [r7, #13]

	if (ADXL343_I2C_Write(Instance, ADXL343_REG_OFSX, offsetData, 3) != 0)
 80012ee:	f107 020c 	add.w	r2, r7, #12
 80012f2:	2303      	movs	r3, #3
 80012f4:	211e      	movs	r1, #30
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff feca 	bl	8001090 <ADXL343_I2C_Write>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <ADXL343_SetOffset+0x3a>
	{
		return 1;
 8001302:	2301      	movs	r3, #1
 8001304:	e000      	b.n	8001308 <ADXL343_SetOffset+0x3c>
	}
	return 0;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3710      	adds	r7, #16
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <ADXL343_SetTapThreshold>:

	return 0;
}

uint8_t ADXL343_SetTapThreshold(ADXL343_InstanceDef_t *Instance, uint8_t threshold)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	460b      	mov	r3, r1
 800131a:	70fb      	strb	r3, [r7, #3]
	if (ADXL343_I2C_Write(Instance, ADXL343_REG_THRESH_TAP, &threshold, 1) != 0)
 800131c:	1cfa      	adds	r2, r7, #3
 800131e:	2301      	movs	r3, #1
 8001320:	211d      	movs	r1, #29
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff feb4 	bl	8001090 <ADXL343_I2C_Write>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <ADXL343_SetTapThreshold+0x22>
	{
		return 1;
 800132e:	2301      	movs	r3, #1
 8001330:	e000      	b.n	8001334 <ADXL343_SetTapThreshold+0x24>
	}
	return 0;
 8001332:	2300      	movs	r3, #0
}
 8001334:	4618      	mov	r0, r3
 8001336:	3708      	adds	r7, #8
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <ADXL343_SetTapDuration>:

uint8_t ADXL343_SetTapDuration(ADXL343_InstanceDef_t *Instance, uint8_t duration)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	460b      	mov	r3, r1
 8001346:	70fb      	strb	r3, [r7, #3]
	if (ADXL343_I2C_Write(Instance, ADXL343_REG_DUR, &duration, 1) != 0)
 8001348:	1cfa      	adds	r2, r7, #3
 800134a:	2301      	movs	r3, #1
 800134c:	2121      	movs	r1, #33	@ 0x21
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff fe9e 	bl	8001090 <ADXL343_I2C_Write>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <ADXL343_SetTapDuration+0x22>
	{
		return 1;
 800135a:	2301      	movs	r3, #1
 800135c:	e000      	b.n	8001360 <ADXL343_SetTapDuration+0x24>
	}
	return 0;
 800135e:	2300      	movs	r3, #0
}
 8001360:	4618      	mov	r0, r3
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <Moteur_init>:
#include <stdlib.h>

#define PI 3.14159

void Moteur_init(Moteur_HandleTypeDef* moteur, TIM_HandleTypeDef* timer, uint32_t channel)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
    moteur->pwm_timer = timer;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	601a      	str	r2, [r3, #0]
    moteur->channel = channel;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	605a      	str	r2, [r3, #4]
    moteur->direction = MOTEUR_STOP;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2253      	movs	r2, #83	@ 0x53
 8001384:	721a      	strb	r2, [r3, #8]
    moteur->vitesse = 0;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2200      	movs	r2, #0
 800138a:	60da      	str	r2, [r3, #12]
}
 800138c:	bf00      	nop
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <Moteur_setSpeed>:

void Moteur_setSpeed(Moteur_HandleTypeDef* moteur, int speed)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
    int vitesse = (int)(speed *8500 / 290);
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	f242 1234 	movw	r2, #8500	@ 0x2134
 80013a8:	fb02 f303 	mul.w	r3, r2, r3
 80013ac:	4a56      	ldr	r2, [pc, #344]	@ (8001508 <Moteur_setSpeed+0x170>)
 80013ae:	fb82 1203 	smull	r1, r2, r2, r3
 80013b2:	441a      	add	r2, r3
 80013b4:	1212      	asrs	r2, r2, #8
 80013b6:	17db      	asrs	r3, r3, #31
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	60fb      	str	r3, [r7, #12]
    moteur->vitesse = speed;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	60da      	str	r2, [r3, #12]

    if (speed >= 0)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	db3b      	blt.n	8001440 <Moteur_setSpeed+0xa8>
    {
        Moteur_setDirection(moteur, MOTEUR_AVANCER);
 80013c8:	2141      	movs	r1, #65	@ 0x41
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f000 f89e 	bl	800150c <Moteur_setDirection>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, vitesse);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d105      	bne.n	80013e4 <Moteur_setSpeed+0x4c>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	635a      	str	r2, [r3, #52]	@ 0x34
    else
    {
        Moteur_setDirection(moteur, MOTEUR_RECULER);
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 8500-abs(vitesse));
    }
}
 80013e2:	e08d      	b.n	8001500 <Moteur_setSpeed+0x168>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, vitesse);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	2b04      	cmp	r3, #4
 80013ea:	d105      	bne.n	80013f8 <Moteur_setSpeed+0x60>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	6393      	str	r3, [r2, #56]	@ 0x38
 80013f6:	e083      	b.n	8001500 <Moteur_setSpeed+0x168>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	2b08      	cmp	r3, #8
 80013fe:	d105      	bne.n	800140c <Moteur_setSpeed+0x74>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800140a:	e079      	b.n	8001500 <Moteur_setSpeed+0x168>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	2b0c      	cmp	r3, #12
 8001412:	d105      	bne.n	8001420 <Moteur_setSpeed+0x88>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	6413      	str	r3, [r2, #64]	@ 0x40
 800141e:	e06f      	b.n	8001500 <Moteur_setSpeed+0x168>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	2b10      	cmp	r3, #16
 8001426:	d105      	bne.n	8001434 <Moteur_setSpeed+0x9c>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	6493      	str	r3, [r2, #72]	@ 0x48
 8001432:	e065      	b.n	8001500 <Moteur_setSpeed+0x168>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800143e:	e05f      	b.n	8001500 <Moteur_setSpeed+0x168>
        Moteur_setDirection(moteur, MOTEUR_RECULER);
 8001440:	2152      	movs	r1, #82	@ 0x52
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 f862 	bl	800150c <Moteur_setDirection>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 8500-abs(vitesse));
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d10b      	bne.n	8001468 <Moteur_setSpeed+0xd0>
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	bfb8      	it	lt
 8001456:	425b      	neglt	r3, r3
 8001458:	f5c3 5304 	rsb	r3, r3, #8448	@ 0x2100
 800145c:	3334      	adds	r3, #52	@ 0x34
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	6812      	ldr	r2, [r2, #0]
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8001466:	e04b      	b.n	8001500 <Moteur_setSpeed+0x168>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 8500-abs(vitesse));
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	2b04      	cmp	r3, #4
 800146e:	d10b      	bne.n	8001488 <Moteur_setSpeed+0xf0>
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	2b00      	cmp	r3, #0
 8001474:	bfb8      	it	lt
 8001476:	425b      	neglt	r3, r3
 8001478:	f5c3 5304 	rsb	r3, r3, #8448	@ 0x2100
 800147c:	3334      	adds	r3, #52	@ 0x34
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	6812      	ldr	r2, [r2, #0]
 8001482:	6812      	ldr	r2, [r2, #0]
 8001484:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001486:	e03b      	b.n	8001500 <Moteur_setSpeed+0x168>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 8500-abs(vitesse));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	2b08      	cmp	r3, #8
 800148e:	d10b      	bne.n	80014a8 <Moteur_setSpeed+0x110>
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	2b00      	cmp	r3, #0
 8001494:	bfb8      	it	lt
 8001496:	425b      	neglt	r3, r3
 8001498:	f5c3 5304 	rsb	r3, r3, #8448	@ 0x2100
 800149c:	3334      	adds	r3, #52	@ 0x34
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	6812      	ldr	r2, [r2, #0]
 80014a2:	6812      	ldr	r2, [r2, #0]
 80014a4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80014a6:	e02b      	b.n	8001500 <Moteur_setSpeed+0x168>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 8500-abs(vitesse));
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	2b0c      	cmp	r3, #12
 80014ae:	d10b      	bne.n	80014c8 <Moteur_setSpeed+0x130>
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	bfb8      	it	lt
 80014b6:	425b      	neglt	r3, r3
 80014b8:	f5c3 5304 	rsb	r3, r3, #8448	@ 0x2100
 80014bc:	3334      	adds	r3, #52	@ 0x34
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	6812      	ldr	r2, [r2, #0]
 80014c2:	6812      	ldr	r2, [r2, #0]
 80014c4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80014c6:	e01b      	b.n	8001500 <Moteur_setSpeed+0x168>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 8500-abs(vitesse));
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	2b10      	cmp	r3, #16
 80014ce:	d10b      	bne.n	80014e8 <Moteur_setSpeed+0x150>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	bfb8      	it	lt
 80014d6:	425b      	neglt	r3, r3
 80014d8:	f5c3 5304 	rsb	r3, r3, #8448	@ 0x2100
 80014dc:	3334      	adds	r3, #52	@ 0x34
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	6812      	ldr	r2, [r2, #0]
 80014e4:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80014e6:	e00b      	b.n	8001500 <Moteur_setSpeed+0x168>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 8500-abs(vitesse));
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	bfb8      	it	lt
 80014ee:	425b      	neglt	r3, r3
 80014f0:	f5c3 5304 	rsb	r3, r3, #8448	@ 0x2100
 80014f4:	3334      	adds	r3, #52	@ 0x34
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	6812      	ldr	r2, [r2, #0]
 80014fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80014fe:	e7ff      	b.n	8001500 <Moteur_setSpeed+0x168>
 8001500:	bf00      	nop
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	e1fc780f 	.word	0xe1fc780f

0800150c <Moteur_setDirection>:

void Moteur_setDirection(Moteur_HandleTypeDef* moteur, char direction)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	460b      	mov	r3, r1
 8001516:	70fb      	strb	r3, [r7, #3]
    moteur->direction = direction;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	78fa      	ldrb	r2, [r7, #3]
 800151c:	721a      	strb	r2, [r3, #8]

    switch (direction)
 800151e:	78fb      	ldrb	r3, [r7, #3]
 8001520:	2b41      	cmp	r3, #65	@ 0x41
 8001522:	d002      	beq.n	800152a <Moteur_setDirection+0x1e>
 8001524:	2b52      	cmp	r3, #82	@ 0x52
 8001526:	d011      	beq.n	800154c <Moteur_setDirection+0x40>
 8001528:	e021      	b.n	800156e <Moteur_setDirection+0x62>
    {
        case MOTEUR_AVANCER:
            HAL_TIM_PWM_Start(moteur->pwm_timer, moteur->channel);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	4619      	mov	r1, r3
 8001534:	4610      	mov	r0, r2
 8001536:	f004 fc93 	bl	8005e60 <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Stop(moteur->pwm_timer, moteur->channel);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	4619      	mov	r1, r3
 8001544:	4610      	mov	r0, r2
 8001546:	f005 ff55 	bl	80073f4 <HAL_TIMEx_PWMN_Stop>
            break;
 800154a:	e021      	b.n	8001590 <Moteur_setDirection+0x84>

        case MOTEUR_RECULER:
            HAL_TIMEx_PWMN_Start(moteur->pwm_timer, moteur->channel);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	4619      	mov	r1, r3
 8001556:	4610      	mov	r0, r2
 8001558:	f005 fe98 	bl	800728c <HAL_TIMEx_PWMN_Start>
            HAL_TIM_PWM_Stop(moteur->pwm_timer, moteur->channel);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	4619      	mov	r1, r3
 8001566:	4610      	mov	r0, r2
 8001568:	f004 fd7a 	bl	8006060 <HAL_TIM_PWM_Stop>
            break;
 800156c:	e010      	b.n	8001590 <Moteur_setDirection+0x84>

        case MOTEUR_STOP:
        default:
            HAL_TIM_PWM_Stop(moteur->pwm_timer, moteur->channel);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	4619      	mov	r1, r3
 8001578:	4610      	mov	r0, r2
 800157a:	f004 fd71 	bl	8006060 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Stop(moteur->pwm_timer, moteur->channel);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	4619      	mov	r1, r3
 8001588:	4610      	mov	r0, r2
 800158a:	f005 ff33 	bl	80073f4 <HAL_TIMEx_PWMN_Stop>
            break;
 800158e:	bf00      	nop
    }
}
 8001590:	bf00      	nop
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <Moteur_start>:

void Moteur_start(Moteur_HandleTypeDef* moteur)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
    Moteur_setDirection(moteur, MOTEUR_AVANCER);
 80015a0:	2141      	movs	r1, #65	@ 0x41
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff ffb2 	bl	800150c <Moteur_setDirection>
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <Moteur_stop>:

void Moteur_stop(Moteur_HandleTypeDef* moteur)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
    Moteur_setDirection(moteur, MOTEUR_STOP);
 80015b8:	2153      	movs	r1, #83	@ 0x53
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ffa6 	bl	800150c <Moteur_setDirection>
}
 80015c0:	bf00      	nop
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <Moteur_recule>:
void Moteur_recule(Moteur_HandleTypeDef* moteur)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
    Moteur_setDirection(moteur,MOTEUR_RECULER);
 80015d0:	2152      	movs	r1, #82	@ 0x52
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ff9a 	bl	800150c <Moteur_setDirection>
}
 80015d8:	bf00      	nop
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <Robot_Start>:
void Robot_Start(h_Robot* robot)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	Moteur_start(robot->moteur_droite) ;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	695b      	ldr	r3, [r3, #20]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff ffd3 	bl	8001598 <Moteur_start>
	Moteur_start(robot->moteur_gauche) ;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff ffce 	bl	8001598 <Moteur_start>
	robot->direction = 'A' ;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2241      	movs	r2, #65	@ 0x41
 8001600:	701a      	strb	r2, [r3, #0]
}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <Robot_Stop>:
void Robot_Stop(h_Robot* robot)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
	Moteur_stop(robot->moteur_droite) ;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff ffca 	bl	80015b0 <Moteur_stop>
	Moteur_stop(robot->moteur_droite) ;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	695b      	ldr	r3, [r3, #20]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff ffc5 	bl	80015b0 <Moteur_stop>
	robot->direction = 'S' ;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2253      	movs	r2, #83	@ 0x53
 800162a:	701a      	strb	r2, [r3, #0]
}
 800162c:	bf00      	nop
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <Robot_Recule>:
void Robot_Recule(h_Robot* robot)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	Moteur_recule(robot->moteur_droite) ;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff ffc1 	bl	80015c8 <Moteur_recule>
	Moteur_recule(robot->moteur_droite) ;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff ffbc 	bl	80015c8 <Moteur_recule>
	robot->direction = 'R' ;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2252      	movs	r2, #82	@ 0x52
 8001654:	701a      	strb	r2, [r3, #0]
}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <Robot_Init>:

void Robot_Init(h_Robot* robot ,Moteur_HandleTypeDef* moteurD,Moteur_HandleTypeDef* moteurG )
{
 800165e:	b480      	push	{r7}
 8001660:	b085      	sub	sp, #20
 8001662:	af00      	add	r7, sp, #0
 8001664:	60f8      	str	r0, [r7, #12]
 8001666:	60b9      	str	r1, [r7, #8]
 8001668:	607a      	str	r2, [r7, #4]
	robot->moteur_droite = moteurD ;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	68ba      	ldr	r2, [r7, #8]
 800166e:	615a      	str	r2, [r3, #20]
	robot->moteur_gauche = moteurG ;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	619a      	str	r2, [r3, #24]
	robot->omega = 0 ;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	f04f 0200 	mov.w	r2, #0
 800167c:	609a      	str	r2, [r3, #8]
	robot->theta =0 ;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
	robot->vitesse = 0 ;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	605a      	str	r2, [r3, #4]
	robot->mode = 0 ; // 0 : mode chat et 1 : mode souris
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2200      	movs	r2, #0
 8001692:	741a      	strb	r2, [r3, #16]
	robot->direction = 'S' ;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2253      	movs	r2, #83	@ 0x53
 8001698:	701a      	strb	r2, [r3, #0]

}
 800169a:	bf00      	nop
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <Robot_setAngle>:

void Robot_setAngle(h_Robot* robot, float angle)
{
 80016a8:	b5b0      	push	{r4, r5, r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	ed87 0a00 	vstr	s0, [r7]
    //  Rotation pour atteindre l'angle spcifi
	angle = angle*(2*PI/360) ;
 80016b4:	6838      	ldr	r0, [r7, #0]
 80016b6:	f7fe ff6f 	bl	8000598 <__aeabi_f2d>
 80016ba:	a382      	add	r3, pc, #520	@ (adr r3, 80018c4 <Robot_setAngle+0x21c>)
 80016bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c0:	f7fe ffc2 	bl	8000648 <__aeabi_dmul>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f7ff fab4 	bl	8000c38 <__aeabi_d2f>
 80016d0:	4603      	mov	r3, r0
 80016d2:	603b      	str	r3, [r7, #0]
    robot->omega = (2.0 / Ts) * (angle - robot->theta) + robot->omega;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	edd3 7a03 	vldr	s15, [r3, #12]
 80016da:	ed97 7a00 	vldr	s14, [r7]
 80016de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016e2:	ee17 0a90 	vmov	r0, s15
 80016e6:	f7fe ff57 	bl	8000598 <__aeabi_f2d>
 80016ea:	f04f 0200 	mov.w	r2, #0
 80016ee:	4b72      	ldr	r3, [pc, #456]	@ (80018b8 <Robot_setAngle+0x210>)
 80016f0:	f7fe ffaa 	bl	8000648 <__aeabi_dmul>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4614      	mov	r4, r2
 80016fa:	461d      	mov	r5, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	4618      	mov	r0, r3
 8001702:	f7fe ff49 	bl	8000598 <__aeabi_f2d>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	4620      	mov	r0, r4
 800170c:	4629      	mov	r1, r5
 800170e:	f7fe fde5 	bl	80002dc <__adddf3>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	f7ff fa8d 	bl	8000c38 <__aeabi_d2f>
 800171e:	4602      	mov	r2, r0
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	609a      	str	r2, [r3, #8]
    robot->moteur_droite->vitesse =robot->vitesse + robot->omega * L / 2.0;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe ff35 	bl	8000598 <__aeabi_f2d>
 800172e:	4604      	mov	r4, r0
 8001730:	460d      	mov	r5, r1
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe ff2e 	bl	8000598 <__aeabi_f2d>
 800173c:	a35c      	add	r3, pc, #368	@ (adr r3, 80018b0 <Robot_setAngle+0x208>)
 800173e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001742:	f7fe ff81 	bl	8000648 <__aeabi_dmul>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4610      	mov	r0, r2
 800174c:	4619      	mov	r1, r3
 800174e:	f04f 0200 	mov.w	r2, #0
 8001752:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001756:	f7ff f8a1 	bl	800089c <__aeabi_ddiv>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4620      	mov	r0, r4
 8001760:	4629      	mov	r1, r5
 8001762:	f7fe fdbb 	bl	80002dc <__adddf3>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	695c      	ldr	r4, [r3, #20]
 8001772:	f7ff fa19 	bl	8000ba8 <__aeabi_d2iz>
 8001776:	4603      	mov	r3, r0
 8001778:	60e3      	str	r3, [r4, #12]
    robot->moteur_gauche->vitesse = robot->vitesse - robot->omega * L / 2.0;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	4618      	mov	r0, r3
 8001780:	f7fe ff0a 	bl	8000598 <__aeabi_f2d>
 8001784:	4604      	mov	r4, r0
 8001786:	460d      	mov	r5, r1
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe ff03 	bl	8000598 <__aeabi_f2d>
 8001792:	a347      	add	r3, pc, #284	@ (adr r3, 80018b0 <Robot_setAngle+0x208>)
 8001794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001798:	f7fe ff56 	bl	8000648 <__aeabi_dmul>
 800179c:	4602      	mov	r2, r0
 800179e:	460b      	mov	r3, r1
 80017a0:	4610      	mov	r0, r2
 80017a2:	4619      	mov	r1, r3
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80017ac:	f7ff f876 	bl	800089c <__aeabi_ddiv>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4620      	mov	r0, r4
 80017b6:	4629      	mov	r1, r5
 80017b8:	f7fe fd8e 	bl	80002d8 <__aeabi_dsub>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	4610      	mov	r0, r2
 80017c2:	4619      	mov	r1, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	699c      	ldr	r4, [r3, #24]
 80017c8:	f7ff f9ee 	bl	8000ba8 <__aeabi_d2iz>
 80017cc:	4603      	mov	r3, r0
 80017ce:	60e3      	str	r3, [r4, #12]

    // Limiter les vitesses des moteurs pendant la rotation
    if (robot->moteur_droite->vitesse > 290) robot->moteur_droite->vitesse = 290;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	f5b3 7f91 	cmp.w	r3, #290	@ 0x122
 80017da:	dd04      	ble.n	80017e6 <Robot_setAngle+0x13e>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	695b      	ldr	r3, [r3, #20]
 80017e0:	f44f 7291 	mov.w	r2, #290	@ 0x122
 80017e4:	60da      	str	r2, [r3, #12]
    if (robot->moteur_droite->vitesse < -290) robot->moteur_droite->vitesse = -290;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	f513 7f91 	cmn.w	r3, #290	@ 0x122
 80017f0:	da03      	bge.n	80017fa <Robot_setAngle+0x152>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	695b      	ldr	r3, [r3, #20]
 80017f6:	4a31      	ldr	r2, [pc, #196]	@ (80018bc <Robot_setAngle+0x214>)
 80017f8:	60da      	str	r2, [r3, #12]
    if (robot->moteur_gauche->vitesse > 290) robot->moteur_gauche->vitesse = 290;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	f5b3 7f91 	cmp.w	r3, #290	@ 0x122
 8001804:	dd04      	ble.n	8001810 <Robot_setAngle+0x168>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800180e:	60da      	str	r2, [r3, #12]
    if (robot->moteur_gauche->vitesse < -290) robot->moteur_gauche->vitesse = -290;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	f513 7f91 	cmn.w	r3, #290	@ 0x122
 800181a:	da03      	bge.n	8001824 <Robot_setAngle+0x17c>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	4a26      	ldr	r2, [pc, #152]	@ (80018bc <Robot_setAngle+0x214>)
 8001822:	60da      	str	r2, [r3, #12]

    // Appliquer les vitesses des moteurs pour la rotation
    Moteur_setSpeed(robot->moteur_droite, (int)robot->moteur_droite->vitesse);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	695a      	ldr	r2, [r3, #20]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	695b      	ldr	r3, [r3, #20]
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	4619      	mov	r1, r3
 8001830:	4610      	mov	r0, r2
 8001832:	f7ff fdb1 	bl	8001398 <Moteur_setSpeed>
    Moteur_setSpeed(robot->moteur_gauche, (int)robot->moteur_gauche->vitesse);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	699a      	ldr	r2, [r3, #24]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	4619      	mov	r1, r3
 8001842:	4610      	mov	r0, r2
 8001844:	f7ff fda8 	bl	8001398 <Moteur_setSpeed>

    // Attendre que l'angle soit atteint
    HAL_Delay(1);
 8001848:	2001      	movs	r0, #1
 800184a:	f001 fdc1 	bl	80033d0 <HAL_Delay>

    // Mettre  jour l'angle courant
    robot->theta = angle;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	683a      	ldr	r2, [r7, #0]
 8001852:	60da      	str	r2, [r3, #12]

    //  Avancer en ligne droite
    // Appliquer les vitesses des moteurs pour avancer
    Moteur_setSpeed(robot->moteur_droite, 120);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	695b      	ldr	r3, [r3, #20]
 8001858:	2178      	movs	r1, #120	@ 0x78
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fd9c 	bl	8001398 <Moteur_setSpeed>
    Moteur_setSpeed(robot->moteur_gauche, 80);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	2150      	movs	r1, #80	@ 0x50
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff fd96 	bl	8001398 <Moteur_setSpeed>
    robot->omega = 0;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
    robot->vitesse = (robot->moteur_gauche->vitesse + robot->moteur_droite->vitesse )*0.5 ;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	68da      	ldr	r2, [r3, #12]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	4413      	add	r3, r2
 8001882:	4618      	mov	r0, r3
 8001884:	f7fe fe76 	bl	8000574 <__aeabi_i2d>
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	4b0c      	ldr	r3, [pc, #48]	@ (80018c0 <Robot_setAngle+0x218>)
 800188e:	f7fe fedb 	bl	8000648 <__aeabi_dmul>
 8001892:	4602      	mov	r2, r0
 8001894:	460b      	mov	r3, r1
 8001896:	4610      	mov	r0, r2
 8001898:	4619      	mov	r1, r3
 800189a:	f7ff f9cd 	bl	8000c38 <__aeabi_d2f>
 800189e:	4602      	mov	r2, r0
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	605a      	str	r2, [r3, #4]
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bdb0      	pop	{r4, r5, r7, pc}
 80018ac:	f3af 8000 	nop.w
 80018b0:	10624dd3 	.word	0x10624dd3
 80018b4:	3fc43958 	.word	0x3fc43958
 80018b8:	40690000 	.word	0x40690000
 80018bc:	fffffede 	.word	0xfffffede
 80018c0:	3fe00000 	.word	0x3fe00000
 80018c4:	a50de270 	.word	0xa50de270
 80018c8:	3f91df45 	.word	0x3f91df45

080018cc <Moustache_Init>:
// Prototypes des tches
static void CB_OUT1_Task(void *pvParameters);
static void CB_OUT2_Task(void *pvParameters);

// Initialisation
void Moustache_Init(void) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af02      	add	r7, sp, #8
    // Cration des tches
    xTaskCreate(CB_OUT1_Task, "CB_OUT1_Task", 128, NULL, 5, &cb_out1_task_handle);
 80018d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001900 <Moustache_Init+0x34>)
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	2305      	movs	r3, #5
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	2300      	movs	r3, #0
 80018dc:	2280      	movs	r2, #128	@ 0x80
 80018de:	4909      	ldr	r1, [pc, #36]	@ (8001904 <Moustache_Init+0x38>)
 80018e0:	4809      	ldr	r0, [pc, #36]	@ (8001908 <Moustache_Init+0x3c>)
 80018e2:	f007 fd29 	bl	8009338 <xTaskCreate>
    xTaskCreate(CB_OUT2_Task, "CB_OUT2_Task", 128, NULL, 5, &cb_out2_task_handle);
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <Moustache_Init+0x40>)
 80018e8:	9301      	str	r3, [sp, #4]
 80018ea:	2305      	movs	r3, #5
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	2300      	movs	r3, #0
 80018f0:	2280      	movs	r2, #128	@ 0x80
 80018f2:	4907      	ldr	r1, [pc, #28]	@ (8001910 <Moustache_Init+0x44>)
 80018f4:	4807      	ldr	r0, [pc, #28]	@ (8001914 <Moustache_Init+0x48>)
 80018f6:	f007 fd1f 	bl	8009338 <xTaskCreate>
}
 80018fa:	bf00      	nop
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	200001f4 	.word	0x200001f4
 8001904:	0800f83c 	.word	0x0800f83c
 8001908:	080019ed 	.word	0x080019ed
 800190c:	200001f8 	.word	0x200001f8
 8001910:	0800f84c 	.word	0x0800f84c
 8001914:	08001a21 	.word	0x08001a21

08001918 <Moustache_HandleInterrupt>:

// Gestion des interruptions GPIO
void Moustache_HandleInterrupt(uint16_t GPIO_Pin) {
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af02      	add	r7, sp, #8
 800191e:	4603      	mov	r3, r0
 8001920:	80fb      	strh	r3, [r7, #6]
    BaseType_t higherPriorityTaskWoken = pdFALSE;
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]

    if (GPIO_Pin == CB_OUT1_Pin) {
 8001926:	88fb      	ldrh	r3, [r7, #6]
 8001928:	2b04      	cmp	r3, #4
 800192a:	d117      	bne.n	800195c <Moustache_HandleInterrupt+0x44>
        if (exclusive_task == 0 || exclusive_task == 1) {
 800192c:	4b20      	ldr	r3, [pc, #128]	@ (80019b0 <Moustache_HandleInterrupt+0x98>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	b2db      	uxtb	r3, r3
 8001932:	2b00      	cmp	r3, #0
 8001934:	d004      	beq.n	8001940 <Moustache_HandleInterrupt+0x28>
 8001936:	4b1e      	ldr	r3, [pc, #120]	@ (80019b0 <Moustache_HandleInterrupt+0x98>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b01      	cmp	r3, #1
 800193e:	d127      	bne.n	8001990 <Moustache_HandleInterrupt+0x78>
            // Activer CB_OUT1
            exclusive_task = 1; // Marquer CB_OUT1 comme exclusif
 8001940:	4b1b      	ldr	r3, [pc, #108]	@ (80019b0 <Moustache_HandleInterrupt+0x98>)
 8001942:	2201      	movs	r2, #1
 8001944:	701a      	strb	r2, [r3, #0]
            xTaskNotifyFromISR(cb_out1_task_handle, 0x01, eSetBits, &higherPriorityTaskWoken);
 8001946:	4b1b      	ldr	r3, [pc, #108]	@ (80019b4 <Moustache_HandleInterrupt+0x9c>)
 8001948:	6818      	ldr	r0, [r3, #0]
 800194a:	f107 030c 	add.w	r3, r7, #12
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	2300      	movs	r3, #0
 8001952:	2201      	movs	r2, #1
 8001954:	2101      	movs	r1, #1
 8001956:	f008 fa73 	bl	8009e40 <xTaskGenericNotifyFromISR>
 800195a:	e019      	b.n	8001990 <Moustache_HandleInterrupt+0x78>
        }
    } else if (GPIO_Pin == CB_OUT2_Pin) {
 800195c:	88fb      	ldrh	r3, [r7, #6]
 800195e:	2b08      	cmp	r3, #8
 8001960:	d116      	bne.n	8001990 <Moustache_HandleInterrupt+0x78>
        if (exclusive_task == 0 || exclusive_task == 2) {
 8001962:	4b13      	ldr	r3, [pc, #76]	@ (80019b0 <Moustache_HandleInterrupt+0x98>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	2b00      	cmp	r3, #0
 800196a:	d004      	beq.n	8001976 <Moustache_HandleInterrupt+0x5e>
 800196c:	4b10      	ldr	r3, [pc, #64]	@ (80019b0 <Moustache_HandleInterrupt+0x98>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	2b02      	cmp	r3, #2
 8001974:	d10c      	bne.n	8001990 <Moustache_HandleInterrupt+0x78>
            // Activer CB_OUT2
            exclusive_task = 2; // Marquer CB_OUT2 comme exclusif
 8001976:	4b0e      	ldr	r3, [pc, #56]	@ (80019b0 <Moustache_HandleInterrupt+0x98>)
 8001978:	2202      	movs	r2, #2
 800197a:	701a      	strb	r2, [r3, #0]
            xTaskNotifyFromISR(cb_out2_task_handle, 0x01, eSetBits, &higherPriorityTaskWoken);
 800197c:	4b0e      	ldr	r3, [pc, #56]	@ (80019b8 <Moustache_HandleInterrupt+0xa0>)
 800197e:	6818      	ldr	r0, [r3, #0]
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	9300      	str	r3, [sp, #0]
 8001986:	2300      	movs	r3, #0
 8001988:	2201      	movs	r2, #1
 800198a:	2101      	movs	r1, #1
 800198c:	f008 fa58 	bl	8009e40 <xTaskGenericNotifyFromISR>
        }
    }

    // Passer  une tche de priorit plus leve si ncessaire
    portYIELD_FROM_ISR(higherPriorityTaskWoken);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d007      	beq.n	80019a6 <Moustache_HandleInterrupt+0x8e>
 8001996:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <Moustache_HandleInterrupt+0xa4>)
 8001998:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	f3bf 8f4f 	dsb	sy
 80019a2:	f3bf 8f6f 	isb	sy
}
 80019a6:	bf00      	nop
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200001fc 	.word	0x200001fc
 80019b4:	200001f4 	.word	0x200001f4
 80019b8:	200001f8 	.word	0x200001f8
 80019bc:	e000ed04 	.word	0xe000ed04

080019c0 <Bord>:

static void Bord(void ) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
	if (robot.direction == 'A') {
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <Bord+0x28>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b41      	cmp	r3, #65	@ 0x41
 80019ca:	d103      	bne.n	80019d4 <Bord+0x14>
		Robot_Recule(&robot);
 80019cc:	4806      	ldr	r0, [pc, #24]	@ (80019e8 <Bord+0x28>)
 80019ce:	f7ff fe31 	bl	8001634 <Robot_Recule>
	} else if (robot.direction == 'R') {
		Robot_Start(&robot);
	}
}
 80019d2:	e006      	b.n	80019e2 <Bord+0x22>
	} else if (robot.direction == 'R') {
 80019d4:	4b04      	ldr	r3, [pc, #16]	@ (80019e8 <Bord+0x28>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b52      	cmp	r3, #82	@ 0x52
 80019da:	d102      	bne.n	80019e2 <Bord+0x22>
		Robot_Start(&robot);
 80019dc:	4802      	ldr	r0, [pc, #8]	@ (80019e8 <Bord+0x28>)
 80019de:	f7ff fdff 	bl	80015e0 <Robot_Start>
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000ff0 	.word	0x20000ff0

080019ec <CB_OUT1_Task>:
// Tches pour traiter les interruptions
static void CB_OUT1_Task(void *pvParameters)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
    uint32_t notificationValue = 0;
 80019f4:	2300      	movs	r3, #0
 80019f6:	60fb      	str	r3, [r7, #12]
    for (;;) {
        // Attend une notification
        if (xTaskNotifyWait(0, 0xFFFFFFFF, &notificationValue, portMAX_DELAY) == pdTRUE) {
 80019f8:	f107 020c 	add.w	r2, r7, #12
 80019fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001a00:	f04f 31ff 	mov.w	r1, #4294967295
 8001a04:	2000      	movs	r0, #0
 8001a06:	f008 f909 	bl	8009c1c <xTaskNotifyWait>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d1f3      	bne.n	80019f8 <CB_OUT1_Task+0xc>
            // Action pour CB_OUT1
            //printf("CB_OUT1 Detected\r\n");
            //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0); // Exemple d'action
        	Bord();
 8001a10:	f7ff ffd6 	bl	80019c0 <Bord>
            // Simule une tche longue
            //vTaskDelay(pdMS_TO_TICKS(1000));

            // Rinitialiser l'tat pour permettre de dtecter CB_OUT1 ou CB_OUT2  nouveau
            exclusive_task = 0;
 8001a14:	4b01      	ldr	r3, [pc, #4]	@ (8001a1c <CB_OUT1_Task+0x30>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	701a      	strb	r2, [r3, #0]
        if (xTaskNotifyWait(0, 0xFFFFFFFF, &notificationValue, portMAX_DELAY) == pdTRUE) {
 8001a1a:	e7ed      	b.n	80019f8 <CB_OUT1_Task+0xc>
 8001a1c:	200001fc 	.word	0x200001fc

08001a20 <CB_OUT2_Task>:
        }
    }
}

static void CB_OUT2_Task(void *pvParameters) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
    uint32_t notificationValue = 0;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60fb      	str	r3, [r7, #12]
    for (;;) {
        // Attend une notification
        if (xTaskNotifyWait(0, 0xFFFFFFFF, &notificationValue, portMAX_DELAY) == pdTRUE) {
 8001a2c:	f107 020c 	add.w	r2, r7, #12
 8001a30:	f04f 33ff 	mov.w	r3, #4294967295
 8001a34:	f04f 31ff 	mov.w	r1, #4294967295
 8001a38:	2000      	movs	r0, #0
 8001a3a:	f008 f8ef 	bl	8009c1c <xTaskNotifyWait>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d1f3      	bne.n	8001a2c <CB_OUT2_Task+0xc>
            // Action pour CB_OUT2
            //printf("CB_OUT2 Detected\r\n");
           // HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1); // Exemple d'action
        	Bord();
 8001a44:	f7ff ffbc 	bl	80019c0 <Bord>
            // Simule une tche longue
            //vTaskDelay(pdMS_TO_TICKS(1000));

            // Rinitialiser l'tat pour permettre de dtecter CB_OUT1 ou CB_OUT2  nouveau
            exclusive_task = 0;
 8001a48:	4b01      	ldr	r3, [pc, #4]	@ (8001a50 <CB_OUT2_Task+0x30>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
        if (xTaskNotifyWait(0, 0xFFFFFFFF, &notificationValue, portMAX_DELAY) == pdTRUE) {
 8001a4e:	e7ed      	b.n	8001a2c <CB_OUT2_Task+0xc>
 8001a50:	200001fc 	.word	0x200001fc

08001a54 <LIDAR_Init>:

uint8_t flagDMA=0;
uint8_t flagStart = 0 ;

void LIDAR_Init(h_LIDAR_t *h_LIDAR, UART_HandleTypeDef *huart)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
	h_LIDAR->huart = huart;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	f8c3 2b60 	str.w	r2, [r3, #2912]	@ 0xb60
	h_LIDAR->info.start_sign=0xA55A ;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f24a 525a 	movw	r2, #42330	@ 0xa55a
 8001a6c:	f8a3 2b40 	strh.w	r2, [r3, #2880]	@ 0xb40
	h_LIDAR->processing.PH =0x55AA;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f245 52aa 	movw	r2, #21930	@ 0x55aa
 8001a76:	f8a3 2d58 	strh.w	r2, [r3, #3416]	@ 0xd58
	h_LIDAR->point[250].Angle=25;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f203 73d4 	addw	r3, r3, #2004	@ 0x7d4
 8001a80:	4a08      	ldr	r2, [pc, #32]	@ (8001aa4 <LIDAR_Init+0x50>)
 8001a82:	601a      	str	r2, [r3, #0]
	h_LIDAR->point[250].Distance=25;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001a8a:	4a06      	ldr	r2, [pc, #24]	@ (8001aa4 <LIDAR_Init+0x50>)
 8001a8c:	601a      	str	r2, [r3, #0]
	h_LIDAR->processing.idx = 0;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	f883 2d62 	strb.w	r2, [r3, #3426]	@ 0xd62

}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	41c80000 	.word	0x41c80000

08001aa8 <calculAngle>:

static float calculAngle(h_LIDAR_t *h_LIDAR,float Distance )
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b088      	sub	sp, #32
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	ed87 0a00 	vstr	s0, [r7]
	float Angle_FSA = ((h_LIDAR->processing.FSA) >> 1) / 64.0;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f8b3 3d5c 	ldrh.w	r3, [r3, #3420]	@ 0xd5c
 8001aba:	085b      	lsrs	r3, r3, #1
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7fe fd58 	bl	8000574 <__aeabi_i2d>
 8001ac4:	f04f 0200 	mov.w	r2, #0
 8001ac8:	4b4f      	ldr	r3, [pc, #316]	@ (8001c08 <calculAngle+0x160>)
 8001aca:	f7fe fee7 	bl	800089c <__aeabi_ddiv>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	4610      	mov	r0, r2
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	f7ff f8af 	bl	8000c38 <__aeabi_d2f>
 8001ada:	4603      	mov	r3, r0
 8001adc:	61bb      	str	r3, [r7, #24]
	float Angle_LSA = ((h_LIDAR->processing.LSA) >> 1) / 64.0;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f8b3 3d5e 	ldrh.w	r3, [r3, #3422]	@ 0xd5e
 8001ae4:	085b      	lsrs	r3, r3, #1
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fd43 	bl	8000574 <__aeabi_i2d>
 8001aee:	f04f 0200 	mov.w	r2, #0
 8001af2:	4b45      	ldr	r3, [pc, #276]	@ (8001c08 <calculAngle+0x160>)
 8001af4:	f7fe fed2 	bl	800089c <__aeabi_ddiv>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	4610      	mov	r0, r2
 8001afe:	4619      	mov	r1, r3
 8001b00:	f7ff f89a 	bl	8000c38 <__aeabi_d2f>
 8001b04:	4603      	mov	r3, r0
 8001b06:	617b      	str	r3, [r7, #20]
	float Angle = (Angle_LSA - Angle_FSA) * (h_LIDAR->processing.idx - 1)/(float)(h_LIDAR->processing.LSN-1) + Angle_FSA;
 8001b08:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f893 3d62 	ldrb.w	r3, [r3, #3426]	@ 0xd62
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	ee07 3a90 	vmov	s15, r3
 8001b20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b24:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f893 3d5b 	ldrb.w	r3, [r3, #3419]	@ 0xd5b
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	ee07 3a90 	vmov	s15, r3
 8001b34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b3c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b44:	edc7 7a04 	vstr	s15, [r7, #16]
	float Angle_Correc = 0;
 8001b48:	f04f 0300 	mov.w	r3, #0
 8001b4c:	61fb      	str	r3, [r7, #28]
	if (Distance != 0)
 8001b4e:	edd7 7a00 	vldr	s15, [r7]
 8001b52:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b5a:	d042      	beq.n	8001be2 <calculAngle+0x13a>
	{
		float numerator = 21.8 * (155.3 - Distance);
 8001b5c:	6838      	ldr	r0, [r7, #0]
 8001b5e:	f7fe fd1b 	bl	8000598 <__aeabi_f2d>
 8001b62:	4602      	mov	r2, r0
 8001b64:	460b      	mov	r3, r1
 8001b66:	a124      	add	r1, pc, #144	@ (adr r1, 8001bf8 <calculAngle+0x150>)
 8001b68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b6c:	f7fe fbb4 	bl	80002d8 <__aeabi_dsub>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	a321      	add	r3, pc, #132	@ (adr r3, 8001c00 <calculAngle+0x158>)
 8001b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7e:	f7fe fd63 	bl	8000648 <__aeabi_dmul>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4610      	mov	r0, r2
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f7ff f855 	bl	8000c38 <__aeabi_d2f>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	60fb      	str	r3, [r7, #12]
		float denominator = 155.3 * Distance;
 8001b92:	6838      	ldr	r0, [r7, #0]
 8001b94:	f7fe fd00 	bl	8000598 <__aeabi_f2d>
 8001b98:	a317      	add	r3, pc, #92	@ (adr r3, 8001bf8 <calculAngle+0x150>)
 8001b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9e:	f7fe fd53 	bl	8000648 <__aeabi_dmul>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	4610      	mov	r0, r2
 8001ba8:	4619      	mov	r1, r3
 8001baa:	f7ff f845 	bl	8000c38 <__aeabi_d2f>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	60bb      	str	r3, [r7, #8]
		Angle_Correc = atan(numerator / denominator);
 8001bb2:	ed97 7a03 	vldr	s14, [r7, #12]
 8001bb6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bba:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001bbe:	ee16 0a90 	vmov	r0, s13
 8001bc2:	f7fe fce9 	bl	8000598 <__aeabi_f2d>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	ec43 2b10 	vmov	d0, r2, r3
 8001bce:	f00d fb2f 	bl	800f230 <atan>
 8001bd2:	ec53 2b10 	vmov	r2, r3, d0
 8001bd6:	4610      	mov	r0, r2
 8001bd8:	4619      	mov	r1, r3
 8001bda:	f7ff f82d 	bl	8000c38 <__aeabi_d2f>
 8001bde:	4603      	mov	r3, r0
 8001be0:	61fb      	str	r3, [r7, #28]
	}
	return Angle + Angle_Correc ;
 8001be2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001be6:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bea:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001bee:	eeb0 0a67 	vmov.f32	s0, s15
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	9999999a 	.word	0x9999999a
 8001bfc:	40636999 	.word	0x40636999
 8001c00:	cccccccd 	.word	0xcccccccd
 8001c04:	4035cccc 	.word	0x4035cccc
 8001c08:	40500000 	.word	0x40500000

08001c0c <LIDAR_start>:

HAL_StatusTypeDef LIDAR_start(h_LIDAR_t *h_LIDAR)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
	printf("hello \n");
 8001c14:	4809      	ldr	r0, [pc, #36]	@ (8001c3c <LIDAR_start+0x30>)
 8001c16:	f009 fec5 	bl	800b9a4 <puts>
	return HAL_UART_Receive_DMA(h_LIDAR->huart, h_LIDAR->data_buff, DATA_BUFF_SIZE);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f8d3 0b60 	ldr.w	r0, [r3, #2912]	@ 0xb60
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 8001c26:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	f005 fe98 	bl	8007960 <HAL_UART_Receive_DMA>
 8001c30:	4603      	mov	r3, r0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	0800f85c 	.word	0x0800f85c

08001c40 <process>:

void process(h_LIDAR_t *h_LIDAR, uint16_t start, uint16_t end)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b088      	sub	sp, #32
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	807b      	strh	r3, [r7, #2]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	803b      	strh	r3, [r7, #0]
    for (uint16_t i = start; i < end;)
 8001c50:	887b      	ldrh	r3, [r7, #2]
 8001c52:	83fb      	strh	r3, [r7, #30]
 8001c54:	e0d2      	b.n	8001dfc <process+0x1bc>
    {
        // Lecture de l'en-tte (header)
        uint16_t header = (h_LIDAR->data_buff[i] << 8) | h_LIDAR->data_buff[i + 1];
 8001c56:	8bfb      	ldrh	r3, [r7, #30]
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	f893 3b64 	ldrb.w	r3, [r3, #2916]	@ 0xb64
 8001c60:	021b      	lsls	r3, r3, #8
 8001c62:	b21a      	sxth	r2, r3
 8001c64:	8bfb      	ldrh	r3, [r7, #30]
 8001c66:	3301      	adds	r3, #1
 8001c68:	6879      	ldr	r1, [r7, #4]
 8001c6a:	440b      	add	r3, r1
 8001c6c:	f893 3b64 	ldrb.w	r3, [r3, #2916]	@ 0xb64
 8001c70:	b21b      	sxth	r3, r3
 8001c72:	4313      	orrs	r3, r2
 8001c74:	b21b      	sxth	r3, r3
 8001c76:	837b      	strh	r3, [r7, #26]

        if (header == h_LIDAR->info.start_sign)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f8b3 3b40 	ldrh.w	r3, [r3, #2880]	@ 0xb40
 8001c7e:	8b7a      	ldrh	r2, [r7, #26]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d103      	bne.n	8001c8c <process+0x4c>
        {
            i += 25; // Ignorer 27 octets pour ce type de header
 8001c84:	8bfb      	ldrh	r3, [r7, #30]
 8001c86:	3319      	adds	r3, #25
 8001c88:	83fb      	strh	r3, [r7, #30]
 8001c8a:	e0b7      	b.n	8001dfc <process+0x1bc>
        }
        else if (header == h_LIDAR->processing.PH)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f8b3 3d58 	ldrh.w	r3, [r3, #3416]	@ 0xd58
 8001c92:	8b7a      	ldrh	r2, [r7, #26]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	f040 80ae 	bne.w	8001df6 <process+0x1b6>
        {
            // Dbut du traitement
            h_LIDAR->processing.CT = h_LIDAR->data_buff[i + 2];
 8001c9a:	8bfb      	ldrh	r3, [r7, #30]
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	f893 2b64 	ldrb.w	r2, [r3, #2916]	@ 0xb64
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f883 2d5a 	strb.w	r2, [r3, #3418]	@ 0xd5a
            h_LIDAR->processing.LSN = h_LIDAR->data_buff[i + 3];
 8001cac:	8bfb      	ldrh	r3, [r7, #30]
 8001cae:	3303      	adds	r3, #3
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	f893 2b64 	ldrb.w	r2, [r3, #2916]	@ 0xb64
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f883 2d5b 	strb.w	r2, [r3, #3419]	@ 0xd5b
            h_LIDAR->processing.FSA = (h_LIDAR->data_buff[i + 5] << 8) | h_LIDAR->data_buff[i + 4];
 8001cbe:	8bfb      	ldrh	r3, [r7, #30]
 8001cc0:	3305      	adds	r3, #5
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	f893 3b64 	ldrb.w	r3, [r3, #2916]	@ 0xb64
 8001cca:	021b      	lsls	r3, r3, #8
 8001ccc:	b21a      	sxth	r2, r3
 8001cce:	8bfb      	ldrh	r3, [r7, #30]
 8001cd0:	3304      	adds	r3, #4
 8001cd2:	6879      	ldr	r1, [r7, #4]
 8001cd4:	440b      	add	r3, r1
 8001cd6:	f893 3b64 	ldrb.w	r3, [r3, #2916]	@ 0xb64
 8001cda:	b21b      	sxth	r3, r3
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	b21b      	sxth	r3, r3
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f8a3 2d5c 	strh.w	r2, [r3, #3420]	@ 0xd5c
            h_LIDAR->processing.LSA = (h_LIDAR->data_buff[i + 7] << 8) | h_LIDAR->data_buff[i + 6];
 8001ce8:	8bfb      	ldrh	r3, [r7, #30]
 8001cea:	3307      	adds	r3, #7
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	4413      	add	r3, r2
 8001cf0:	f893 3b64 	ldrb.w	r3, [r3, #2916]	@ 0xb64
 8001cf4:	021b      	lsls	r3, r3, #8
 8001cf6:	b21a      	sxth	r2, r3
 8001cf8:	8bfb      	ldrh	r3, [r7, #30]
 8001cfa:	3306      	adds	r3, #6
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	440b      	add	r3, r1
 8001d00:	f893 3b64 	ldrb.w	r3, [r3, #2916]	@ 0xb64
 8001d04:	b21b      	sxth	r3, r3
 8001d06:	4313      	orrs	r3, r2
 8001d08:	b21b      	sxth	r3, r3
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f8a3 2d5e 	strh.w	r2, [r3, #3422]	@ 0xd5e
            h_LIDAR->processing.CS = (h_LIDAR->data_buff[i + 9] << 8) | h_LIDAR->data_buff[i + 8];
 8001d12:	8bfb      	ldrh	r3, [r7, #30]
 8001d14:	3309      	adds	r3, #9
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	4413      	add	r3, r2
 8001d1a:	f893 3b64 	ldrb.w	r3, [r3, #2916]	@ 0xb64
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	b21a      	sxth	r2, r3
 8001d22:	8bfb      	ldrh	r3, [r7, #30]
 8001d24:	3308      	adds	r3, #8
 8001d26:	6879      	ldr	r1, [r7, #4]
 8001d28:	440b      	add	r3, r1
 8001d2a:	f893 3b64 	ldrb.w	r3, [r3, #2916]	@ 0xb64
 8001d2e:	b21b      	sxth	r3, r3
 8001d30:	4313      	orrs	r3, r2
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	b29a      	uxth	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f8a3 2d60 	strh.w	r2, [r3, #3424]	@ 0xd60
            i += 10;
 8001d3c:	8bfb      	ldrh	r3, [r7, #30]
 8001d3e:	330a      	adds	r3, #10
 8001d40:	83fb      	strh	r3, [r7, #30]

            // Initialisation de l'indice
            h_LIDAR->processing.idx = 1;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2201      	movs	r2, #1
 8001d46:	f883 2d62 	strb.w	r2, [r3, #3426]	@ 0xd62

            // Traitement des points
            uint16_t index;
            float Distance, Angle;

            for (uint16_t j = 0; j < h_LIDAR->processing.LSN; ++j)
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	83bb      	strh	r3, [r7, #28]
 8001d4e:	e04a      	b.n	8001de6 <process+0x1a6>
            {
                // Lecture des distances
                Distance = ((h_LIDAR->data_buff[i + 1] << 8) | h_LIDAR->data_buff[i]) / 4.0f;
 8001d50:	8bfb      	ldrh	r3, [r7, #30]
 8001d52:	3301      	adds	r3, #1
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	4413      	add	r3, r2
 8001d58:	f893 3b64 	ldrb.w	r3, [r3, #2916]	@ 0xb64
 8001d5c:	021b      	lsls	r3, r3, #8
 8001d5e:	8bfa      	ldrh	r2, [r7, #30]
 8001d60:	6879      	ldr	r1, [r7, #4]
 8001d62:	440a      	add	r2, r1
 8001d64:	f892 2b64 	ldrb.w	r2, [r2, #2916]	@ 0xb64
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	ee07 3a90 	vmov	s15, r3
 8001d6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d72:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001d76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d7a:	edc7 7a05 	vstr	s15, [r7, #20]

                // Calcul des angles avec `idx`
                Angle = calculAngle(h_LIDAR, Distance);
 8001d7e:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7ff fe90 	bl	8001aa8 <calculAngle>
 8001d88:	ed87 0a04 	vstr	s0, [r7, #16]
                index = (uint16_t)(Angle) % 360;
 8001d8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d94:	ee17 3a90 	vmov	r3, s15
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	08da      	lsrs	r2, r3, #3
 8001d9c:	491c      	ldr	r1, [pc, #112]	@ (8001e10 <process+0x1d0>)
 8001d9e:	fba1 1202 	umull	r1, r2, r1, r2
 8001da2:	0892      	lsrs	r2, r2, #2
 8001da4:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001da8:	fb01 f202 	mul.w	r2, r1, r2
 8001dac:	1a9b      	subs	r3, r3, r2
 8001dae:	81fb      	strh	r3, [r7, #14]

                // Mise  jour des donnes des points
                h_LIDAR->point[index].Distance = Distance;
 8001db0:	89fb      	ldrh	r3, [r7, #14]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	4413      	add	r3, r2
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	601a      	str	r2, [r3, #0]
                h_LIDAR->point[index].Angle = Angle;
 8001dbc:	89fb      	ldrh	r3, [r7, #14]
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	00db      	lsls	r3, r3, #3
 8001dc2:	4413      	add	r3, r2
 8001dc4:	3304      	adds	r3, #4
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	601a      	str	r2, [r3, #0]

                // Avancer dans le buffer
                i += 2;
 8001dca:	8bfb      	ldrh	r3, [r7, #30]
 8001dcc:	3302      	adds	r3, #2
 8001dce:	83fb      	strh	r3, [r7, #30]

                // Mise  jour de l'indice
                h_LIDAR->processing.idx++;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f893 3d62 	ldrb.w	r3, [r3, #3426]	@ 0xd62
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f883 2d62 	strb.w	r2, [r3, #3426]	@ 0xd62
            for (uint16_t j = 0; j < h_LIDAR->processing.LSN; ++j)
 8001de0:	8bbb      	ldrh	r3, [r7, #28]
 8001de2:	3301      	adds	r3, #1
 8001de4:	83bb      	strh	r3, [r7, #28]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 3d5b 	ldrb.w	r3, [r3, #3419]	@ 0xd5b
 8001dec:	461a      	mov	r2, r3
 8001dee:	8bbb      	ldrh	r3, [r7, #28]
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d3ad      	bcc.n	8001d50 <process+0x110>
 8001df4:	e002      	b.n	8001dfc <process+0x1bc>
            }
        }
        else
        {
            i++; // Si aucun des cas ne correspond, passer au prochain octet
 8001df6:	8bfb      	ldrh	r3, [r7, #30]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	83fb      	strh	r3, [r7, #30]
    for (uint16_t i = start; i < end;)
 8001dfc:	8bfa      	ldrh	r2, [r7, #30]
 8001dfe:	883b      	ldrh	r3, [r7, #0]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	f4ff af28 	bcc.w	8001c56 <process+0x16>
        }
    }
}
 8001e06:	bf00      	nop
 8001e08:	bf00      	nop
 8001e0a:	3720      	adds	r7, #32
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	16c16c17 	.word	0x16c16c17

08001e14 <LIDAR_process_frame>:


void LIDAR_process_frame(h_LIDAR_t *LIDAR)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	if(flagDMA==1)
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e50 <LIDAR_process_frame+0x3c>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d104      	bne.n	8001e2e <LIDAR_process_frame+0x1a>
	{
		process(LIDAR, 0, DATA_BUFF_SIZE/2) ;
 8001e24:	22fa      	movs	r2, #250	@ 0xfa
 8001e26:	2100      	movs	r1, #0
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f7ff ff09 	bl	8001c40 <process>
	}
	if (flagDMA==2)
 8001e2e:	4b08      	ldr	r3, [pc, #32]	@ (8001e50 <LIDAR_process_frame+0x3c>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d108      	bne.n	8001e48 <LIDAR_process_frame+0x34>
	{
		process(LIDAR, DATA_BUFF_SIZE/2,DATA_BUFF_SIZE) ;
 8001e36:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001e3a:	21fa      	movs	r1, #250	@ 0xfa
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff feff 	bl	8001c40 <process>
		flagDMA = 0 ;
 8001e42:	4b03      	ldr	r3, [pc, #12]	@ (8001e50 <LIDAR_process_frame+0x3c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	701a      	strb	r2, [r3, #0]
	}
}
 8001e48:	bf00      	nop
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	200001fd 	.word	0x200001fd

08001e54 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001e54:	b5b0      	push	{r4, r5, r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001e5a:	4b09      	ldr	r3, [pc, #36]	@ (8001e80 <MX_FREERTOS_Init+0x2c>)
 8001e5c:	1d3c      	adds	r4, r7, #4
 8001e5e:	461d      	mov	r5, r3
 8001e60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e64:	682b      	ldr	r3, [r5, #0]
 8001e66:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f007 f974 	bl	800915a <osThreadCreate>
 8001e72:	4603      	mov	r3, r0
 8001e74:	4a03      	ldr	r2, [pc, #12]	@ (8001e84 <MX_FREERTOS_Init+0x30>)
 8001e76:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001e78:	bf00      	nop
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bdb0      	pop	{r4, r5, r7, pc}
 8001e80:	0800f870 	.word	0x0800f870
 8001e84:	20000200 	.word	0x20000200

08001e88 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001e90:	2001      	movs	r0, #1
 8001e92:	f007 f989 	bl	80091a8 <osDelay>
 8001e96:	e7fb      	b.n	8001e90 <StartDefaultTask+0x8>

08001e98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e9e:	4b12      	ldr	r3, [pc, #72]	@ (8001ee8 <MX_DMA_Init+0x50>)
 8001ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ea2:	4a11      	ldr	r2, [pc, #68]	@ (8001ee8 <MX_DMA_Init+0x50>)
 8001ea4:	f043 0304 	orr.w	r3, r3, #4
 8001ea8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ee8 <MX_DMA_Init+0x50>)
 8001eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001eae:	f003 0304 	and.w	r3, r3, #4
 8001eb2:	607b      	str	r3, [r7, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee8 <MX_DMA_Init+0x50>)
 8001eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001eba:	4a0b      	ldr	r2, [pc, #44]	@ (8001ee8 <MX_DMA_Init+0x50>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ec2:	4b09      	ldr	r3, [pc, #36]	@ (8001ee8 <MX_DMA_Init+0x50>)
 8001ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	603b      	str	r3, [r7, #0]
 8001ecc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	2105      	movs	r1, #5
 8001ed2:	200b      	movs	r0, #11
 8001ed4:	f001 fb56 	bl	8003584 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001ed8:	200b      	movs	r0, #11
 8001eda:	f001 fb6d 	bl	80035b8 <HAL_NVIC_EnableIRQ>

}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000

08001eec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08a      	sub	sp, #40	@ 0x28
 8001ef0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef2:	f107 0314 	add.w	r3, r7, #20
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	605a      	str	r2, [r3, #4]
 8001efc:	609a      	str	r2, [r3, #8]
 8001efe:	60da      	str	r2, [r3, #12]
 8001f00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f02:	4b53      	ldr	r3, [pc, #332]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f06:	4a52      	ldr	r2, [pc, #328]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f08:	f043 0304 	orr.w	r3, r3, #4
 8001f0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f0e:	4b50      	ldr	r3, [pc, #320]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f12:	f003 0304 	and.w	r3, r3, #4
 8001f16:	613b      	str	r3, [r7, #16]
 8001f18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f1a:	4b4d      	ldr	r3, [pc, #308]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f1e:	4a4c      	ldr	r2, [pc, #304]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f20:	f043 0320 	orr.w	r3, r3, #32
 8001f24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f26:	4b4a      	ldr	r3, [pc, #296]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f2a:	f003 0320 	and.w	r3, r3, #32
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f32:	4b47      	ldr	r3, [pc, #284]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f36:	4a46      	ldr	r2, [pc, #280]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f3e:	4b44      	ldr	r3, [pc, #272]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	60bb      	str	r3, [r7, #8]
 8001f48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f4a:	4b41      	ldr	r3, [pc, #260]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4e:	4a40      	ldr	r2, [pc, #256]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f50:	f043 0302 	orr.w	r3, r3, #2
 8001f54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f56:	4b3e      	ldr	r3, [pc, #248]	@ (8002050 <MX_GPIO_Init+0x164>)
 8001f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	607b      	str	r3, [r7, #4]
 8001f60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001f62:	2200      	movs	r2, #0
 8001f64:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001f68:	483a      	ldr	r0, [pc, #232]	@ (8002054 <MX_GPIO_Init+0x168>)
 8001f6a:	f001 ffe7 	bl	8003f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CB_IN_Pin|DEV_EN_LIDAR_Pin, GPIO_PIN_RESET);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	2190      	movs	r1, #144	@ 0x90
 8001f72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f76:	f001 ffe1 	bl	8003f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M_EN_LIDAR_GPIO_Port, M_EN_LIDAR_Pin, GPIO_PIN_RESET);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f80:	4835      	ldr	r0, [pc, #212]	@ (8002058 <MX_GPIO_Init+0x16c>)
 8001f82:	f001 ffdb 	bl	8003f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8001f86:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001f8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f90:	2300      	movs	r3, #0
 8001f92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f94:	2300      	movs	r3, #0
 8001f96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f98:	f107 0314 	add.w	r3, r7, #20
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	482d      	ldr	r0, [pc, #180]	@ (8002054 <MX_GPIO_Init+0x168>)
 8001fa0:	f001 fe4a 	bl	8003c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CB_OUT1_Pin|CB_OUT2_Pin|CHAT_SOURIS_Pin;
 8001fa4:	232c      	movs	r3, #44	@ 0x2c
 8001fa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fa8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb2:	f107 0314 	add.w	r3, r7, #20
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fbc:	f001 fe3c 	bl	8003c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = CB_IN_Pin|DEV_EN_LIDAR_Pin;
 8001fc0:	2390      	movs	r3, #144	@ 0x90
 8001fc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd0:	f107 0314 	add.w	r3, r7, #20
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fda:	f001 fe2d 	bl	8003c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M_EN_LIDAR_Pin;
 8001fde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fe2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M_EN_LIDAR_GPIO_Port, &GPIO_InitStruct);
 8001ff0:	f107 0314 	add.w	r3, r7, #20
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4818      	ldr	r0, [pc, #96]	@ (8002058 <MX_GPIO_Init+0x16c>)
 8001ff8:	f001 fe1e 	bl	8003c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 8001ffc:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002000:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002002:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002006:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800200c:	f107 0314 	add.w	r3, r7, #20
 8002010:	4619      	mov	r1, r3
 8002012:	4811      	ldr	r0, [pc, #68]	@ (8002058 <MX_GPIO_Init+0x16c>)
 8002014:	f001 fe10 	bl	8003c38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002018:	2200      	movs	r2, #0
 800201a:	2105      	movs	r1, #5
 800201c:	2008      	movs	r0, #8
 800201e:	f001 fab1 	bl	8003584 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002022:	2008      	movs	r0, #8
 8002024:	f001 fac8 	bl	80035b8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8002028:	2200      	movs	r2, #0
 800202a:	2105      	movs	r1, #5
 800202c:	2009      	movs	r0, #9
 800202e:	f001 faa9 	bl	8003584 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002032:	2009      	movs	r0, #9
 8002034:	f001 fac0 	bl	80035b8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002038:	2200      	movs	r2, #0
 800203a:	2105      	movs	r1, #5
 800203c:	2017      	movs	r0, #23
 800203e:	f001 faa1 	bl	8003584 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002042:	2017      	movs	r0, #23
 8002044:	f001 fab8 	bl	80035b8 <HAL_NVIC_EnableIRQ>

}
 8002048:	bf00      	nop
 800204a:	3728      	adds	r7, #40	@ 0x28
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40021000 	.word	0x40021000
 8002054:	48000800 	.word	0x48000800
 8002058:	48000400 	.word	0x48000400

0800205c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002060:	4b1b      	ldr	r3, [pc, #108]	@ (80020d0 <MX_I2C1_Init+0x74>)
 8002062:	4a1c      	ldr	r2, [pc, #112]	@ (80020d4 <MX_I2C1_Init+0x78>)
 8002064:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0xA0623C56;
 8002066:	4b1a      	ldr	r3, [pc, #104]	@ (80020d0 <MX_I2C1_Init+0x74>)
 8002068:	4a1b      	ldr	r2, [pc, #108]	@ (80020d8 <MX_I2C1_Init+0x7c>)
 800206a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800206c:	4b18      	ldr	r3, [pc, #96]	@ (80020d0 <MX_I2C1_Init+0x74>)
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002072:	4b17      	ldr	r3, [pc, #92]	@ (80020d0 <MX_I2C1_Init+0x74>)
 8002074:	2201      	movs	r2, #1
 8002076:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002078:	4b15      	ldr	r3, [pc, #84]	@ (80020d0 <MX_I2C1_Init+0x74>)
 800207a:	2200      	movs	r2, #0
 800207c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800207e:	4b14      	ldr	r3, [pc, #80]	@ (80020d0 <MX_I2C1_Init+0x74>)
 8002080:	2200      	movs	r2, #0
 8002082:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002084:	4b12      	ldr	r3, [pc, #72]	@ (80020d0 <MX_I2C1_Init+0x74>)
 8002086:	2200      	movs	r2, #0
 8002088:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800208a:	4b11      	ldr	r3, [pc, #68]	@ (80020d0 <MX_I2C1_Init+0x74>)
 800208c:	2200      	movs	r2, #0
 800208e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002090:	4b0f      	ldr	r3, [pc, #60]	@ (80020d0 <MX_I2C1_Init+0x74>)
 8002092:	2200      	movs	r2, #0
 8002094:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002096:	480e      	ldr	r0, [pc, #56]	@ (80020d0 <MX_I2C1_Init+0x74>)
 8002098:	f001 ff9a 	bl	8003fd0 <HAL_I2C_Init>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80020a2:	f000 fac9 	bl	8002638 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020a6:	2100      	movs	r1, #0
 80020a8:	4809      	ldr	r0, [pc, #36]	@ (80020d0 <MX_I2C1_Init+0x74>)
 80020aa:	f002 fd1d 	bl	8004ae8 <HAL_I2CEx_ConfigAnalogFilter>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80020b4:	f000 fac0 	bl	8002638 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80020b8:	2100      	movs	r1, #0
 80020ba:	4805      	ldr	r0, [pc, #20]	@ (80020d0 <MX_I2C1_Init+0x74>)
 80020bc:	f002 fd5f 	bl	8004b7e <HAL_I2CEx_ConfigDigitalFilter>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80020c6:	f000 fab7 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000204 	.word	0x20000204
 80020d4:	40005400 	.word	0x40005400
 80020d8:	a0623c56 	.word	0xa0623c56

080020dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b09a      	sub	sp, #104	@ 0x68
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020f4:	f107 0310 	add.w	r3, r7, #16
 80020f8:	2244      	movs	r2, #68	@ 0x44
 80020fa:	2100      	movs	r1, #0
 80020fc:	4618      	mov	r0, r3
 80020fe:	f009 fd51 	bl	800bba4 <memset>
  if(i2cHandle->Instance==I2C1)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a1f      	ldr	r2, [pc, #124]	@ (8002184 <HAL_I2C_MspInit+0xa8>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d136      	bne.n	800217a <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800210c:	2340      	movs	r3, #64	@ 0x40
 800210e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002110:	2300      	movs	r3, #0
 8002112:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002114:	f107 0310 	add.w	r3, r7, #16
 8002118:	4618      	mov	r0, r3
 800211a:	f003 fb8d 	bl	8005838 <HAL_RCCEx_PeriphCLKConfig>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002124:	f000 fa88 	bl	8002638 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002128:	4b17      	ldr	r3, [pc, #92]	@ (8002188 <HAL_I2C_MspInit+0xac>)
 800212a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212c:	4a16      	ldr	r2, [pc, #88]	@ (8002188 <HAL_I2C_MspInit+0xac>)
 800212e:	f043 0302 	orr.w	r3, r3, #2
 8002132:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002134:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <HAL_I2C_MspInit+0xac>)
 8002136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8-BOOT0     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002140:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002144:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002146:	2312      	movs	r3, #18
 8002148:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214e:	2300      	movs	r3, #0
 8002150:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002152:	2304      	movs	r3, #4
 8002154:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002156:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800215a:	4619      	mov	r1, r3
 800215c:	480b      	ldr	r0, [pc, #44]	@ (800218c <HAL_I2C_MspInit+0xb0>)
 800215e:	f001 fd6b 	bl	8003c38 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002162:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <HAL_I2C_MspInit+0xac>)
 8002164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002166:	4a08      	ldr	r2, [pc, #32]	@ (8002188 <HAL_I2C_MspInit+0xac>)
 8002168:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800216c:	6593      	str	r3, [r2, #88]	@ 0x58
 800216e:	4b06      	ldr	r3, [pc, #24]	@ (8002188 <HAL_I2C_MspInit+0xac>)
 8002170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002172:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002176:	60bb      	str	r3, [r7, #8]
 8002178:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800217a:	bf00      	nop
 800217c:	3768      	adds	r7, #104	@ 0x68
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40005400 	.word	0x40005400
 8002188:	40021000 	.word	0x40021000
 800218c:	48000400 	.word	0x48000400

08002190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002196:	f001 f8e4 	bl	8003362 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800219a:	f000 f8af 	bl	80022fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800219e:	f7ff fea5 	bl	8001eec <MX_GPIO_Init>
  MX_DMA_Init();
 80021a2:	f7ff fe79 	bl	8001e98 <MX_DMA_Init>
  MX_TIM1_Init();
 80021a6:	f000 fc1b 	bl	80029e0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80021aa:	f000 fcd7 	bl	8002b5c <MX_TIM3_Init>
  MX_TIM4_Init();
 80021ae:	f000 fd2b 	bl	8002c08 <MX_TIM4_Init>
  MX_TIM16_Init();
 80021b2:	f000 fd7f 	bl	8002cb4 <MX_TIM16_Init>
  MX_UART4_Init();
 80021b6:	f000 ff3b 	bl	8003030 <MX_UART4_Init>
  MX_USART3_UART_Init();
 80021ba:	f000 ff85 	bl	80030c8 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80021be:	f7ff ff4d 	bl	800205c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	// Peripheral Initialization
	LIDAR_Init(&lidar, &huart3);
 80021c2:	4936      	ldr	r1, [pc, #216]	@ (800229c <main+0x10c>)
 80021c4:	4836      	ldr	r0, [pc, #216]	@ (80022a0 <main+0x110>)
 80021c6:	f7ff fc45 	bl	8001a54 <LIDAR_Init>
	LIDAR_start(&lidar);
 80021ca:	4835      	ldr	r0, [pc, #212]	@ (80022a0 <main+0x110>)
 80021cc:	f7ff fd1e 	bl	8001c0c <LIDAR_start>
	Moteur_init(&moteur_droit, &htim1, TIM_CHANNEL_1);
 80021d0:	2200      	movs	r2, #0
 80021d2:	4934      	ldr	r1, [pc, #208]	@ (80022a4 <main+0x114>)
 80021d4:	4834      	ldr	r0, [pc, #208]	@ (80022a8 <main+0x118>)
 80021d6:	f7ff f8c7 	bl	8001368 <Moteur_init>
	Moteur_init(&moteur_gauche, &htim1, TIM_CHANNEL_2);
 80021da:	2204      	movs	r2, #4
 80021dc:	4931      	ldr	r1, [pc, #196]	@ (80022a4 <main+0x114>)
 80021de:	4833      	ldr	r0, [pc, #204]	@ (80022ac <main+0x11c>)
 80021e0:	f7ff f8c2 	bl	8001368 <Moteur_init>
	Robot_Init(&robot, &moteur_droit, &moteur_gauche);
 80021e4:	4a31      	ldr	r2, [pc, #196]	@ (80022ac <main+0x11c>)
 80021e6:	4930      	ldr	r1, [pc, #192]	@ (80022a8 <main+0x118>)
 80021e8:	4831      	ldr	r0, [pc, #196]	@ (80022b0 <main+0x120>)
 80021ea:	f7ff fa38 	bl	800165e <Robot_Init>
	Robot_Start(&robot);
 80021ee:	4830      	ldr	r0, [pc, #192]	@ (80022b0 <main+0x120>)
 80021f0:	f7ff f9f6 	bl	80015e0 <Robot_Start>
	Moustache_Init();
 80021f4:	f7ff fb6a 	bl	80018cc <Moustache_Init>
	ADXL343_Init(&ADXL343, &hi2c1);
 80021f8:	492e      	ldr	r1, [pc, #184]	@ (80022b4 <main+0x124>)
 80021fa:	482f      	ldr	r0, [pc, #188]	@ (80022b8 <main+0x128>)
 80021fc:	f7fe ff76 	bl	80010ec <ADXL343_Init>
	//Create FreeRTOS tasks
	xTaskCreate(lidarTask, "Lidar Task", 256, NULL, 2, &lidarTaskHandle);
 8002200:	4b2e      	ldr	r3, [pc, #184]	@ (80022bc <main+0x12c>)
 8002202:	9301      	str	r3, [sp, #4]
 8002204:	2302      	movs	r3, #2
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	2300      	movs	r3, #0
 800220a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800220e:	492c      	ldr	r1, [pc, #176]	@ (80022c0 <main+0x130>)
 8002210:	482c      	ldr	r0, [pc, #176]	@ (80022c4 <main+0x134>)
 8002212:	f007 f891 	bl	8009338 <xTaskCreate>
	xTaskCreate(ledBlinkTask, "LED Blink Task", 256, NULL,3, &ledBlinkTaskHandle);
 8002216:	4b2c      	ldr	r3, [pc, #176]	@ (80022c8 <main+0x138>)
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	2303      	movs	r3, #3
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	2300      	movs	r3, #0
 8002220:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002224:	4929      	ldr	r1, [pc, #164]	@ (80022cc <main+0x13c>)
 8002226:	482a      	ldr	r0, [pc, #168]	@ (80022d0 <main+0x140>)
 8002228:	f007 f886 	bl	8009338 <xTaskCreate>
	xTaskCreate(task_angle, "Angle Task", 256, NULL, 4, &h_task_angle);
 800222c:	4b29      	ldr	r3, [pc, #164]	@ (80022d4 <main+0x144>)
 800222e:	9301      	str	r3, [sp, #4]
 8002230:	2304      	movs	r3, #4
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	2300      	movs	r3, #0
 8002236:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800223a:	4927      	ldr	r1, [pc, #156]	@ (80022d8 <main+0x148>)
 800223c:	4827      	ldr	r0, [pc, #156]	@ (80022dc <main+0x14c>)
 800223e:	f007 f87b 	bl	8009338 <xTaskCreate>
	xTaskCreate(modeChange, "mode", 128, NULL, 5, &modeTaskHandle);
 8002242:	4b27      	ldr	r3, [pc, #156]	@ (80022e0 <main+0x150>)
 8002244:	9301      	str	r3, [sp, #4]
 8002246:	2305      	movs	r3, #5
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	2300      	movs	r3, #0
 800224c:	2280      	movs	r2, #128	@ 0x80
 800224e:	4925      	ldr	r1, [pc, #148]	@ (80022e4 <main+0x154>)
 8002250:	4825      	ldr	r0, [pc, #148]	@ (80022e8 <main+0x158>)
 8002252:	f007 f871 	bl	8009338 <xTaskCreate>
	xTaskCreate(TapDetected, "TapDetected", 128, NULL, 5, &TapDetected_task);
 8002256:	4b25      	ldr	r3, [pc, #148]	@ (80022ec <main+0x15c>)
 8002258:	9301      	str	r3, [sp, #4]
 800225a:	2305      	movs	r3, #5
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	2300      	movs	r3, #0
 8002260:	2280      	movs	r2, #128	@ 0x80
 8002262:	4923      	ldr	r1, [pc, #140]	@ (80022f0 <main+0x160>)
 8002264:	4823      	ldr	r0, [pc, #140]	@ (80022f4 <main+0x164>)
 8002266:	f007 f867 	bl	8009338 <xTaskCreate>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800226a:	f7ff fdf3 	bl	8001e54 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800226e:	f006 ff6d 	bl	800914c <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1)
	{
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8002272:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002276:	4820      	ldr	r0, [pc, #128]	@ (80022f8 <main+0x168>)
 8002278:	f001 fe78 	bl	8003f6c <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800227c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002280:	481d      	ldr	r0, [pc, #116]	@ (80022f8 <main+0x168>)
 8002282:	f001 fe73 	bl	8003f6c <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8002286:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800228a:	481b      	ldr	r0, [pc, #108]	@ (80022f8 <main+0x168>)
 800228c:	f001 fe6e 	bl	8003f6c <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8002290:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002294:	f001 f89c 	bl	80033d0 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8002298:	bf00      	nop
 800229a:	e7ea      	b.n	8002272 <main+0xe2>
 800229c:	20001238 	.word	0x20001238
 80022a0:	20000258 	.word	0x20000258
 80022a4:	20001074 	.word	0x20001074
 80022a8:	20000fd0 	.word	0x20000fd0
 80022ac:	20000fe0 	.word	0x20000fe0
 80022b0:	20000ff0 	.word	0x20000ff0
 80022b4:	20000204 	.word	0x20000204
 80022b8:	20001010 	.word	0x20001010
 80022bc:	20000fbc 	.word	0x20000fbc
 80022c0:	0800f884 	.word	0x0800f884
 80022c4:	08002391 	.word	0x08002391
 80022c8:	20000fc0 	.word	0x20000fc0
 80022cc:	0800f890 	.word	0x0800f890
 80022d0:	080023dd 	.word	0x080023dd
 80022d4:	20000fc4 	.word	0x20000fc4
 80022d8:	0800f8a0 	.word	0x0800f8a0
 80022dc:	08002415 	.word	0x08002415
 80022e0:	20000fcc 	.word	0x20000fcc
 80022e4:	0800f8ac 	.word	0x0800f8ac
 80022e8:	080024d1 	.word	0x080024d1
 80022ec:	20000fc8 	.word	0x20000fc8
 80022f0:	0800f8b4 	.word	0x0800f8b4
 80022f4:	08002509 	.word	0x08002509
 80022f8:	48000800 	.word	0x48000800

080022fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b094      	sub	sp, #80	@ 0x50
 8002300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002302:	f107 0318 	add.w	r3, r7, #24
 8002306:	2238      	movs	r2, #56	@ 0x38
 8002308:	2100      	movs	r1, #0
 800230a:	4618      	mov	r0, r3
 800230c:	f009 fc4a 	bl	800bba4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002310:	1d3b      	adds	r3, r7, #4
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
 800231c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800231e:	2000      	movs	r0, #0
 8002320:	f002 fc7a 	bl	8004c18 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002324:	2301      	movs	r3, #1
 8002326:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002328:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800232c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800232e:	2302      	movs	r3, #2
 8002330:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002332:	2303      	movs	r3, #3
 8002334:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002336:	2304      	movs	r3, #4
 8002338:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800233a:	2355      	movs	r3, #85	@ 0x55
 800233c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800233e:	2302      	movs	r3, #2
 8002340:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002342:	2302      	movs	r3, #2
 8002344:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002346:	2302      	movs	r3, #2
 8002348:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800234a:	f107 0318 	add.w	r3, r7, #24
 800234e:	4618      	mov	r0, r3
 8002350:	f002 fd16 	bl	8004d80 <HAL_RCC_OscConfig>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800235a:	f000 f96d 	bl	8002638 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800235e:	230f      	movs	r3, #15
 8002360:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002362:	2303      	movs	r3, #3
 8002364:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002366:	2300      	movs	r3, #0
 8002368:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800236a:	2300      	movs	r3, #0
 800236c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800236e:	2300      	movs	r3, #0
 8002370:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002372:	1d3b      	adds	r3, r7, #4
 8002374:	2104      	movs	r1, #4
 8002376:	4618      	mov	r0, r3
 8002378:	f003 f814 	bl	80053a4 <HAL_RCC_ClockConfig>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002382:	f000 f959 	bl	8002638 <Error_Handler>
  }
}
 8002386:	bf00      	nop
 8002388:	3750      	adds	r7, #80	@ 0x50
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
	...

08002390 <lidarTask>:

/* USER CODE BEGIN 4 */

//Lidar Task
void lidarTask(void *pvParameters) {
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
	for (;;) {
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002398:	f04f 31ff 	mov.w	r1, #4294967295
 800239c:	2001      	movs	r0, #1
 800239e:	f007 fbf5 	bl	8009b8c <ulTaskNotifyTake>
		flagDMA++;
 80023a2:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <lidarTask+0x3c>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	3301      	adds	r3, #1
 80023a8:	b2da      	uxtb	r2, r3
 80023aa:	4b08      	ldr	r3, [pc, #32]	@ (80023cc <lidarTask+0x3c>)
 80023ac:	701a      	strb	r2, [r3, #0]
		LIDAR_process_frame(&lidar);
 80023ae:	4808      	ldr	r0, [pc, #32]	@ (80023d0 <lidarTask+0x40>)
 80023b0:	f7ff fd30 	bl	8001e14 <LIDAR_process_frame>
		printf("angle = give \n") ;
 80023b4:	4807      	ldr	r0, [pc, #28]	@ (80023d4 <lidarTask+0x44>)
 80023b6:	f009 faf5 	bl	800b9a4 <puts>
		xTaskNotifyGive(h_task_angle);
 80023ba:	4b07      	ldr	r3, [pc, #28]	@ (80023d8 <lidarTask+0x48>)
 80023bc:	6818      	ldr	r0, [r3, #0]
 80023be:	2300      	movs	r3, #0
 80023c0:	2202      	movs	r2, #2
 80023c2:	2100      	movs	r1, #0
 80023c4:	f007 fc84 	bl	8009cd0 <xTaskGenericNotify>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80023c8:	bf00      	nop
 80023ca:	e7e5      	b.n	8002398 <lidarTask+0x8>
 80023cc:	200001fd 	.word	0x200001fd
 80023d0:	20000258 	.word	0x20000258
 80023d4:	0800f8c0 	.word	0x0800f8c0
 80023d8:	20000fc4 	.word	0x20000fc4

080023dc <ledBlinkTask>:
	}
}

//LED Blink Task
void ledBlinkTask(void *pvParameters) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
	for (;;) {
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80023e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023e8:	4809      	ldr	r0, [pc, #36]	@ (8002410 <ledBlinkTask+0x34>)
 80023ea:	f001 fdbf 	bl	8003f6c <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80023ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023f2:	4807      	ldr	r0, [pc, #28]	@ (8002410 <ledBlinkTask+0x34>)
 80023f4:	f001 fdba 	bl	8003f6c <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80023f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023fc:	4804      	ldr	r0, [pc, #16]	@ (8002410 <ledBlinkTask+0x34>)
 80023fe:	f001 fdb5 	bl	8003f6c <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(500));
 8002402:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002406:	f007 f8cb 	bl	80095a0 <vTaskDelay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 800240a:	bf00      	nop
 800240c:	e7ea      	b.n	80023e4 <ledBlinkTask+0x8>
 800240e:	bf00      	nop
 8002410:	48000800 	.word	0x48000800

08002414 <task_angle>:
	}
}
//Task to process LIDAR angles
void task_angle(void *unused) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
	for (;;) {
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 800241c:	f04f 31ff 	mov.w	r1, #4294967295
 8002420:	2001      	movs	r0, #1
 8002422:	f007 fbb3 	bl	8009b8c <ulTaskNotifyTake>

		float angleSum = 0.0f;
 8002426:	f04f 0300 	mov.w	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]
		uint16_t validPoints = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	817b      	strh	r3, [r7, #10]

		for (uint16_t i = 0; i < 360; ++i) {
 8002430:	2300      	movs	r3, #0
 8002432:	813b      	strh	r3, [r7, #8]
 8002434:	e01d      	b.n	8002472 <task_angle+0x5e>
			if (lidar.point[i].Distance > 0) {
 8002436:	893b      	ldrh	r3, [r7, #8]
 8002438:	4a21      	ldr	r2, [pc, #132]	@ (80024c0 <task_angle+0xac>)
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	4413      	add	r3, r2
 800243e:	edd3 7a00 	vldr	s15, [r3]
 8002442:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800244a:	dd0f      	ble.n	800246c <task_angle+0x58>
				angleSum += lidar.point[i].Angle;
 800244c:	893b      	ldrh	r3, [r7, #8]
 800244e:	4a1c      	ldr	r2, [pc, #112]	@ (80024c0 <task_angle+0xac>)
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	4413      	add	r3, r2
 8002454:	3304      	adds	r3, #4
 8002456:	edd3 7a00 	vldr	s15, [r3]
 800245a:	ed97 7a03 	vldr	s14, [r7, #12]
 800245e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002462:	edc7 7a03 	vstr	s15, [r7, #12]
				validPoints++;
 8002466:	897b      	ldrh	r3, [r7, #10]
 8002468:	3301      	adds	r3, #1
 800246a:	817b      	strh	r3, [r7, #10]
		for (uint16_t i = 0; i < 360; ++i) {
 800246c:	893b      	ldrh	r3, [r7, #8]
 800246e:	3301      	adds	r3, #1
 8002470:	813b      	strh	r3, [r7, #8]
 8002472:	893b      	ldrh	r3, [r7, #8]
 8002474:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8002478:	d3dd      	bcc.n	8002436 <task_angle+0x22>
			}
		}

		if (validPoints > 0) {
 800247a:	897b      	ldrh	r3, [r7, #10]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d00b      	beq.n	8002498 <task_angle+0x84>
			angle = angleSum / validPoints;
 8002480:	897b      	ldrh	r3, [r7, #10]
 8002482:	ee07 3a90 	vmov	s15, r3
 8002486:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800248a:	edd7 6a03 	vldr	s13, [r7, #12]
 800248e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <task_angle+0xb0>)
 8002494:	edc3 7a00 	vstr	s15, [r3]
		}
		printf("angle = %f \n",angle) ;
 8002498:	4b0a      	ldr	r3, [pc, #40]	@ (80024c4 <task_angle+0xb0>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4618      	mov	r0, r3
 800249e:	f7fe f87b 	bl	8000598 <__aeabi_f2d>
 80024a2:	4602      	mov	r2, r0
 80024a4:	460b      	mov	r3, r1
 80024a6:	4808      	ldr	r0, [pc, #32]	@ (80024c8 <task_angle+0xb4>)
 80024a8:	f009 fa14 	bl	800b8d4 <iprintf>
		Robot_setAngle(&robot, angle);
 80024ac:	4b05      	ldr	r3, [pc, #20]	@ (80024c4 <task_angle+0xb0>)
 80024ae:	edd3 7a00 	vldr	s15, [r3]
 80024b2:	eeb0 0a67 	vmov.f32	s0, s15
 80024b6:	4805      	ldr	r0, [pc, #20]	@ (80024cc <task_angle+0xb8>)
 80024b8:	f7ff f8f6 	bl	80016a8 <Robot_setAngle>
	for (;;) {
 80024bc:	e7ae      	b.n	800241c <task_angle+0x8>
 80024be:	bf00      	nop
 80024c0:	20000258 	.word	0x20000258
 80024c4:	2000100c 	.word	0x2000100c
 80024c8:	0800f8d0 	.word	0x0800f8d0
 80024cc:	20000ff0 	.word	0x20000ff0

080024d0 <modeChange>:
	}
}

//mode change Task
void modeChange(void *param) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;

	for(;;) {
		ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80024d8:	f04f 31ff 	mov.w	r1, #4294967295
 80024dc:	2001      	movs	r0, #1
 80024de:	f007 fb55 	bl	8009b8c <ulTaskNotifyTake>
 80024e2:	60f8      	str	r0, [r7, #12]
		if (ulNotificationValue != 0){
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d0f6      	beq.n	80024d8 <modeChange+0x8>
			if(robot.mode == 1)
 80024ea:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <modeChange+0x34>)
 80024ec:	7c1b      	ldrb	r3, [r3, #16]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d103      	bne.n	80024fa <modeChange+0x2a>
			{
				robot.mode = 1;
 80024f2:	4b04      	ldr	r3, [pc, #16]	@ (8002504 <modeChange+0x34>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	741a      	strb	r2, [r3, #16]
 80024f8:	e7ee      	b.n	80024d8 <modeChange+0x8>
			}
			else
			{
				robot.mode = 0;
 80024fa:	4b02      	ldr	r3, [pc, #8]	@ (8002504 <modeChange+0x34>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	741a      	strb	r2, [r3, #16]
		ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002500:	e7ea      	b.n	80024d8 <modeChange+0x8>
 8002502:	bf00      	nop
 8002504:	20000ff0 	.word	0x20000ff0

08002508 <TapDetected>:
			}
		}
	}
}
//Tap Detection Task
void TapDetected(void *param) {
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af04      	add	r7, sp, #16
 800250e:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;

	for(;;) {
		ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	2001      	movs	r0, #1
 8002516:	f007 fb39 	bl	8009b8c <ulTaskNotifyTake>
 800251a:	60f8      	str	r0, [r7, #12]
		if (ulNotificationValue != 0) {
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d0f6      	beq.n	8002510 <TapDetected+0x8>
			uint8_t buf;
			HAL_I2C_Mem_Read(&hi2c1, ADXL343_ADDRESS, ADXL343_REG_INT_SOURCE,
 8002522:	f04f 33ff 	mov.w	r3, #4294967295
 8002526:	9302      	str	r3, [sp, #8]
 8002528:	2301      	movs	r3, #1
 800252a:	9301      	str	r3, [sp, #4]
 800252c:	f107 030b 	add.w	r3, r7, #11
 8002530:	9300      	str	r3, [sp, #0]
 8002532:	2301      	movs	r3, #1
 8002534:	2230      	movs	r2, #48	@ 0x30
 8002536:	21a6      	movs	r1, #166	@ 0xa6
 8002538:	4803      	ldr	r0, [pc, #12]	@ (8002548 <TapDetected+0x40>)
 800253a:	f001 fef9 	bl	8004330 <HAL_I2C_Mem_Read>
			I2C_MEMADD_SIZE_8BIT, &buf, 1, HAL_MAX_DELAY);
			Robot_Stop(&robot);
 800253e:	4803      	ldr	r0, [pc, #12]	@ (800254c <TapDetected+0x44>)
 8002540:	f7ff f863 	bl	800160a <Robot_Stop>
		ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002544:	e7e4      	b.n	8002510 <TapDetected+0x8>
 8002546:	bf00      	nop
 8002548:	20000204 	.word	0x20000204
 800254c:	20000ff0 	.word	0x20000ff0

08002550 <HAL_GPIO_EXTI_Callback>:
}

//Fonctions CALLBACK

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==CHAT_SOURIS_Pin)
 800255a:	88fb      	ldrh	r3, [r7, #6]
 800255c:	2b20      	cmp	r3, #32
 800255e:	d114      	bne.n	800258a <HAL_GPIO_EXTI_Callback+0x3a>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002560:	2300      	movs	r3, #0
 8002562:	60fb      	str	r3, [r7, #12]
		vTaskNotifyGiveFromISR(modeTaskHandle, &xHigherPriorityTaskWoken);
 8002564:	4b0d      	ldr	r3, [pc, #52]	@ (800259c <HAL_GPIO_EXTI_Callback+0x4c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f107 020c 	add.w	r2, r7, #12
 800256c:	4611      	mov	r1, r2
 800256e:	4618      	mov	r0, r3
 8002570:	f007 fd44 	bl	8009ffc <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d007      	beq.n	800258a <HAL_GPIO_EXTI_Callback+0x3a>
 800257a:	4b09      	ldr	r3, [pc, #36]	@ (80025a0 <HAL_GPIO_EXTI_Callback+0x50>)
 800257c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	f3bf 8f4f 	dsb	sy
 8002586:	f3bf 8f6f 	isb	sy
	}
	Moustache_HandleInterrupt(GPIO_Pin);
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff f9c3 	bl	8001918 <Moustache_HandleInterrupt>
}
 8002592:	bf00      	nop
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000fcc 	.word	0x20000fcc
 80025a0:	e000ed04 	.word	0xe000ed04

080025a4 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
	printf("angle = give \n") ;
 80025ac:	480d      	ldr	r0, [pc, #52]	@ (80025e4 <HAL_UART_RxCpltCallback+0x40>)
 80025ae:	f009 f9f9 	bl	800b9a4 <puts>
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80025b2:	2300      	movs	r3, #0
 80025b4:	60fb      	str	r3, [r7, #12]
	vTaskNotifyGiveFromISR(lidarTaskHandle, &xHigherPriorityTaskWoken);
 80025b6:	4b0c      	ldr	r3, [pc, #48]	@ (80025e8 <HAL_UART_RxCpltCallback+0x44>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f107 020c 	add.w	r2, r7, #12
 80025be:	4611      	mov	r1, r2
 80025c0:	4618      	mov	r0, r3
 80025c2:	f007 fd1b 	bl	8009ffc <vTaskNotifyGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d007      	beq.n	80025dc <HAL_UART_RxCpltCallback+0x38>
 80025cc:	4b07      	ldr	r3, [pc, #28]	@ (80025ec <HAL_UART_RxCpltCallback+0x48>)
 80025ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	f3bf 8f4f 	dsb	sy
 80025d8:	f3bf 8f6f 	isb	sy
}
 80025dc:	bf00      	nop
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	0800f8c0 	.word	0x0800f8c0
 80025e8:	20000fbc 	.word	0x20000fbc
 80025ec:	e000ed04 	.word	0xe000ed04

080025f0 <__io_putchar>:
int __io_putchar(int chr)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, (uint8_t *)&chr, 1, HAL_MAX_DELAY);
 80025f8:	1d39      	adds	r1, r7, #4
 80025fa:	f04f 33ff 	mov.w	r3, #4294967295
 80025fe:	2201      	movs	r2, #1
 8002600:	4803      	ldr	r0, [pc, #12]	@ (8002610 <__io_putchar+0x20>)
 8002602:	f005 f91e 	bl	8007842 <HAL_UART_Transmit>
	return chr;
 8002606:	687b      	ldr	r3, [r7, #4]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3708      	adds	r7, #8
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	200011a4 	.word	0x200011a4

08002614 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a04      	ldr	r2, [pc, #16]	@ (8002634 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d101      	bne.n	800262a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002626:	f000 feb5 	bl	8003394 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800262a:	bf00      	nop
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40001000 	.word	0x40001000

08002638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800263c:	b672      	cpsid	i
}
 800263e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002640:	bf00      	nop
 8002642:	e7fd      	b.n	8002640 <Error_Handler+0x8>

08002644 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800264a:	4b12      	ldr	r3, [pc, #72]	@ (8002694 <HAL_MspInit+0x50>)
 800264c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800264e:	4a11      	ldr	r2, [pc, #68]	@ (8002694 <HAL_MspInit+0x50>)
 8002650:	f043 0301 	orr.w	r3, r3, #1
 8002654:	6613      	str	r3, [r2, #96]	@ 0x60
 8002656:	4b0f      	ldr	r3, [pc, #60]	@ (8002694 <HAL_MspInit+0x50>)
 8002658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	607b      	str	r3, [r7, #4]
 8002660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002662:	4b0c      	ldr	r3, [pc, #48]	@ (8002694 <HAL_MspInit+0x50>)
 8002664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002666:	4a0b      	ldr	r2, [pc, #44]	@ (8002694 <HAL_MspInit+0x50>)
 8002668:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800266c:	6593      	str	r3, [r2, #88]	@ 0x58
 800266e:	4b09      	ldr	r3, [pc, #36]	@ (8002694 <HAL_MspInit+0x50>)
 8002670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002672:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002676:	603b      	str	r3, [r7, #0]
 8002678:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	210f      	movs	r1, #15
 800267e:	f06f 0001 	mvn.w	r0, #1
 8002682:	f000 ff7f 	bl	8003584 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002686:	f002 fb6b 	bl	8004d60 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40021000 	.word	0x40021000

08002698 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b08c      	sub	sp, #48	@ 0x30
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80026a0:	2300      	movs	r3, #0
 80026a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80026a4:	2300      	movs	r3, #0
 80026a6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80026a8:	4b2c      	ldr	r3, [pc, #176]	@ (800275c <HAL_InitTick+0xc4>)
 80026aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ac:	4a2b      	ldr	r2, [pc, #172]	@ (800275c <HAL_InitTick+0xc4>)
 80026ae:	f043 0310 	orr.w	r3, r3, #16
 80026b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80026b4:	4b29      	ldr	r3, [pc, #164]	@ (800275c <HAL_InitTick+0xc4>)
 80026b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b8:	f003 0310 	and.w	r3, r3, #16
 80026bc:	60bb      	str	r3, [r7, #8]
 80026be:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80026c0:	f107 020c 	add.w	r2, r7, #12
 80026c4:	f107 0310 	add.w	r3, r7, #16
 80026c8:	4611      	mov	r1, r2
 80026ca:	4618      	mov	r0, r3
 80026cc:	f003 f83e 	bl	800574c <HAL_RCC_GetClockConfig>
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80026d0:	f003 f810 	bl	80056f4 <HAL_RCC_GetPCLK1Freq>
 80026d4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80026d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d8:	4a21      	ldr	r2, [pc, #132]	@ (8002760 <HAL_InitTick+0xc8>)
 80026da:	fba2 2303 	umull	r2, r3, r2, r3
 80026de:	0c9b      	lsrs	r3, r3, #18
 80026e0:	3b01      	subs	r3, #1
 80026e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80026e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002764 <HAL_InitTick+0xcc>)
 80026e6:	4a20      	ldr	r2, [pc, #128]	@ (8002768 <HAL_InitTick+0xd0>)
 80026e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80026ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002764 <HAL_InitTick+0xcc>)
 80026ec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80026f0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80026f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002764 <HAL_InitTick+0xcc>)
 80026f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80026f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002764 <HAL_InitTick+0xcc>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026fe:	4b19      	ldr	r3, [pc, #100]	@ (8002764 <HAL_InitTick+0xcc>)
 8002700:	2200      	movs	r2, #0
 8002702:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8002704:	4817      	ldr	r0, [pc, #92]	@ (8002764 <HAL_InitTick+0xcc>)
 8002706:	f003 fa87 	bl	8005c18 <HAL_TIM_Base_Init>
 800270a:	4603      	mov	r3, r0
 800270c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002710:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002714:	2b00      	cmp	r3, #0
 8002716:	d11b      	bne.n	8002750 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002718:	4812      	ldr	r0, [pc, #72]	@ (8002764 <HAL_InitTick+0xcc>)
 800271a:	f003 fad5 	bl	8005cc8 <HAL_TIM_Base_Start_IT>
 800271e:	4603      	mov	r3, r0
 8002720:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002724:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002728:	2b00      	cmp	r3, #0
 800272a:	d111      	bne.n	8002750 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800272c:	2036      	movs	r0, #54	@ 0x36
 800272e:	f000 ff43 	bl	80035b8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b0f      	cmp	r3, #15
 8002736:	d808      	bhi.n	800274a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002738:	2200      	movs	r2, #0
 800273a:	6879      	ldr	r1, [r7, #4]
 800273c:	2036      	movs	r0, #54	@ 0x36
 800273e:	f000 ff21 	bl	8003584 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002742:	4a0a      	ldr	r2, [pc, #40]	@ (800276c <HAL_InitTick+0xd4>)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6013      	str	r3, [r2, #0]
 8002748:	e002      	b.n	8002750 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002750:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002754:	4618      	mov	r0, r3
 8002756:	3730      	adds	r7, #48	@ 0x30
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	40021000 	.word	0x40021000
 8002760:	431bde83 	.word	0x431bde83
 8002764:	20001024 	.word	0x20001024
 8002768:	40001000 	.word	0x40001000
 800276c:	20000004 	.word	0x20000004

08002770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002774:	bf00      	nop
 8002776:	e7fd      	b.n	8002774 <NMI_Handler+0x4>

08002778 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800277c:	bf00      	nop
 800277e:	e7fd      	b.n	800277c <HardFault_Handler+0x4>

08002780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002784:	bf00      	nop
 8002786:	e7fd      	b.n	8002784 <MemManage_Handler+0x4>

08002788 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800278c:	bf00      	nop
 800278e:	e7fd      	b.n	800278c <BusFault_Handler+0x4>

08002790 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002794:	bf00      	nop
 8002796:	e7fd      	b.n	8002794 <UsageFault_Handler+0x4>

08002798 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CB_OUT1_Pin);
 80027aa:	2004      	movs	r0, #4
 80027ac:	f001 fbf8 	bl	8003fa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80027b0:	bf00      	nop
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CB_OUT2_Pin);
 80027b8:	2008      	movs	r0, #8
 80027ba:	f001 fbf1 	bl	8003fa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80027be:	bf00      	nop
 80027c0:	bd80      	pop	{r7, pc}
	...

080027c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80027c8:	4802      	ldr	r0, [pc, #8]	@ (80027d4 <DMA1_Channel1_IRQHandler+0x10>)
 80027ca:	f001 f8e6 	bl	800399a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80027ce:	bf00      	nop
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	200012cc 	.word	0x200012cc

080027d8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CHAT_SOURIS_Pin);
 80027dc:	2020      	movs	r0, #32
 80027de:	f001 fbdf 	bl	8003fa0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(INT1_Pin);
 80027e2:	2040      	movs	r0, #64	@ 0x40
 80027e4:	f001 fbdc 	bl	8003fa0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(INT2_Pin);
 80027e8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80027ec:	f001 fbd8 	bl	8003fa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80027f0:	bf00      	nop
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80027f8:	4802      	ldr	r0, [pc, #8]	@ (8002804 <USART3_IRQHandler+0x10>)
 80027fa:	f005 f8fd 	bl	80079f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80027fe:	bf00      	nop
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20001238 	.word	0x20001238

08002808 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800280c:	4802      	ldr	r0, [pc, #8]	@ (8002818 <UART4_IRQHandler+0x10>)
 800280e:	f005 f8f3 	bl	80079f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002812:	bf00      	nop
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	200011a4 	.word	0x200011a4

0800281c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002820:	4802      	ldr	r0, [pc, #8]	@ (800282c <TIM6_DAC_IRQHandler+0x10>)
 8002822:	f003 fd59 	bl	80062d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20001024 	.word	0x20001024

08002830 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  return 1;
 8002834:	2301      	movs	r3, #1
}
 8002836:	4618      	mov	r0, r3
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <_kill>:

int _kill(int pid, int sig)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800284a:	f009 f9fd 	bl	800bc48 <__errno>
 800284e:	4603      	mov	r3, r0
 8002850:	2216      	movs	r2, #22
 8002852:	601a      	str	r2, [r3, #0]
  return -1;
 8002854:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002858:	4618      	mov	r0, r3
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <_exit>:

void _exit (int status)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002868:	f04f 31ff 	mov.w	r1, #4294967295
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f7ff ffe7 	bl	8002840 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002872:	bf00      	nop
 8002874:	e7fd      	b.n	8002872 <_exit+0x12>

08002876 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b086      	sub	sp, #24
 800287a:	af00      	add	r7, sp, #0
 800287c:	60f8      	str	r0, [r7, #12]
 800287e:	60b9      	str	r1, [r7, #8]
 8002880:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002882:	2300      	movs	r3, #0
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	e00a      	b.n	800289e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002888:	f3af 8000 	nop.w
 800288c:	4601      	mov	r1, r0
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	1c5a      	adds	r2, r3, #1
 8002892:	60ba      	str	r2, [r7, #8]
 8002894:	b2ca      	uxtb	r2, r1
 8002896:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	3301      	adds	r3, #1
 800289c:	617b      	str	r3, [r7, #20]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	dbf0      	blt.n	8002888 <_read+0x12>
  }

  return len;
 80028a6:	687b      	ldr	r3, [r7, #4]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	e009      	b.n	80028d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	1c5a      	adds	r2, r3, #1
 80028c6:	60ba      	str	r2, [r7, #8]
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff fe90 	bl	80025f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	3301      	adds	r3, #1
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	429a      	cmp	r2, r3
 80028dc:	dbf1      	blt.n	80028c2 <_write+0x12>
  }
  return len;
 80028de:	687b      	ldr	r3, [r7, #4]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <_close>:

int _close(int file)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002910:	605a      	str	r2, [r3, #4]
  return 0;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <_isatty>:

int _isatty(int file)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002928:	2301      	movs	r3, #1
}
 800292a:	4618      	mov	r0, r3
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr

08002936 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002936:	b480      	push	{r7}
 8002938:	b085      	sub	sp, #20
 800293a:	af00      	add	r7, sp, #0
 800293c:	60f8      	str	r0, [r7, #12]
 800293e:	60b9      	str	r1, [r7, #8]
 8002940:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002958:	4a14      	ldr	r2, [pc, #80]	@ (80029ac <_sbrk+0x5c>)
 800295a:	4b15      	ldr	r3, [pc, #84]	@ (80029b0 <_sbrk+0x60>)
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002964:	4b13      	ldr	r3, [pc, #76]	@ (80029b4 <_sbrk+0x64>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d102      	bne.n	8002972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800296c:	4b11      	ldr	r3, [pc, #68]	@ (80029b4 <_sbrk+0x64>)
 800296e:	4a12      	ldr	r2, [pc, #72]	@ (80029b8 <_sbrk+0x68>)
 8002970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002972:	4b10      	ldr	r3, [pc, #64]	@ (80029b4 <_sbrk+0x64>)
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4413      	add	r3, r2
 800297a:	693a      	ldr	r2, [r7, #16]
 800297c:	429a      	cmp	r2, r3
 800297e:	d207      	bcs.n	8002990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002980:	f009 f962 	bl	800bc48 <__errno>
 8002984:	4603      	mov	r3, r0
 8002986:	220c      	movs	r2, #12
 8002988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800298a:	f04f 33ff 	mov.w	r3, #4294967295
 800298e:	e009      	b.n	80029a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002990:	4b08      	ldr	r3, [pc, #32]	@ (80029b4 <_sbrk+0x64>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002996:	4b07      	ldr	r3, [pc, #28]	@ (80029b4 <_sbrk+0x64>)
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4413      	add	r3, r2
 800299e:	4a05      	ldr	r2, [pc, #20]	@ (80029b4 <_sbrk+0x64>)
 80029a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029a2:	68fb      	ldr	r3, [r7, #12]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3718      	adds	r7, #24
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	20008000 	.word	0x20008000
 80029b0:	00000400 	.word	0x00000400
 80029b4:	20001070 	.word	0x20001070
 80029b8:	20003ce0 	.word	0x20003ce0

080029bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80029c0:	4b06      	ldr	r3, [pc, #24]	@ (80029dc <SystemInit+0x20>)
 80029c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c6:	4a05      	ldr	r2, [pc, #20]	@ (80029dc <SystemInit+0x20>)
 80029c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029d0:	bf00      	nop
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b09c      	sub	sp, #112	@ 0x70
 80029e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029e6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	605a      	str	r2, [r3, #4]
 80029f0:	609a      	str	r2, [r3, #8]
 80029f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029f4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	605a      	str	r2, [r3, #4]
 80029fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a00:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	60da      	str	r2, [r3, #12]
 8002a0e:	611a      	str	r2, [r3, #16]
 8002a10:	615a      	str	r2, [r3, #20]
 8002a12:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002a14:	1d3b      	adds	r3, r7, #4
 8002a16:	2234      	movs	r2, #52	@ 0x34
 8002a18:	2100      	movs	r1, #0
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f009 f8c2 	bl	800bba4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002a20:	4b4c      	ldr	r3, [pc, #304]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a22:	4a4d      	ldr	r2, [pc, #308]	@ (8002b58 <MX_TIM1_Init+0x178>)
 8002a24:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002a26:	4b4b      	ldr	r3, [pc, #300]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a2c:	4b49      	ldr	r3, [pc, #292]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 8002a32:	4b48      	ldr	r3, [pc, #288]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a34:	f242 1233 	movw	r2, #8499	@ 0x2133
 8002a38:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a3a:	4b46      	ldr	r3, [pc, #280]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002a40:	4b44      	ldr	r3, [pc, #272]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a46:	4b43      	ldr	r3, [pc, #268]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a48:	2280      	movs	r2, #128	@ 0x80
 8002a4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002a4c:	4841      	ldr	r0, [pc, #260]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a4e:	f003 f8e3 	bl	8005c18 <HAL_TIM_Base_Init>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002a58:	f7ff fdee 	bl	8002638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a60:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002a62:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002a66:	4619      	mov	r1, r3
 8002a68:	483a      	ldr	r0, [pc, #232]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a6a:	f003 fe99 	bl	80067a0 <HAL_TIM_ConfigClockSource>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002a74:	f7ff fde0 	bl	8002638 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002a78:	4836      	ldr	r0, [pc, #216]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a7a:	f003 f98f 	bl	8005d9c <HAL_TIM_PWM_Init>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002a84:	f7ff fdd8 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a90:	2300      	movs	r3, #0
 8002a92:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002a94:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a98:	4619      	mov	r1, r3
 8002a9a:	482e      	ldr	r0, [pc, #184]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002a9c:	f004 fd08 	bl	80074b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002aa6:	f7ff fdc7 	bl	8002638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002aaa:	2360      	movs	r3, #96	@ 0x60
 8002aac:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 3400;
 8002aae:	f640 5348 	movw	r3, #3400	@ 0xd48
 8002ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002abc:	2300      	movs	r3, #0
 8002abe:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ac8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002acc:	2200      	movs	r2, #0
 8002ace:	4619      	mov	r1, r3
 8002ad0:	4820      	ldr	r0, [pc, #128]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002ad2:	f003 fd51 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8002adc:	f7ff fdac 	bl	8002638 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ae0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002ae4:	2204      	movs	r2, #4
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	481a      	ldr	r0, [pc, #104]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002aea:	f003 fd45 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8002af4:	f7ff fda0 	bl	8002638 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002af8:	2300      	movs	r3, #0
 8002afa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002afc:	2300      	movs	r3, #0
 8002afe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b00:	2300      	movs	r3, #0
 8002b02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 10;
 8002b04:	230a      	movs	r3, #10
 8002b06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002b0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002b12:	2300      	movs	r3, #0
 8002b14:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002b16:	2300      	movs	r3, #0
 8002b18:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002b1e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b22:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002b24:	2300      	movs	r3, #0
 8002b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002b30:	1d3b      	adds	r3, r7, #4
 8002b32:	4619      	mov	r1, r3
 8002b34:	4807      	ldr	r0, [pc, #28]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002b36:	f004 fd3d 	bl	80075b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 8002b40:	f7ff fd7a 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002b44:	4803      	ldr	r0, [pc, #12]	@ (8002b54 <MX_TIM1_Init+0x174>)
 8002b46:	f000 f9f7 	bl	8002f38 <HAL_TIM_MspPostInit>

}
 8002b4a:	bf00      	nop
 8002b4c:	3770      	adds	r7, #112	@ 0x70
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20001074 	.word	0x20001074
 8002b58:	40012c00 	.word	0x40012c00

08002b5c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08c      	sub	sp, #48	@ 0x30
 8002b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002b62:	f107 030c 	add.w	r3, r7, #12
 8002b66:	2224      	movs	r2, #36	@ 0x24
 8002b68:	2100      	movs	r1, #0
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f009 f81a 	bl	800bba4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b70:	463b      	mov	r3, r7
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	605a      	str	r2, [r3, #4]
 8002b78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b7a:	4b21      	ldr	r3, [pc, #132]	@ (8002c00 <MX_TIM3_Init+0xa4>)
 8002b7c:	4a21      	ldr	r2, [pc, #132]	@ (8002c04 <MX_TIM3_Init+0xa8>)
 8002b7e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002b80:	4b1f      	ldr	r3, [pc, #124]	@ (8002c00 <MX_TIM3_Init+0xa4>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b86:	4b1e      	ldr	r3, [pc, #120]	@ (8002c00 <MX_TIM3_Init+0xa4>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8002c00 <MX_TIM3_Init+0xa4>)
 8002b8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b92:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b94:	4b1a      	ldr	r3, [pc, #104]	@ (8002c00 <MX_TIM3_Init+0xa4>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b9a:	4b19      	ldr	r3, [pc, #100]	@ (8002c00 <MX_TIM3_Init+0xa4>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002bc4:	f107 030c 	add.w	r3, r7, #12
 8002bc8:	4619      	mov	r1, r3
 8002bca:	480d      	ldr	r0, [pc, #52]	@ (8002c00 <MX_TIM3_Init+0xa4>)
 8002bcc:	f003 fade 	bl	800618c <HAL_TIM_Encoder_Init>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002bd6:	f7ff fd2f 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bde:	2300      	movs	r3, #0
 8002be0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002be2:	463b      	mov	r3, r7
 8002be4:	4619      	mov	r1, r3
 8002be6:	4806      	ldr	r0, [pc, #24]	@ (8002c00 <MX_TIM3_Init+0xa4>)
 8002be8:	f004 fc62 	bl	80074b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002bf2:	f7ff fd21 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002bf6:	bf00      	nop
 8002bf8:	3730      	adds	r7, #48	@ 0x30
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	200010c0 	.word	0x200010c0
 8002c04:	40000400 	.word	0x40000400

08002c08 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b08c      	sub	sp, #48	@ 0x30
 8002c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002c0e:	f107 030c 	add.w	r3, r7, #12
 8002c12:	2224      	movs	r2, #36	@ 0x24
 8002c14:	2100      	movs	r1, #0
 8002c16:	4618      	mov	r0, r3
 8002c18:	f008 ffc4 	bl	800bba4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c1c:	463b      	mov	r3, r7
 8002c1e:	2200      	movs	r2, #0
 8002c20:	601a      	str	r2, [r3, #0]
 8002c22:	605a      	str	r2, [r3, #4]
 8002c24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002c26:	4b21      	ldr	r3, [pc, #132]	@ (8002cac <MX_TIM4_Init+0xa4>)
 8002c28:	4a21      	ldr	r2, [pc, #132]	@ (8002cb0 <MX_TIM4_Init+0xa8>)
 8002c2a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cac <MX_TIM4_Init+0xa4>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c32:	4b1e      	ldr	r3, [pc, #120]	@ (8002cac <MX_TIM4_Init+0xa4>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002c38:	4b1c      	ldr	r3, [pc, #112]	@ (8002cac <MX_TIM4_Init+0xa4>)
 8002c3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c3e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c40:	4b1a      	ldr	r3, [pc, #104]	@ (8002cac <MX_TIM4_Init+0xa4>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c46:	4b19      	ldr	r3, [pc, #100]	@ (8002cac <MX_TIM4_Init+0xa4>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002c50:	2300      	movs	r3, #0
 8002c52:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002c54:	2301      	movs	r3, #1
 8002c56:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002c60:	2300      	movs	r3, #0
 8002c62:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002c64:	2301      	movs	r3, #1
 8002c66:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002c70:	f107 030c 	add.w	r3, r7, #12
 8002c74:	4619      	mov	r1, r3
 8002c76:	480d      	ldr	r0, [pc, #52]	@ (8002cac <MX_TIM4_Init+0xa4>)
 8002c78:	f003 fa88 	bl	800618c <HAL_TIM_Encoder_Init>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002c82:	f7ff fcd9 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c86:	2300      	movs	r3, #0
 8002c88:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c8e:	463b      	mov	r3, r7
 8002c90:	4619      	mov	r1, r3
 8002c92:	4806      	ldr	r0, [pc, #24]	@ (8002cac <MX_TIM4_Init+0xa4>)
 8002c94:	f004 fc0c 	bl	80074b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002c9e:	f7ff fccb 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002ca2:	bf00      	nop
 8002ca4:	3730      	adds	r7, #48	@ 0x30
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	2000110c 	.word	0x2000110c
 8002cb0:	40000800 	.word	0x40000800

08002cb4 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b094      	sub	sp, #80	@ 0x50
 8002cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	605a      	str	r2, [r3, #4]
 8002cc4:	609a      	str	r2, [r3, #8]
 8002cc6:	60da      	str	r2, [r3, #12]
 8002cc8:	611a      	str	r2, [r3, #16]
 8002cca:	615a      	str	r2, [r3, #20]
 8002ccc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cce:	463b      	mov	r3, r7
 8002cd0:	2234      	movs	r2, #52	@ 0x34
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f008 ff65 	bl	800bba4 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002cda:	4b31      	ldr	r3, [pc, #196]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002cdc:	4a31      	ldr	r2, [pc, #196]	@ (8002da4 <MX_TIM16_Init+0xf0>)
 8002cde:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8002ce0:	4b2f      	ldr	r3, [pc, #188]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ce6:	4b2e      	ldr	r3, [pc, #184]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8002cec:	4b2c      	ldr	r3, [pc, #176]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002cee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002cf2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002cfa:	4b29      	ldr	r3, [pc, #164]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d00:	4b27      	ldr	r3, [pc, #156]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002d06:	4826      	ldr	r0, [pc, #152]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002d08:	f002 ff86 	bl	8005c18 <HAL_TIM_Base_Init>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8002d12:	f7ff fc91 	bl	8002638 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8002d16:	4822      	ldr	r0, [pc, #136]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002d18:	f003 f840 	bl	8005d9c <HAL_TIM_PWM_Init>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8002d22:	f7ff fc89 	bl	8002638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d26:	2360      	movs	r3, #96	@ 0x60
 8002d28:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d32:	2300      	movs	r3, #0
 8002d34:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d36:	2300      	movs	r3, #0
 8002d38:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d42:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002d46:	2200      	movs	r2, #0
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4815      	ldr	r0, [pc, #84]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002d4c:	f003 fc14 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8002d56:	f7ff fc6f 	bl	8002638 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d62:	2300      	movs	r3, #0
 8002d64:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d6e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d72:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002d74:	2300      	movs	r3, #0
 8002d76:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8002d7c:	463b      	mov	r3, r7
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4807      	ldr	r0, [pc, #28]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002d82:	f004 fc17 	bl	80075b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 8002d8c:	f7ff fc54 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8002d90:	4803      	ldr	r0, [pc, #12]	@ (8002da0 <MX_TIM16_Init+0xec>)
 8002d92:	f000 f8d1 	bl	8002f38 <HAL_TIM_MspPostInit>

}
 8002d96:	bf00      	nop
 8002d98:	3750      	adds	r7, #80	@ 0x50
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	20001158 	.word	0x20001158
 8002da4:	40014400 	.word	0x40014400

08002da8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a13      	ldr	r2, [pc, #76]	@ (8002e04 <HAL_TIM_Base_MspInit+0x5c>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d10c      	bne.n	8002dd4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dba:	4b13      	ldr	r3, [pc, #76]	@ (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dbe:	4a12      	ldr	r2, [pc, #72]	@ (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002dc0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002dc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002dc6:	4b10      	ldr	r3, [pc, #64]	@ (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002dc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8002dd2:	e010      	b.n	8002df6 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM16)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a0c      	ldr	r2, [pc, #48]	@ (8002e0c <HAL_TIM_Base_MspInit+0x64>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d10b      	bne.n	8002df6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002dde:	4b0a      	ldr	r3, [pc, #40]	@ (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002de2:	4a09      	ldr	r2, [pc, #36]	@ (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002de8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002dea:	4b07      	ldr	r3, [pc, #28]	@ (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df2:	60bb      	str	r3, [r7, #8]
 8002df4:	68bb      	ldr	r3, [r7, #8]
}
 8002df6:	bf00      	nop
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	40012c00 	.word	0x40012c00
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	40014400 	.word	0x40014400

08002e10 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b08c      	sub	sp, #48	@ 0x30
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	f107 031c 	add.w	r3, r7, #28
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	60da      	str	r2, [r3, #12]
 8002e26:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a3d      	ldr	r2, [pc, #244]	@ (8002f24 <HAL_TIM_Encoder_MspInit+0x114>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d144      	bne.n	8002ebc <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e32:	4b3d      	ldr	r3, [pc, #244]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e36:	4a3c      	ldr	r2, [pc, #240]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002e38:	f043 0302 	orr.w	r3, r3, #2
 8002e3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e3e:	4b3a      	ldr	r3, [pc, #232]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	61bb      	str	r3, [r7, #24]
 8002e48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e4a:	4b37      	ldr	r3, [pc, #220]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e4e:	4a36      	ldr	r2, [pc, #216]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002e50:	f043 0304 	orr.w	r3, r3, #4
 8002e54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e56:	4b34      	ldr	r3, [pc, #208]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e5a:	f003 0304 	and.w	r3, r3, #4
 8002e5e:	617b      	str	r3, [r7, #20]
 8002e60:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e62:	4b31      	ldr	r3, [pc, #196]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e66:	4a30      	ldr	r2, [pc, #192]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002e68:	f043 0302 	orr.w	r3, r3, #2
 8002e6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e6e:	4b2e      	ldr	r3, [pc, #184]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	613b      	str	r3, [r7, #16]
 8002e78:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = PHASEB2_Pin;
 8002e7a:	2340      	movs	r3, #64	@ 0x40
 8002e7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e7e:	2302      	movs	r3, #2
 8002e80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e82:	2300      	movs	r3, #0
 8002e84:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e86:	2300      	movs	r3, #0
 8002e88:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PHASEB2_GPIO_Port, &GPIO_InitStruct);
 8002e8e:	f107 031c 	add.w	r3, r7, #28
 8002e92:	4619      	mov	r1, r3
 8002e94:	4825      	ldr	r0, [pc, #148]	@ (8002f2c <HAL_TIM_Encoder_MspInit+0x11c>)
 8002e96:	f000 fecf 	bl	8003c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PHASEA2_Pin;
 8002e9a:	2320      	movs	r3, #32
 8002e9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002eaa:	2302      	movs	r3, #2
 8002eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PHASEA2_GPIO_Port, &GPIO_InitStruct);
 8002eae:	f107 031c 	add.w	r3, r7, #28
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	481e      	ldr	r0, [pc, #120]	@ (8002f30 <HAL_TIM_Encoder_MspInit+0x120>)
 8002eb6:	f000 febf 	bl	8003c38 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002eba:	e02e      	b.n	8002f1a <HAL_TIM_Encoder_MspInit+0x10a>
  else if(tim_encoderHandle->Instance==TIM4)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a1c      	ldr	r2, [pc, #112]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0x124>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d129      	bne.n	8002f1a <HAL_TIM_Encoder_MspInit+0x10a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ec6:	4b18      	ldr	r3, [pc, #96]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eca:	4a17      	ldr	r2, [pc, #92]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002ecc:	f043 0304 	orr.w	r3, r3, #4
 8002ed0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ed2:	4b15      	ldr	r3, [pc, #84]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed6:	f003 0304 	and.w	r3, r3, #4
 8002eda:	60fb      	str	r3, [r7, #12]
 8002edc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ede:	4b12      	ldr	r3, [pc, #72]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee2:	4a11      	ldr	r2, [pc, #68]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002ee4:	f043 0301 	orr.w	r3, r3, #1
 8002ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eea:	4b0f      	ldr	r3, [pc, #60]	@ (8002f28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	60bb      	str	r3, [r7, #8]
 8002ef4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PHASEB1_Pin|PHASEA1_Pin;
 8002ef6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002efc:	2302      	movs	r3, #2
 8002efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f00:	2300      	movs	r3, #0
 8002f02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f04:	2300      	movs	r3, #0
 8002f06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002f08:	230a      	movs	r3, #10
 8002f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f0c:	f107 031c 	add.w	r3, r7, #28
 8002f10:	4619      	mov	r1, r3
 8002f12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f16:	f000 fe8f 	bl	8003c38 <HAL_GPIO_Init>
}
 8002f1a:	bf00      	nop
 8002f1c:	3730      	adds	r7, #48	@ 0x30
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	40000400 	.word	0x40000400
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	48000800 	.word	0x48000800
 8002f30:	48000400 	.word	0x48000400
 8002f34:	40000800 	.word	0x40000800

08002f38 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b08a      	sub	sp, #40	@ 0x28
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f40:	f107 0314 	add.w	r3, r7, #20
 8002f44:	2200      	movs	r2, #0
 8002f46:	601a      	str	r2, [r3, #0]
 8002f48:	605a      	str	r2, [r3, #4]
 8002f4a:	609a      	str	r2, [r3, #8]
 8002f4c:	60da      	str	r2, [r3, #12]
 8002f4e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a32      	ldr	r2, [pc, #200]	@ (8003020 <HAL_TIM_MspPostInit+0xe8>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d13b      	bne.n	8002fd2 <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f5a:	4b32      	ldr	r3, [pc, #200]	@ (8003024 <HAL_TIM_MspPostInit+0xec>)
 8002f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f5e:	4a31      	ldr	r2, [pc, #196]	@ (8003024 <HAL_TIM_MspPostInit+0xec>)
 8002f60:	f043 0302 	orr.w	r3, r3, #2
 8002f64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f66:	4b2f      	ldr	r3, [pc, #188]	@ (8003024 <HAL_TIM_MspPostInit+0xec>)
 8002f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	613b      	str	r3, [r7, #16]
 8002f70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f72:	4b2c      	ldr	r3, [pc, #176]	@ (8003024 <HAL_TIM_MspPostInit+0xec>)
 8002f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f76:	4a2b      	ldr	r2, [pc, #172]	@ (8003024 <HAL_TIM_MspPostInit+0xec>)
 8002f78:	f043 0301 	orr.w	r3, r3, #1
 8002f7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f7e:	4b29      	ldr	r3, [pc, #164]	@ (8003024 <HAL_TIM_MspPostInit+0xec>)
 8002f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	60fb      	str	r3, [r7, #12]
 8002f88:	68fb      	ldr	r3, [r7, #12]
    PB13     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002f8a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002f8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f90:	2302      	movs	r3, #2
 8002f92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f94:	2300      	movs	r3, #0
 8002f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002f9c:	2306      	movs	r3, #6
 8002f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fa0:	f107 0314 	add.w	r3, r7, #20
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	4820      	ldr	r0, [pc, #128]	@ (8003028 <HAL_TIM_MspPostInit+0xf0>)
 8002fa8:	f000 fe46 	bl	8003c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002fac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002fbe:	2306      	movs	r3, #6
 8002fc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fc2:	f107 0314 	add.w	r3, r7, #20
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fcc:	f000 fe34 	bl	8003c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8002fd0:	e021      	b.n	8003016 <HAL_TIM_MspPostInit+0xde>
  else if(timHandle->Instance==TIM16)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a15      	ldr	r2, [pc, #84]	@ (800302c <HAL_TIM_MspPostInit+0xf4>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d11c      	bne.n	8003016 <HAL_TIM_MspPostInit+0xde>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fdc:	4b11      	ldr	r3, [pc, #68]	@ (8003024 <HAL_TIM_MspPostInit+0xec>)
 8002fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe0:	4a10      	ldr	r2, [pc, #64]	@ (8003024 <HAL_TIM_MspPostInit+0xec>)
 8002fe2:	f043 0301 	orr.w	r3, r3, #1
 8002fe6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8003024 <HAL_TIM_MspPostInit+0xec>)
 8002fea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = M_SCTR_LIDAR_Pin;
 8002ff4:	2340      	movs	r3, #64	@ 0x40
 8002ff6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003000:	2300      	movs	r3, #0
 8003002:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8003004:	2301      	movs	r3, #1
 8003006:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M_SCTR_LIDAR_GPIO_Port, &GPIO_InitStruct);
 8003008:	f107 0314 	add.w	r3, r7, #20
 800300c:	4619      	mov	r1, r3
 800300e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003012:	f000 fe11 	bl	8003c38 <HAL_GPIO_Init>
}
 8003016:	bf00      	nop
 8003018:	3728      	adds	r7, #40	@ 0x28
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40012c00 	.word	0x40012c00
 8003024:	40021000 	.word	0x40021000
 8003028:	48000400 	.word	0x48000400
 800302c:	40014400 	.word	0x40014400

08003030 <MX_UART4_Init>:
UART_HandleTypeDef huart3;
DMA_HandleTypeDef hdma_usart3_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003034:	4b22      	ldr	r3, [pc, #136]	@ (80030c0 <MX_UART4_Init+0x90>)
 8003036:	4a23      	ldr	r2, [pc, #140]	@ (80030c4 <MX_UART4_Init+0x94>)
 8003038:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800303a:	4b21      	ldr	r3, [pc, #132]	@ (80030c0 <MX_UART4_Init+0x90>)
 800303c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003040:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003042:	4b1f      	ldr	r3, [pc, #124]	@ (80030c0 <MX_UART4_Init+0x90>)
 8003044:	2200      	movs	r2, #0
 8003046:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003048:	4b1d      	ldr	r3, [pc, #116]	@ (80030c0 <MX_UART4_Init+0x90>)
 800304a:	2200      	movs	r2, #0
 800304c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800304e:	4b1c      	ldr	r3, [pc, #112]	@ (80030c0 <MX_UART4_Init+0x90>)
 8003050:	2200      	movs	r2, #0
 8003052:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003054:	4b1a      	ldr	r3, [pc, #104]	@ (80030c0 <MX_UART4_Init+0x90>)
 8003056:	220c      	movs	r2, #12
 8003058:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800305a:	4b19      	ldr	r3, [pc, #100]	@ (80030c0 <MX_UART4_Init+0x90>)
 800305c:	2200      	movs	r2, #0
 800305e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003060:	4b17      	ldr	r3, [pc, #92]	@ (80030c0 <MX_UART4_Init+0x90>)
 8003062:	2200      	movs	r2, #0
 8003064:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003066:	4b16      	ldr	r3, [pc, #88]	@ (80030c0 <MX_UART4_Init+0x90>)
 8003068:	2200      	movs	r2, #0
 800306a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800306c:	4b14      	ldr	r3, [pc, #80]	@ (80030c0 <MX_UART4_Init+0x90>)
 800306e:	2200      	movs	r2, #0
 8003070:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003072:	4b13      	ldr	r3, [pc, #76]	@ (80030c0 <MX_UART4_Init+0x90>)
 8003074:	2200      	movs	r2, #0
 8003076:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003078:	4811      	ldr	r0, [pc, #68]	@ (80030c0 <MX_UART4_Init+0x90>)
 800307a:	f004 fb92 	bl	80077a2 <HAL_UART_Init>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8003084:	f7ff fad8 	bl	8002638 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003088:	2100      	movs	r1, #0
 800308a:	480d      	ldr	r0, [pc, #52]	@ (80030c0 <MX_UART4_Init+0x90>)
 800308c:	f005 ff7c 	bl	8008f88 <HAL_UARTEx_SetTxFifoThreshold>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8003096:	f7ff facf 	bl	8002638 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800309a:	2100      	movs	r1, #0
 800309c:	4808      	ldr	r0, [pc, #32]	@ (80030c0 <MX_UART4_Init+0x90>)
 800309e:	f005 ffb1 	bl	8009004 <HAL_UARTEx_SetRxFifoThreshold>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80030a8:	f7ff fac6 	bl	8002638 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80030ac:	4804      	ldr	r0, [pc, #16]	@ (80030c0 <MX_UART4_Init+0x90>)
 80030ae:	f005 ff32 	bl	8008f16 <HAL_UARTEx_DisableFifoMode>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80030b8:	f7ff fabe 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80030bc:	bf00      	nop
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	200011a4 	.word	0x200011a4
 80030c4:	40004c00 	.word	0x40004c00

080030c8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80030cc:	4b22      	ldr	r3, [pc, #136]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 80030ce:	4a23      	ldr	r2, [pc, #140]	@ (800315c <MX_USART3_UART_Init+0x94>)
 80030d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80030d2:	4b21      	ldr	r3, [pc, #132]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 80030d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80030d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80030da:	4b1f      	ldr	r3, [pc, #124]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 80030dc:	2200      	movs	r2, #0
 80030de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80030e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80030e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80030ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 80030ee:	220c      	movs	r2, #12
 80030f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030f2:	4b19      	ldr	r3, [pc, #100]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80030f8:	4b17      	ldr	r3, [pc, #92]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030fe:	4b16      	ldr	r3, [pc, #88]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 8003100:	2200      	movs	r2, #0
 8003102:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003104:	4b14      	ldr	r3, [pc, #80]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 8003106:	2200      	movs	r2, #0
 8003108:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800310a:	4b13      	ldr	r3, [pc, #76]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 800310c:	2200      	movs	r2, #0
 800310e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003110:	4811      	ldr	r0, [pc, #68]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 8003112:	f004 fb46 	bl	80077a2 <HAL_UART_Init>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800311c:	f7ff fa8c 	bl	8002638 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003120:	2100      	movs	r1, #0
 8003122:	480d      	ldr	r0, [pc, #52]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 8003124:	f005 ff30 	bl	8008f88 <HAL_UARTEx_SetTxFifoThreshold>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800312e:	f7ff fa83 	bl	8002638 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003132:	2100      	movs	r1, #0
 8003134:	4808      	ldr	r0, [pc, #32]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 8003136:	f005 ff65 	bl	8009004 <HAL_UARTEx_SetRxFifoThreshold>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003140:	f7ff fa7a 	bl	8002638 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003144:	4804      	ldr	r0, [pc, #16]	@ (8003158 <MX_USART3_UART_Init+0x90>)
 8003146:	f005 fee6 	bl	8008f16 <HAL_UARTEx_DisableFifoMode>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003150:	f7ff fa72 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003154:	bf00      	nop
 8003156:	bd80      	pop	{r7, pc}
 8003158:	20001238 	.word	0x20001238
 800315c:	40004800 	.word	0x40004800

08003160 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b09c      	sub	sp, #112	@ 0x70
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003168:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	605a      	str	r2, [r3, #4]
 8003172:	609a      	str	r2, [r3, #8]
 8003174:	60da      	str	r2, [r3, #12]
 8003176:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003178:	f107 0318 	add.w	r3, r7, #24
 800317c:	2244      	movs	r2, #68	@ 0x44
 800317e:	2100      	movs	r1, #0
 8003180:	4618      	mov	r0, r3
 8003182:	f008 fd0f 	bl	800bba4 <memset>
  if(uartHandle->Instance==UART4)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a5a      	ldr	r2, [pc, #360]	@ (80032f4 <HAL_UART_MspInit+0x194>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d13f      	bne.n	8003210 <HAL_UART_MspInit+0xb0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003190:	2308      	movs	r3, #8
 8003192:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003194:	2300      	movs	r3, #0
 8003196:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003198:	f107 0318 	add.w	r3, r7, #24
 800319c:	4618      	mov	r0, r3
 800319e:	f002 fb4b 	bl	8005838 <HAL_RCCEx_PeriphCLKConfig>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80031a8:	f7ff fa46 	bl	8002638 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80031ac:	4b52      	ldr	r3, [pc, #328]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 80031ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b0:	4a51      	ldr	r2, [pc, #324]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 80031b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80031b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80031b8:	4b4f      	ldr	r3, [pc, #316]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 80031ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031c0:	617b      	str	r3, [r7, #20]
 80031c2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031c4:	4b4c      	ldr	r3, [pc, #304]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 80031c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031c8:	4a4b      	ldr	r2, [pc, #300]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 80031ca:	f043 0304 	orr.w	r3, r3, #4
 80031ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031d0:	4b49      	ldr	r3, [pc, #292]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 80031d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	613b      	str	r3, [r7, #16]
 80031da:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = TX_SWD_Pin|RX_SWD_Pin;
 80031dc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80031e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031e2:	2302      	movs	r3, #2
 80031e4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e6:	2300      	movs	r3, #0
 80031e8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ea:	2300      	movs	r3, #0
 80031ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80031ee:	2305      	movs	r3, #5
 80031f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031f2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80031f6:	4619      	mov	r1, r3
 80031f8:	4840      	ldr	r0, [pc, #256]	@ (80032fc <HAL_UART_MspInit+0x19c>)
 80031fa:	f000 fd1d 	bl	8003c38 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80031fe:	2200      	movs	r2, #0
 8003200:	2105      	movs	r1, #5
 8003202:	2034      	movs	r0, #52	@ 0x34
 8003204:	f000 f9be 	bl	8003584 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003208:	2034      	movs	r0, #52	@ 0x34
 800320a:	f000 f9d5 	bl	80035b8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800320e:	e06d      	b.n	80032ec <HAL_UART_MspInit+0x18c>
  else if(uartHandle->Instance==USART3)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a3a      	ldr	r2, [pc, #232]	@ (8003300 <HAL_UART_MspInit+0x1a0>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d168      	bne.n	80032ec <HAL_UART_MspInit+0x18c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800321a:	2304      	movs	r3, #4
 800321c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800321e:	2300      	movs	r3, #0
 8003220:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003222:	f107 0318 	add.w	r3, r7, #24
 8003226:	4618      	mov	r0, r3
 8003228:	f002 fb06 	bl	8005838 <HAL_RCCEx_PeriphCLKConfig>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8003232:	f7ff fa01 	bl	8002638 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003236:	4b30      	ldr	r3, [pc, #192]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 8003238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323a:	4a2f      	ldr	r2, [pc, #188]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 800323c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003240:	6593      	str	r3, [r2, #88]	@ 0x58
 8003242:	4b2d      	ldr	r3, [pc, #180]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 8003244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003246:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800324e:	4b2a      	ldr	r3, [pc, #168]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 8003250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003252:	4a29      	ldr	r2, [pc, #164]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 8003254:	f043 0302 	orr.w	r3, r3, #2
 8003258:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800325a:	4b27      	ldr	r3, [pc, #156]	@ (80032f8 <HAL_UART_MspInit+0x198>)
 800325c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	60bb      	str	r3, [r7, #8]
 8003264:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin|LIDAR_TX_Pin;
 8003266:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800326a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800326c:	2302      	movs	r3, #2
 800326e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003270:	2300      	movs	r3, #0
 8003272:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003274:	2300      	movs	r3, #0
 8003276:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003278:	2307      	movs	r3, #7
 800327a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800327c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003280:	4619      	mov	r1, r3
 8003282:	4820      	ldr	r0, [pc, #128]	@ (8003304 <HAL_UART_MspInit+0x1a4>)
 8003284:	f000 fcd8 	bl	8003c38 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8003288:	4b1f      	ldr	r3, [pc, #124]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 800328a:	4a20      	ldr	r2, [pc, #128]	@ (800330c <HAL_UART_MspInit+0x1ac>)
 800328c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800328e:	4b1e      	ldr	r3, [pc, #120]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 8003290:	221c      	movs	r2, #28
 8003292:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003294:	4b1c      	ldr	r3, [pc, #112]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 8003296:	2200      	movs	r2, #0
 8003298:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800329a:	4b1b      	ldr	r3, [pc, #108]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 800329c:	2200      	movs	r2, #0
 800329e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80032a0:	4b19      	ldr	r3, [pc, #100]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 80032a2:	2280      	movs	r2, #128	@ 0x80
 80032a4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032a6:	4b18      	ldr	r3, [pc, #96]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032ac:	4b16      	ldr	r3, [pc, #88]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80032b2:	4b15      	ldr	r3, [pc, #84]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 80032b4:	2220      	movs	r2, #32
 80032b6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80032b8:	4b13      	ldr	r3, [pc, #76]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80032be:	4812      	ldr	r0, [pc, #72]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 80032c0:	f000 f988 	bl	80035d4 <HAL_DMA_Init>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <HAL_UART_MspInit+0x16e>
      Error_Handler();
 80032ca:	f7ff f9b5 	bl	8002638 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 80032d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80032d6:	4a0c      	ldr	r2, [pc, #48]	@ (8003308 <HAL_UART_MspInit+0x1a8>)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80032dc:	2200      	movs	r2, #0
 80032de:	2105      	movs	r1, #5
 80032e0:	2027      	movs	r0, #39	@ 0x27
 80032e2:	f000 f94f 	bl	8003584 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80032e6:	2027      	movs	r0, #39	@ 0x27
 80032e8:	f000 f966 	bl	80035b8 <HAL_NVIC_EnableIRQ>
}
 80032ec:	bf00      	nop
 80032ee:	3770      	adds	r7, #112	@ 0x70
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	40004c00 	.word	0x40004c00
 80032f8:	40021000 	.word	0x40021000
 80032fc:	48000800 	.word	0x48000800
 8003300:	40004800 	.word	0x40004800
 8003304:	48000400 	.word	0x48000400
 8003308:	200012cc 	.word	0x200012cc
 800330c:	40020008 	.word	0x40020008

08003310 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003310:	480d      	ldr	r0, [pc, #52]	@ (8003348 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003312:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003314:	f7ff fb52 	bl	80029bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003318:	480c      	ldr	r0, [pc, #48]	@ (800334c <LoopForever+0x6>)
  ldr r1, =_edata
 800331a:	490d      	ldr	r1, [pc, #52]	@ (8003350 <LoopForever+0xa>)
  ldr r2, =_sidata
 800331c:	4a0d      	ldr	r2, [pc, #52]	@ (8003354 <LoopForever+0xe>)
  movs r3, #0
 800331e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003320:	e002      	b.n	8003328 <LoopCopyDataInit>

08003322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003326:	3304      	adds	r3, #4

08003328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800332a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800332c:	d3f9      	bcc.n	8003322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800332e:	4a0a      	ldr	r2, [pc, #40]	@ (8003358 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003330:	4c0a      	ldr	r4, [pc, #40]	@ (800335c <LoopForever+0x16>)
  movs r3, #0
 8003332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003334:	e001      	b.n	800333a <LoopFillZerobss>

08003336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003338:	3204      	adds	r2, #4

0800333a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800333a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800333c:	d3fb      	bcc.n	8003336 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800333e:	f008 fc89 	bl	800bc54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003342:	f7fe ff25 	bl	8002190 <main>

08003346 <LoopForever>:

LoopForever:
    b LoopForever
 8003346:	e7fe      	b.n	8003346 <LoopForever>
  ldr   r0, =_estack
 8003348:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800334c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003350:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003354:	0800fda8 	.word	0x0800fda8
  ldr r2, =_sbss
 8003358:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800335c:	20003ce0 	.word	0x20003ce0

08003360 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003360:	e7fe      	b.n	8003360 <ADC1_2_IRQHandler>

08003362 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b082      	sub	sp, #8
 8003366:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003368:	2300      	movs	r3, #0
 800336a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800336c:	2003      	movs	r0, #3
 800336e:	f000 f8fe 	bl	800356e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003372:	200f      	movs	r0, #15
 8003374:	f7ff f990 	bl	8002698 <HAL_InitTick>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d002      	beq.n	8003384 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	71fb      	strb	r3, [r7, #7]
 8003382:	e001      	b.n	8003388 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003384:	f7ff f95e 	bl	8002644 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003388:	79fb      	ldrb	r3, [r7, #7]

}
 800338a:	4618      	mov	r0, r3
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
	...

08003394 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003398:	4b05      	ldr	r3, [pc, #20]	@ (80033b0 <HAL_IncTick+0x1c>)
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	4b05      	ldr	r3, [pc, #20]	@ (80033b4 <HAL_IncTick+0x20>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4413      	add	r3, r2
 80033a2:	4a03      	ldr	r2, [pc, #12]	@ (80033b0 <HAL_IncTick+0x1c>)
 80033a4:	6013      	str	r3, [r2, #0]
}
 80033a6:	bf00      	nop
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr
 80033b0:	2000132c 	.word	0x2000132c
 80033b4:	20000008 	.word	0x20000008

080033b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  return uwTick;
 80033bc:	4b03      	ldr	r3, [pc, #12]	@ (80033cc <HAL_GetTick+0x14>)
 80033be:	681b      	ldr	r3, [r3, #0]
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	2000132c 	.word	0x2000132c

080033d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033d8:	f7ff ffee 	bl	80033b8 <HAL_GetTick>
 80033dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e8:	d004      	beq.n	80033f4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80033ea:	4b09      	ldr	r3, [pc, #36]	@ (8003410 <HAL_Delay+0x40>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	4413      	add	r3, r2
 80033f2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033f4:	bf00      	nop
 80033f6:	f7ff ffdf 	bl	80033b8 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	429a      	cmp	r2, r3
 8003404:	d8f7      	bhi.n	80033f6 <HAL_Delay+0x26>
  {
  }
}
 8003406:	bf00      	nop
 8003408:	bf00      	nop
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	20000008 	.word	0x20000008

08003414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003424:	4b0c      	ldr	r3, [pc, #48]	@ (8003458 <__NVIC_SetPriorityGrouping+0x44>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003430:	4013      	ands	r3, r2
 8003432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800343c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003440:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003444:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003446:	4a04      	ldr	r2, [pc, #16]	@ (8003458 <__NVIC_SetPriorityGrouping+0x44>)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	60d3      	str	r3, [r2, #12]
}
 800344c:	bf00      	nop
 800344e:	3714      	adds	r7, #20
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003460:	4b04      	ldr	r3, [pc, #16]	@ (8003474 <__NVIC_GetPriorityGrouping+0x18>)
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	0a1b      	lsrs	r3, r3, #8
 8003466:	f003 0307 	and.w	r3, r3, #7
}
 800346a:	4618      	mov	r0, r3
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	e000ed00 	.word	0xe000ed00

08003478 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	4603      	mov	r3, r0
 8003480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	2b00      	cmp	r3, #0
 8003488:	db0b      	blt.n	80034a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800348a:	79fb      	ldrb	r3, [r7, #7]
 800348c:	f003 021f 	and.w	r2, r3, #31
 8003490:	4907      	ldr	r1, [pc, #28]	@ (80034b0 <__NVIC_EnableIRQ+0x38>)
 8003492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003496:	095b      	lsrs	r3, r3, #5
 8003498:	2001      	movs	r0, #1
 800349a:	fa00 f202 	lsl.w	r2, r0, r2
 800349e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	e000e100 	.word	0xe000e100

080034b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	6039      	str	r1, [r7, #0]
 80034be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	db0a      	blt.n	80034de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	490c      	ldr	r1, [pc, #48]	@ (8003500 <__NVIC_SetPriority+0x4c>)
 80034ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d2:	0112      	lsls	r2, r2, #4
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	440b      	add	r3, r1
 80034d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034dc:	e00a      	b.n	80034f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	4908      	ldr	r1, [pc, #32]	@ (8003504 <__NVIC_SetPriority+0x50>)
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	3b04      	subs	r3, #4
 80034ec:	0112      	lsls	r2, r2, #4
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	440b      	add	r3, r1
 80034f2:	761a      	strb	r2, [r3, #24]
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	e000e100 	.word	0xe000e100
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003508:	b480      	push	{r7}
 800350a:	b089      	sub	sp, #36	@ 0x24
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f1c3 0307 	rsb	r3, r3, #7
 8003522:	2b04      	cmp	r3, #4
 8003524:	bf28      	it	cs
 8003526:	2304      	movcs	r3, #4
 8003528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3304      	adds	r3, #4
 800352e:	2b06      	cmp	r3, #6
 8003530:	d902      	bls.n	8003538 <NVIC_EncodePriority+0x30>
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3b03      	subs	r3, #3
 8003536:	e000      	b.n	800353a <NVIC_EncodePriority+0x32>
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800353c:	f04f 32ff 	mov.w	r2, #4294967295
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43da      	mvns	r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	401a      	ands	r2, r3
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003550:	f04f 31ff 	mov.w	r1, #4294967295
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	fa01 f303 	lsl.w	r3, r1, r3
 800355a:	43d9      	mvns	r1, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003560:	4313      	orrs	r3, r2
         );
}
 8003562:	4618      	mov	r0, r3
 8003564:	3724      	adds	r7, #36	@ 0x24
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr

0800356e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b082      	sub	sp, #8
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f7ff ff4c 	bl	8003414 <__NVIC_SetPriorityGrouping>
}
 800357c:	bf00      	nop
 800357e:	3708      	adds	r7, #8
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0
 800358a:	4603      	mov	r3, r0
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003592:	f7ff ff63 	bl	800345c <__NVIC_GetPriorityGrouping>
 8003596:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	68b9      	ldr	r1, [r7, #8]
 800359c:	6978      	ldr	r0, [r7, #20]
 800359e:	f7ff ffb3 	bl	8003508 <NVIC_EncodePriority>
 80035a2:	4602      	mov	r2, r0
 80035a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035a8:	4611      	mov	r1, r2
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7ff ff82 	bl	80034b4 <__NVIC_SetPriority>
}
 80035b0:	bf00      	nop
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4603      	mov	r3, r0
 80035c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff ff56 	bl	8003478 <__NVIC_EnableIRQ>
}
 80035cc:	bf00      	nop
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e08d      	b.n	8003702 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	461a      	mov	r2, r3
 80035ec:	4b47      	ldr	r3, [pc, #284]	@ (800370c <HAL_DMA_Init+0x138>)
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d80f      	bhi.n	8003612 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	461a      	mov	r2, r3
 80035f8:	4b45      	ldr	r3, [pc, #276]	@ (8003710 <HAL_DMA_Init+0x13c>)
 80035fa:	4413      	add	r3, r2
 80035fc:	4a45      	ldr	r2, [pc, #276]	@ (8003714 <HAL_DMA_Init+0x140>)
 80035fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003602:	091b      	lsrs	r3, r3, #4
 8003604:	009a      	lsls	r2, r3, #2
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a42      	ldr	r2, [pc, #264]	@ (8003718 <HAL_DMA_Init+0x144>)
 800360e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003610:	e00e      	b.n	8003630 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	461a      	mov	r2, r3
 8003618:	4b40      	ldr	r3, [pc, #256]	@ (800371c <HAL_DMA_Init+0x148>)
 800361a:	4413      	add	r3, r2
 800361c:	4a3d      	ldr	r2, [pc, #244]	@ (8003714 <HAL_DMA_Init+0x140>)
 800361e:	fba2 2303 	umull	r2, r3, r2, r3
 8003622:	091b      	lsrs	r3, r3, #4
 8003624:	009a      	lsls	r2, r3, #2
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a3c      	ldr	r2, [pc, #240]	@ (8003720 <HAL_DMA_Init+0x14c>)
 800362e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800364a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003654:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003660:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	699b      	ldr	r3, [r3, #24]
 8003666:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800366c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	4313      	orrs	r3, r2
 8003678:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 fa76 	bl	8003b74 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003690:	d102      	bne.n	8003698 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685a      	ldr	r2, [r3, #4]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036ac:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d010      	beq.n	80036d8 <HAL_DMA_Init+0x104>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	2b04      	cmp	r3, #4
 80036bc:	d80c      	bhi.n	80036d8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 fa96 	bl	8003bf0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c8:	2200      	movs	r2, #0
 80036ca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80036d4:	605a      	str	r2, [r3, #4]
 80036d6:	e008      	b.n	80036ea <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	40020407 	.word	0x40020407
 8003710:	bffdfff8 	.word	0xbffdfff8
 8003714:	cccccccd 	.word	0xcccccccd
 8003718:	40020000 	.word	0x40020000
 800371c:	bffdfbf8 	.word	0xbffdfbf8
 8003720:	40020400 	.word	0x40020400

08003724 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
 8003730:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800373c:	2b01      	cmp	r3, #1
 800373e:	d101      	bne.n	8003744 <HAL_DMA_Start_IT+0x20>
 8003740:	2302      	movs	r3, #2
 8003742:	e066      	b.n	8003812 <HAL_DMA_Start_IT+0xee>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b01      	cmp	r3, #1
 8003756:	d155      	bne.n	8003804 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2202      	movs	r2, #2
 800375c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f022 0201 	bic.w	r2, r2, #1
 8003774:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	68b9      	ldr	r1, [r7, #8]
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 f9bb 	bl	8003af8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003786:	2b00      	cmp	r3, #0
 8003788:	d008      	beq.n	800379c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f042 020e 	orr.w	r2, r2, #14
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	e00f      	b.n	80037bc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 0204 	bic.w	r2, r2, #4
 80037aa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f042 020a 	orr.w	r2, r2, #10
 80037ba:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d007      	beq.n	80037da <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037d8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d007      	beq.n	80037f2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037f0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f042 0201 	orr.w	r2, r2, #1
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	e005      	b.n	8003810 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800380c:	2302      	movs	r3, #2
 800380e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003810:	7dfb      	ldrb	r3, [r7, #23]
}
 8003812:	4618      	mov	r0, r3
 8003814:	3718      	adds	r7, #24
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800381a:	b480      	push	{r7}
 800381c:	b085      	sub	sp, #20
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003822:	2300      	movs	r3, #0
 8003824:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d005      	beq.n	800383e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2204      	movs	r2, #4
 8003836:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	73fb      	strb	r3, [r7, #15]
 800383c:	e037      	b.n	80038ae <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f022 020e 	bic.w	r2, r2, #14
 800384c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003858:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800385c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0201 	bic.w	r2, r2, #1
 800386c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003872:	f003 021f 	and.w	r2, r3, #31
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387a:	2101      	movs	r1, #1
 800387c:	fa01 f202 	lsl.w	r2, r1, r2
 8003880:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800388a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00c      	beq.n	80038ae <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800389e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038a2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80038ac:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80038be:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3714      	adds	r7, #20
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038d4:	2300      	movs	r3, #0
 80038d6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	d00d      	beq.n	8003900 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2204      	movs	r2, #4
 80038e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2201      	movs	r2, #1
 80038ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	73fb      	strb	r3, [r7, #15]
 80038fe:	e047      	b.n	8003990 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 020e 	bic.w	r2, r2, #14
 800390e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f022 0201 	bic.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800392a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800392e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003934:	f003 021f 	and.w	r2, r3, #31
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393c:	2101      	movs	r1, #1
 800393e:	fa01 f202 	lsl.w	r2, r1, r2
 8003942:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800394c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00c      	beq.n	8003970 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003960:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003964:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800396e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	4798      	blx	r3
    }
  }
  return status;
 8003990:	7bfb      	ldrb	r3, [r7, #15]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b084      	sub	sp, #16
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b6:	f003 031f 	and.w	r3, r3, #31
 80039ba:	2204      	movs	r2, #4
 80039bc:	409a      	lsls	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	4013      	ands	r3, r2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d026      	beq.n	8003a14 <HAL_DMA_IRQHandler+0x7a>
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	f003 0304 	and.w	r3, r3, #4
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d021      	beq.n	8003a14 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0320 	and.w	r3, r3, #32
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d107      	bne.n	80039ee <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 0204 	bic.w	r2, r2, #4
 80039ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f2:	f003 021f 	and.w	r2, r3, #31
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fa:	2104      	movs	r1, #4
 80039fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003a00:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d071      	beq.n	8003aee <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003a12:	e06c      	b.n	8003aee <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a18:	f003 031f 	and.w	r3, r3, #31
 8003a1c:	2202      	movs	r2, #2
 8003a1e:	409a      	lsls	r2, r3
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	4013      	ands	r3, r2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d02e      	beq.n	8003a86 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d029      	beq.n	8003a86 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0320 	and.w	r3, r3, #32
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10b      	bne.n	8003a58 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 020a 	bic.w	r2, r2, #10
 8003a4e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a5c:	f003 021f 	and.w	r2, r3, #31
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a64:	2102      	movs	r1, #2
 8003a66:	fa01 f202 	lsl.w	r2, r1, r2
 8003a6a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d038      	beq.n	8003aee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003a84:	e033      	b.n	8003aee <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8a:	f003 031f 	and.w	r3, r3, #31
 8003a8e:	2208      	movs	r2, #8
 8003a90:	409a      	lsls	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	4013      	ands	r3, r2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d02a      	beq.n	8003af0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	f003 0308 	and.w	r3, r3, #8
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d025      	beq.n	8003af0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 020e 	bic.w	r2, r2, #14
 8003ab2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab8:	f003 021f 	and.w	r2, r3, #31
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac0:	2101      	movs	r1, #1
 8003ac2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ac6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d004      	beq.n	8003af0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003aee:	bf00      	nop
 8003af0:	bf00      	nop
}
 8003af2:	3710      	adds	r7, #16
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b085      	sub	sp, #20
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
 8003b04:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b0e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d004      	beq.n	8003b22 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1c:	68fa      	ldr	r2, [r7, #12]
 8003b1e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b20:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b26:	f003 021f 	and.w	r2, r3, #31
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2e:	2101      	movs	r1, #1
 8003b30:	fa01 f202 	lsl.w	r2, r1, r2
 8003b34:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	2b10      	cmp	r3, #16
 8003b44:	d108      	bne.n	8003b58 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b56:	e007      	b.n	8003b68 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68ba      	ldr	r2, [r7, #8]
 8003b5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	60da      	str	r2, [r3, #12]
}
 8003b68:	bf00      	nop
 8003b6a:	3714      	adds	r7, #20
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b087      	sub	sp, #28
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	461a      	mov	r2, r3
 8003b82:	4b16      	ldr	r3, [pc, #88]	@ (8003bdc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d802      	bhi.n	8003b8e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003b88:	4b15      	ldr	r3, [pc, #84]	@ (8003be0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003b8a:	617b      	str	r3, [r7, #20]
 8003b8c:	e001      	b.n	8003b92 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003b8e:	4b15      	ldr	r3, [pc, #84]	@ (8003be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003b90:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	3b08      	subs	r3, #8
 8003b9e:	4a12      	ldr	r2, [pc, #72]	@ (8003be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba4:	091b      	lsrs	r3, r3, #4
 8003ba6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bac:	089b      	lsrs	r3, r3, #2
 8003bae:	009a      	lsls	r2, r3, #2
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a0b      	ldr	r2, [pc, #44]	@ (8003bec <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003bbe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f003 031f 	and.w	r3, r3, #31
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	409a      	lsls	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003bce:	bf00      	nop
 8003bd0:	371c      	adds	r7, #28
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	40020407 	.word	0x40020407
 8003be0:	40020800 	.word	0x40020800
 8003be4:	40020820 	.word	0x40020820
 8003be8:	cccccccd 	.word	0xcccccccd
 8003bec:	40020880 	.word	0x40020880

08003bf0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	4b0b      	ldr	r3, [pc, #44]	@ (8003c30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003c04:	4413      	add	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	461a      	mov	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a08      	ldr	r2, [pc, #32]	@ (8003c34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003c12:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	3b01      	subs	r3, #1
 8003c18:	f003 031f 	and.w	r3, r3, #31
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	409a      	lsls	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003c24:	bf00      	nop
 8003c26:	3714      	adds	r7, #20
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr
 8003c30:	1000823f 	.word	0x1000823f
 8003c34:	40020940 	.word	0x40020940

08003c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b087      	sub	sp, #28
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003c46:	e15a      	b.n	8003efe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	2101      	movs	r1, #1
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	fa01 f303 	lsl.w	r3, r1, r3
 8003c54:	4013      	ands	r3, r2
 8003c56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 814c 	beq.w	8003ef8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 0303 	and.w	r3, r3, #3
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d005      	beq.n	8003c78 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d130      	bne.n	8003cda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	2203      	movs	r2, #3
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	43db      	mvns	r3, r3
 8003c8a:	693a      	ldr	r2, [r7, #16]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	68da      	ldr	r2, [r3, #12]
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	693a      	ldr	r2, [r7, #16]
 8003ca6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cae:	2201      	movs	r2, #1
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb6:	43db      	mvns	r3, r3
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	091b      	lsrs	r3, r3, #4
 8003cc4:	f003 0201 	and.w	r2, r3, #1
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	fa02 f303 	lsl.w	r3, r2, r3
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	693a      	ldr	r2, [r7, #16]
 8003cd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	2b03      	cmp	r3, #3
 8003ce4:	d017      	beq.n	8003d16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	2203      	movs	r2, #3
 8003cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf6:	43db      	mvns	r3, r3
 8003cf8:	693a      	ldr	r2, [r7, #16]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	689a      	ldr	r2, [r3, #8]
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f003 0303 	and.w	r3, r3, #3
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d123      	bne.n	8003d6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	08da      	lsrs	r2, r3, #3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3208      	adds	r2, #8
 8003d2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	220f      	movs	r2, #15
 8003d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3e:	43db      	mvns	r3, r3
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	4013      	ands	r3, r2
 8003d44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	691a      	ldr	r2, [r3, #16]
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f003 0307 	and.w	r3, r3, #7
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	fa02 f303 	lsl.w	r3, r2, r3
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	08da      	lsrs	r2, r3, #3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	3208      	adds	r2, #8
 8003d64:	6939      	ldr	r1, [r7, #16]
 8003d66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	005b      	lsls	r3, r3, #1
 8003d74:	2203      	movs	r2, #3
 8003d76:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7a:	43db      	mvns	r3, r3
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	4013      	ands	r3, r2
 8003d80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f003 0203 	and.w	r2, r3, #3
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	005b      	lsls	r3, r3, #1
 8003d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f000 80a6 	beq.w	8003ef8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dac:	4b5b      	ldr	r3, [pc, #364]	@ (8003f1c <HAL_GPIO_Init+0x2e4>)
 8003dae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003db0:	4a5a      	ldr	r2, [pc, #360]	@ (8003f1c <HAL_GPIO_Init+0x2e4>)
 8003db2:	f043 0301 	orr.w	r3, r3, #1
 8003db6:	6613      	str	r3, [r2, #96]	@ 0x60
 8003db8:	4b58      	ldr	r3, [pc, #352]	@ (8003f1c <HAL_GPIO_Init+0x2e4>)
 8003dba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	60bb      	str	r3, [r7, #8]
 8003dc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dc4:	4a56      	ldr	r2, [pc, #344]	@ (8003f20 <HAL_GPIO_Init+0x2e8>)
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	089b      	lsrs	r3, r3, #2
 8003dca:	3302      	adds	r3, #2
 8003dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	f003 0303 	and.w	r3, r3, #3
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	220f      	movs	r2, #15
 8003ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8003de0:	43db      	mvns	r3, r3
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	4013      	ands	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003dee:	d01f      	beq.n	8003e30 <HAL_GPIO_Init+0x1f8>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a4c      	ldr	r2, [pc, #304]	@ (8003f24 <HAL_GPIO_Init+0x2ec>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d019      	beq.n	8003e2c <HAL_GPIO_Init+0x1f4>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a4b      	ldr	r2, [pc, #300]	@ (8003f28 <HAL_GPIO_Init+0x2f0>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d013      	beq.n	8003e28 <HAL_GPIO_Init+0x1f0>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a4a      	ldr	r2, [pc, #296]	@ (8003f2c <HAL_GPIO_Init+0x2f4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d00d      	beq.n	8003e24 <HAL_GPIO_Init+0x1ec>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a49      	ldr	r2, [pc, #292]	@ (8003f30 <HAL_GPIO_Init+0x2f8>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d007      	beq.n	8003e20 <HAL_GPIO_Init+0x1e8>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a48      	ldr	r2, [pc, #288]	@ (8003f34 <HAL_GPIO_Init+0x2fc>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d101      	bne.n	8003e1c <HAL_GPIO_Init+0x1e4>
 8003e18:	2305      	movs	r3, #5
 8003e1a:	e00a      	b.n	8003e32 <HAL_GPIO_Init+0x1fa>
 8003e1c:	2306      	movs	r3, #6
 8003e1e:	e008      	b.n	8003e32 <HAL_GPIO_Init+0x1fa>
 8003e20:	2304      	movs	r3, #4
 8003e22:	e006      	b.n	8003e32 <HAL_GPIO_Init+0x1fa>
 8003e24:	2303      	movs	r3, #3
 8003e26:	e004      	b.n	8003e32 <HAL_GPIO_Init+0x1fa>
 8003e28:	2302      	movs	r3, #2
 8003e2a:	e002      	b.n	8003e32 <HAL_GPIO_Init+0x1fa>
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e000      	b.n	8003e32 <HAL_GPIO_Init+0x1fa>
 8003e30:	2300      	movs	r3, #0
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	f002 0203 	and.w	r2, r2, #3
 8003e38:	0092      	lsls	r2, r2, #2
 8003e3a:	4093      	lsls	r3, r2
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e42:	4937      	ldr	r1, [pc, #220]	@ (8003f20 <HAL_GPIO_Init+0x2e8>)
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	089b      	lsrs	r3, r3, #2
 8003e48:	3302      	adds	r3, #2
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e50:	4b39      	ldr	r3, [pc, #228]	@ (8003f38 <HAL_GPIO_Init+0x300>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	43db      	mvns	r3, r3
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d003      	beq.n	8003e74 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e74:	4a30      	ldr	r2, [pc, #192]	@ (8003f38 <HAL_GPIO_Init+0x300>)
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8003f38 <HAL_GPIO_Init+0x300>)
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	43db      	mvns	r3, r3
 8003e84:	693a      	ldr	r2, [r7, #16]
 8003e86:	4013      	ands	r3, r2
 8003e88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d003      	beq.n	8003e9e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e9e:	4a26      	ldr	r2, [pc, #152]	@ (8003f38 <HAL_GPIO_Init+0x300>)
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003ea4:	4b24      	ldr	r3, [pc, #144]	@ (8003f38 <HAL_GPIO_Init+0x300>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	43db      	mvns	r3, r3
 8003eae:	693a      	ldr	r2, [r7, #16]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8003f38 <HAL_GPIO_Init+0x300>)
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003ece:	4b1a      	ldr	r3, [pc, #104]	@ (8003f38 <HAL_GPIO_Init+0x300>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	43db      	mvns	r3, r3
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	4013      	ands	r3, r2
 8003edc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003eea:	693a      	ldr	r2, [r7, #16]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ef2:	4a11      	ldr	r2, [pc, #68]	@ (8003f38 <HAL_GPIO_Init+0x300>)
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	3301      	adds	r3, #1
 8003efc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	fa22 f303 	lsr.w	r3, r2, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f47f ae9d 	bne.w	8003c48 <HAL_GPIO_Init+0x10>
  }
}
 8003f0e:	bf00      	nop
 8003f10:	bf00      	nop
 8003f12:	371c      	adds	r7, #28
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	40010000 	.word	0x40010000
 8003f24:	48000400 	.word	0x48000400
 8003f28:	48000800 	.word	0x48000800
 8003f2c:	48000c00 	.word	0x48000c00
 8003f30:	48001000 	.word	0x48001000
 8003f34:	48001400 	.word	0x48001400
 8003f38:	40010400 	.word	0x40010400

08003f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	460b      	mov	r3, r1
 8003f46:	807b      	strh	r3, [r7, #2]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f4c:	787b      	ldrb	r3, [r7, #1]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f52:	887a      	ldrh	r2, [r7, #2]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f58:	e002      	b.n	8003f60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f5a:	887a      	ldrh	r2, [r7, #2]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	460b      	mov	r3, r1
 8003f76:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	695b      	ldr	r3, [r3, #20]
 8003f7c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f7e:	887a      	ldrh	r2, [r7, #2]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	4013      	ands	r3, r2
 8003f84:	041a      	lsls	r2, r3, #16
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	43d9      	mvns	r1, r3
 8003f8a:	887b      	ldrh	r3, [r7, #2]
 8003f8c:	400b      	ands	r3, r1
 8003f8e:	431a      	orrs	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	619a      	str	r2, [r3, #24]
}
 8003f94:	bf00      	nop
 8003f96:	3714      	adds	r7, #20
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003faa:	4b08      	ldr	r3, [pc, #32]	@ (8003fcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fac:	695a      	ldr	r2, [r3, #20]
 8003fae:	88fb      	ldrh	r3, [r7, #6]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d006      	beq.n	8003fc4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fb6:	4a05      	ldr	r2, [pc, #20]	@ (8003fcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fb8:	88fb      	ldrh	r3, [r7, #6]
 8003fba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fbc:	88fb      	ldrh	r3, [r7, #6]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7fe fac6 	bl	8002550 <HAL_GPIO_EXTI_Callback>
  }
}
 8003fc4:	bf00      	nop
 8003fc6:	3708      	adds	r7, #8
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	40010400 	.word	0x40010400

08003fd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e08d      	b.n	80040fe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d106      	bne.n	8003ffc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7fe f870 	bl	80020dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2224      	movs	r2, #36	@ 0x24
 8004000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 0201 	bic.w	r2, r2, #1
 8004012:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685a      	ldr	r2, [r3, #4]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004020:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004030:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d107      	bne.n	800404a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004046:	609a      	str	r2, [r3, #8]
 8004048:	e006      	b.n	8004058 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004056:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	2b02      	cmp	r3, #2
 800405e:	d108      	bne.n	8004072 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	685a      	ldr	r2, [r3, #4]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800406e:	605a      	str	r2, [r3, #4]
 8004070:	e007      	b.n	8004082 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004080:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	6812      	ldr	r2, [r2, #0]
 800408c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004090:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004094:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68da      	ldr	r2, [r3, #12]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	691a      	ldr	r2, [r3, #16]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	430a      	orrs	r2, r1
 80040be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	69d9      	ldr	r1, [r3, #28]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1a      	ldr	r2, [r3, #32]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	430a      	orrs	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f042 0201 	orr.w	r2, r2, #1
 80040de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2220      	movs	r2, #32
 80040ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3708      	adds	r7, #8
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
	...

08004108 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b088      	sub	sp, #32
 800410c:	af02      	add	r7, sp, #8
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	4608      	mov	r0, r1
 8004112:	4611      	mov	r1, r2
 8004114:	461a      	mov	r2, r3
 8004116:	4603      	mov	r3, r0
 8004118:	817b      	strh	r3, [r7, #10]
 800411a:	460b      	mov	r3, r1
 800411c:	813b      	strh	r3, [r7, #8]
 800411e:	4613      	mov	r3, r2
 8004120:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b20      	cmp	r3, #32
 800412c:	f040 80f9 	bne.w	8004322 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004130:	6a3b      	ldr	r3, [r7, #32]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d002      	beq.n	800413c <HAL_I2C_Mem_Write+0x34>
 8004136:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004138:	2b00      	cmp	r3, #0
 800413a:	d105      	bne.n	8004148 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004142:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e0ed      	b.n	8004324 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800414e:	2b01      	cmp	r3, #1
 8004150:	d101      	bne.n	8004156 <HAL_I2C_Mem_Write+0x4e>
 8004152:	2302      	movs	r3, #2
 8004154:	e0e6      	b.n	8004324 <HAL_I2C_Mem_Write+0x21c>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800415e:	f7ff f92b 	bl	80033b8 <HAL_GetTick>
 8004162:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	2319      	movs	r3, #25
 800416a:	2201      	movs	r2, #1
 800416c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f000 fac3 	bl	80046fc <I2C_WaitOnFlagUntilTimeout>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e0d1      	b.n	8004324 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2221      	movs	r2, #33	@ 0x21
 8004184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2240      	movs	r2, #64	@ 0x40
 800418c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6a3a      	ldr	r2, [r7, #32]
 800419a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80041a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041a8:	88f8      	ldrh	r0, [r7, #6]
 80041aa:	893a      	ldrh	r2, [r7, #8]
 80041ac:	8979      	ldrh	r1, [r7, #10]
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	9301      	str	r3, [sp, #4]
 80041b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	4603      	mov	r3, r0
 80041b8:	68f8      	ldr	r0, [r7, #12]
 80041ba:	f000 f9d3 	bl	8004564 <I2C_RequestMemoryWrite>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d005      	beq.n	80041d0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e0a9      	b.n	8004324 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	2bff      	cmp	r3, #255	@ 0xff
 80041d8:	d90e      	bls.n	80041f8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	22ff      	movs	r2, #255	@ 0xff
 80041de:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e4:	b2da      	uxtb	r2, r3
 80041e6:	8979      	ldrh	r1, [r7, #10]
 80041e8:	2300      	movs	r3, #0
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 fc47 	bl	8004a84 <I2C_TransferConfig>
 80041f6:	e00f      	b.n	8004218 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004206:	b2da      	uxtb	r2, r3
 8004208:	8979      	ldrh	r1, [r7, #10]
 800420a:	2300      	movs	r3, #0
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 fc36 	bl	8004a84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800421c:	68f8      	ldr	r0, [r7, #12]
 800421e:	f000 fac6 	bl	80047ae <I2C_WaitOnTXISFlagUntilTimeout>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d001      	beq.n	800422c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e07b      	b.n	8004324 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004230:	781a      	ldrb	r2, [r3, #0]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	1c5a      	adds	r2, r3, #1
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004246:	b29b      	uxth	r3, r3
 8004248:	3b01      	subs	r3, #1
 800424a:	b29a      	uxth	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004254:	3b01      	subs	r3, #1
 8004256:	b29a      	uxth	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004260:	b29b      	uxth	r3, r3
 8004262:	2b00      	cmp	r3, #0
 8004264:	d034      	beq.n	80042d0 <HAL_I2C_Mem_Write+0x1c8>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800426a:	2b00      	cmp	r3, #0
 800426c:	d130      	bne.n	80042d0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004274:	2200      	movs	r2, #0
 8004276:	2180      	movs	r1, #128	@ 0x80
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f000 fa3f 	bl	80046fc <I2C_WaitOnFlagUntilTimeout>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e04d      	b.n	8004324 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800428c:	b29b      	uxth	r3, r3
 800428e:	2bff      	cmp	r3, #255	@ 0xff
 8004290:	d90e      	bls.n	80042b0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	22ff      	movs	r2, #255	@ 0xff
 8004296:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800429c:	b2da      	uxtb	r2, r3
 800429e:	8979      	ldrh	r1, [r7, #10]
 80042a0:	2300      	movs	r3, #0
 80042a2:	9300      	str	r3, [sp, #0]
 80042a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042a8:	68f8      	ldr	r0, [r7, #12]
 80042aa:	f000 fbeb 	bl	8004a84 <I2C_TransferConfig>
 80042ae:	e00f      	b.n	80042d0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042be:	b2da      	uxtb	r2, r3
 80042c0:	8979      	ldrh	r1, [r7, #10]
 80042c2:	2300      	movs	r3, #0
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f000 fbda 	bl	8004a84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d19e      	bne.n	8004218 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f000 faac 	bl	800483c <I2C_WaitOnSTOPFlagUntilTimeout>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e01a      	b.n	8004324 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2220      	movs	r2, #32
 80042f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	6859      	ldr	r1, [r3, #4]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	4b0a      	ldr	r3, [pc, #40]	@ (800432c <HAL_I2C_Mem_Write+0x224>)
 8004302:	400b      	ands	r3, r1
 8004304:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2220      	movs	r2, #32
 800430a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800431e:	2300      	movs	r3, #0
 8004320:	e000      	b.n	8004324 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004322:	2302      	movs	r3, #2
  }
}
 8004324:	4618      	mov	r0, r3
 8004326:	3718      	adds	r7, #24
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	fe00e800 	.word	0xfe00e800

08004330 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b088      	sub	sp, #32
 8004334:	af02      	add	r7, sp, #8
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	4608      	mov	r0, r1
 800433a:	4611      	mov	r1, r2
 800433c:	461a      	mov	r2, r3
 800433e:	4603      	mov	r3, r0
 8004340:	817b      	strh	r3, [r7, #10]
 8004342:	460b      	mov	r3, r1
 8004344:	813b      	strh	r3, [r7, #8]
 8004346:	4613      	mov	r3, r2
 8004348:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b20      	cmp	r3, #32
 8004354:	f040 80fd 	bne.w	8004552 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d002      	beq.n	8004364 <HAL_I2C_Mem_Read+0x34>
 800435e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004360:	2b00      	cmp	r3, #0
 8004362:	d105      	bne.n	8004370 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800436a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e0f1      	b.n	8004554 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004376:	2b01      	cmp	r3, #1
 8004378:	d101      	bne.n	800437e <HAL_I2C_Mem_Read+0x4e>
 800437a:	2302      	movs	r3, #2
 800437c:	e0ea      	b.n	8004554 <HAL_I2C_Mem_Read+0x224>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004386:	f7ff f817 	bl	80033b8 <HAL_GetTick>
 800438a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	9300      	str	r3, [sp, #0]
 8004390:	2319      	movs	r3, #25
 8004392:	2201      	movs	r2, #1
 8004394:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 f9af 	bl	80046fc <I2C_WaitOnFlagUntilTimeout>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d001      	beq.n	80043a8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e0d5      	b.n	8004554 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2222      	movs	r2, #34	@ 0x22
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2240      	movs	r2, #64	@ 0x40
 80043b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6a3a      	ldr	r2, [r7, #32]
 80043c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80043c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80043d0:	88f8      	ldrh	r0, [r7, #6]
 80043d2:	893a      	ldrh	r2, [r7, #8]
 80043d4:	8979      	ldrh	r1, [r7, #10]
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	9301      	str	r3, [sp, #4]
 80043da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	4603      	mov	r3, r0
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 f913 	bl	800460c <I2C_RequestMemoryRead>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d005      	beq.n	80043f8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e0ad      	b.n	8004554 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	2bff      	cmp	r3, #255	@ 0xff
 8004400:	d90e      	bls.n	8004420 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	22ff      	movs	r2, #255	@ 0xff
 8004406:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800440c:	b2da      	uxtb	r2, r3
 800440e:	8979      	ldrh	r1, [r7, #10]
 8004410:	4b52      	ldr	r3, [pc, #328]	@ (800455c <HAL_I2C_Mem_Read+0x22c>)
 8004412:	9300      	str	r3, [sp, #0]
 8004414:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004418:	68f8      	ldr	r0, [r7, #12]
 800441a:	f000 fb33 	bl	8004a84 <I2C_TransferConfig>
 800441e:	e00f      	b.n	8004440 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004424:	b29a      	uxth	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800442e:	b2da      	uxtb	r2, r3
 8004430:	8979      	ldrh	r1, [r7, #10]
 8004432:	4b4a      	ldr	r3, [pc, #296]	@ (800455c <HAL_I2C_Mem_Read+0x22c>)
 8004434:	9300      	str	r3, [sp, #0]
 8004436:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800443a:	68f8      	ldr	r0, [r7, #12]
 800443c:	f000 fb22 	bl	8004a84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004446:	2200      	movs	r2, #0
 8004448:	2104      	movs	r1, #4
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f000 f956 	bl	80046fc <I2C_WaitOnFlagUntilTimeout>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e07c      	b.n	8004554 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004464:	b2d2      	uxtb	r2, r2
 8004466:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004476:	3b01      	subs	r3, #1
 8004478:	b29a      	uxth	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004482:	b29b      	uxth	r3, r3
 8004484:	3b01      	subs	r3, #1
 8004486:	b29a      	uxth	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004490:	b29b      	uxth	r3, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	d034      	beq.n	8004500 <HAL_I2C_Mem_Read+0x1d0>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800449a:	2b00      	cmp	r3, #0
 800449c:	d130      	bne.n	8004500 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	9300      	str	r3, [sp, #0]
 80044a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044a4:	2200      	movs	r2, #0
 80044a6:	2180      	movs	r1, #128	@ 0x80
 80044a8:	68f8      	ldr	r0, [r7, #12]
 80044aa:	f000 f927 	bl	80046fc <I2C_WaitOnFlagUntilTimeout>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e04d      	b.n	8004554 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044bc:	b29b      	uxth	r3, r3
 80044be:	2bff      	cmp	r3, #255	@ 0xff
 80044c0:	d90e      	bls.n	80044e0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	22ff      	movs	r2, #255	@ 0xff
 80044c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	8979      	ldrh	r1, [r7, #10]
 80044d0:	2300      	movs	r3, #0
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80044d8:	68f8      	ldr	r0, [r7, #12]
 80044da:	f000 fad3 	bl	8004a84 <I2C_TransferConfig>
 80044de:	e00f      	b.n	8004500 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	8979      	ldrh	r1, [r7, #10]
 80044f2:	2300      	movs	r3, #0
 80044f4:	9300      	str	r3, [sp, #0]
 80044f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 fac2 	bl	8004a84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004504:	b29b      	uxth	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d19a      	bne.n	8004440 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	f000 f994 	bl	800483c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d001      	beq.n	800451e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e01a      	b.n	8004554 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	2220      	movs	r2, #32
 8004524:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	6859      	ldr	r1, [r3, #4]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	4b0b      	ldr	r3, [pc, #44]	@ (8004560 <HAL_I2C_Mem_Read+0x230>)
 8004532:	400b      	ands	r3, r1
 8004534:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2220      	movs	r2, #32
 800453a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800454e:	2300      	movs	r3, #0
 8004550:	e000      	b.n	8004554 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004552:	2302      	movs	r3, #2
  }
}
 8004554:	4618      	mov	r0, r3
 8004556:	3718      	adds	r7, #24
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	80002400 	.word	0x80002400
 8004560:	fe00e800 	.word	0xfe00e800

08004564 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af02      	add	r7, sp, #8
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	4608      	mov	r0, r1
 800456e:	4611      	mov	r1, r2
 8004570:	461a      	mov	r2, r3
 8004572:	4603      	mov	r3, r0
 8004574:	817b      	strh	r3, [r7, #10]
 8004576:	460b      	mov	r3, r1
 8004578:	813b      	strh	r3, [r7, #8]
 800457a:	4613      	mov	r3, r2
 800457c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800457e:	88fb      	ldrh	r3, [r7, #6]
 8004580:	b2da      	uxtb	r2, r3
 8004582:	8979      	ldrh	r1, [r7, #10]
 8004584:	4b20      	ldr	r3, [pc, #128]	@ (8004608 <I2C_RequestMemoryWrite+0xa4>)
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 fa79 	bl	8004a84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004592:	69fa      	ldr	r2, [r7, #28]
 8004594:	69b9      	ldr	r1, [r7, #24]
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 f909 	bl	80047ae <I2C_WaitOnTXISFlagUntilTimeout>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e02c      	b.n	8004600 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045a6:	88fb      	ldrh	r3, [r7, #6]
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d105      	bne.n	80045b8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045ac:	893b      	ldrh	r3, [r7, #8]
 80045ae:	b2da      	uxtb	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80045b6:	e015      	b.n	80045e4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80045b8:	893b      	ldrh	r3, [r7, #8]
 80045ba:	0a1b      	lsrs	r3, r3, #8
 80045bc:	b29b      	uxth	r3, r3
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045c6:	69fa      	ldr	r2, [r7, #28]
 80045c8:	69b9      	ldr	r1, [r7, #24]
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f000 f8ef 	bl	80047ae <I2C_WaitOnTXISFlagUntilTimeout>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d001      	beq.n	80045da <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e012      	b.n	8004600 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045da:	893b      	ldrh	r3, [r7, #8]
 80045dc:	b2da      	uxtb	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	9300      	str	r3, [sp, #0]
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	2200      	movs	r2, #0
 80045ec:	2180      	movs	r1, #128	@ 0x80
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 f884 	bl	80046fc <I2C_WaitOnFlagUntilTimeout>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d001      	beq.n	80045fe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e000      	b.n	8004600 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	4618      	mov	r0, r3
 8004602:	3710      	adds	r7, #16
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	80002000 	.word	0x80002000

0800460c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b086      	sub	sp, #24
 8004610:	af02      	add	r7, sp, #8
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	4608      	mov	r0, r1
 8004616:	4611      	mov	r1, r2
 8004618:	461a      	mov	r2, r3
 800461a:	4603      	mov	r3, r0
 800461c:	817b      	strh	r3, [r7, #10]
 800461e:	460b      	mov	r3, r1
 8004620:	813b      	strh	r3, [r7, #8]
 8004622:	4613      	mov	r3, r2
 8004624:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004626:	88fb      	ldrh	r3, [r7, #6]
 8004628:	b2da      	uxtb	r2, r3
 800462a:	8979      	ldrh	r1, [r7, #10]
 800462c:	4b20      	ldr	r3, [pc, #128]	@ (80046b0 <I2C_RequestMemoryRead+0xa4>)
 800462e:	9300      	str	r3, [sp, #0]
 8004630:	2300      	movs	r3, #0
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 fa26 	bl	8004a84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004638:	69fa      	ldr	r2, [r7, #28]
 800463a:	69b9      	ldr	r1, [r7, #24]
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f000 f8b6 	bl	80047ae <I2C_WaitOnTXISFlagUntilTimeout>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d001      	beq.n	800464c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e02c      	b.n	80046a6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800464c:	88fb      	ldrh	r3, [r7, #6]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d105      	bne.n	800465e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004652:	893b      	ldrh	r3, [r7, #8]
 8004654:	b2da      	uxtb	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	629a      	str	r2, [r3, #40]	@ 0x28
 800465c:	e015      	b.n	800468a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800465e:	893b      	ldrh	r3, [r7, #8]
 8004660:	0a1b      	lsrs	r3, r3, #8
 8004662:	b29b      	uxth	r3, r3
 8004664:	b2da      	uxtb	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800466c:	69fa      	ldr	r2, [r7, #28]
 800466e:	69b9      	ldr	r1, [r7, #24]
 8004670:	68f8      	ldr	r0, [r7, #12]
 8004672:	f000 f89c 	bl	80047ae <I2C_WaitOnTXISFlagUntilTimeout>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d001      	beq.n	8004680 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e012      	b.n	80046a6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004680:	893b      	ldrh	r3, [r7, #8]
 8004682:	b2da      	uxtb	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	9300      	str	r3, [sp, #0]
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	2200      	movs	r2, #0
 8004692:	2140      	movs	r1, #64	@ 0x40
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f000 f831 	bl	80046fc <I2C_WaitOnFlagUntilTimeout>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e000      	b.n	80046a6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3710      	adds	r7, #16
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	80002000 	.word	0x80002000

080046b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d103      	bne.n	80046d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2200      	movs	r2, #0
 80046d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d007      	beq.n	80046f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699a      	ldr	r2, [r3, #24]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f042 0201 	orr.w	r2, r2, #1
 80046ee:	619a      	str	r2, [r3, #24]
  }
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	603b      	str	r3, [r7, #0]
 8004708:	4613      	mov	r3, r2
 800470a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800470c:	e03b      	b.n	8004786 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800470e:	69ba      	ldr	r2, [r7, #24]
 8004710:	6839      	ldr	r1, [r7, #0]
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f000 f8d6 	bl	80048c4 <I2C_IsErrorOccurred>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d001      	beq.n	8004722 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e041      	b.n	80047a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004728:	d02d      	beq.n	8004786 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800472a:	f7fe fe45 	bl	80033b8 <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	429a      	cmp	r2, r3
 8004738:	d302      	bcc.n	8004740 <I2C_WaitOnFlagUntilTimeout+0x44>
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d122      	bne.n	8004786 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	699a      	ldr	r2, [r3, #24]
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	4013      	ands	r3, r2
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	429a      	cmp	r2, r3
 800474e:	bf0c      	ite	eq
 8004750:	2301      	moveq	r3, #1
 8004752:	2300      	movne	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	461a      	mov	r2, r3
 8004758:	79fb      	ldrb	r3, [r7, #7]
 800475a:	429a      	cmp	r2, r3
 800475c:	d113      	bne.n	8004786 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004762:	f043 0220 	orr.w	r2, r3, #32
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2220      	movs	r2, #32
 800476e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e00f      	b.n	80047a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	699a      	ldr	r2, [r3, #24]
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	4013      	ands	r3, r2
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	429a      	cmp	r2, r3
 8004794:	bf0c      	ite	eq
 8004796:	2301      	moveq	r3, #1
 8004798:	2300      	movne	r3, #0
 800479a:	b2db      	uxtb	r3, r3
 800479c:	461a      	mov	r2, r3
 800479e:	79fb      	ldrb	r3, [r7, #7]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d0b4      	beq.n	800470e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b084      	sub	sp, #16
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	60f8      	str	r0, [r7, #12]
 80047b6:	60b9      	str	r1, [r7, #8]
 80047b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80047ba:	e033      	b.n	8004824 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	68b9      	ldr	r1, [r7, #8]
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f000 f87f 	bl	80048c4 <I2C_IsErrorOccurred>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e031      	b.n	8004834 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d6:	d025      	beq.n	8004824 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047d8:	f7fe fdee 	bl	80033b8 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d302      	bcc.n	80047ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d11a      	bne.n	8004824 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	f003 0302 	and.w	r3, r3, #2
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d013      	beq.n	8004824 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004800:	f043 0220 	orr.w	r2, r3, #32
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e007      	b.n	8004834 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b02      	cmp	r3, #2
 8004830:	d1c4      	bne.n	80047bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004848:	e02f      	b.n	80048aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	68b9      	ldr	r1, [r7, #8]
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	f000 f838 	bl	80048c4 <I2C_IsErrorOccurred>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d001      	beq.n	800485e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e02d      	b.n	80048ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800485e:	f7fe fdab 	bl	80033b8 <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	429a      	cmp	r2, r3
 800486c:	d302      	bcc.n	8004874 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d11a      	bne.n	80048aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	f003 0320 	and.w	r3, r3, #32
 800487e:	2b20      	cmp	r3, #32
 8004880:	d013      	beq.n	80048aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004886:	f043 0220 	orr.w	r2, r3, #32
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2220      	movs	r2, #32
 8004892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e007      	b.n	80048ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	f003 0320 	and.w	r3, r3, #32
 80048b4:	2b20      	cmp	r3, #32
 80048b6:	d1c8      	bne.n	800484a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b08a      	sub	sp, #40	@ 0x28
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80048de:	2300      	movs	r3, #0
 80048e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	f003 0310 	and.w	r3, r3, #16
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d068      	beq.n	80049c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2210      	movs	r2, #16
 80048f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80048f8:	e049      	b.n	800498e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004900:	d045      	beq.n	800498e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004902:	f7fe fd59 	bl	80033b8 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	429a      	cmp	r2, r3
 8004910:	d302      	bcc.n	8004918 <I2C_IsErrorOccurred+0x54>
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d13a      	bne.n	800498e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004922:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800492a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004936:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800493a:	d121      	bne.n	8004980 <I2C_IsErrorOccurred+0xbc>
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004942:	d01d      	beq.n	8004980 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004944:	7cfb      	ldrb	r3, [r7, #19]
 8004946:	2b20      	cmp	r3, #32
 8004948:	d01a      	beq.n	8004980 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685a      	ldr	r2, [r3, #4]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004958:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800495a:	f7fe fd2d 	bl	80033b8 <HAL_GetTick>
 800495e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004960:	e00e      	b.n	8004980 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004962:	f7fe fd29 	bl	80033b8 <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	2b19      	cmp	r3, #25
 800496e:	d907      	bls.n	8004980 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004970:	6a3b      	ldr	r3, [r7, #32]
 8004972:	f043 0320 	orr.w	r3, r3, #32
 8004976:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800497e:	e006      	b.n	800498e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	f003 0320 	and.w	r3, r3, #32
 800498a:	2b20      	cmp	r3, #32
 800498c:	d1e9      	bne.n	8004962 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	f003 0320 	and.w	r3, r3, #32
 8004998:	2b20      	cmp	r3, #32
 800499a:	d003      	beq.n	80049a4 <I2C_IsErrorOccurred+0xe0>
 800499c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0aa      	beq.n	80048fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80049a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d103      	bne.n	80049b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2220      	movs	r2, #32
 80049b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	f043 0304 	orr.w	r3, r3, #4
 80049ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00b      	beq.n	80049ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80049d4:	6a3b      	ldr	r3, [r7, #32]
 80049d6:	f043 0301 	orr.w	r3, r3, #1
 80049da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80049e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00b      	beq.n	8004a0e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80049f6:	6a3b      	ldr	r3, [r7, #32]
 80049f8:	f043 0308 	orr.w	r3, r3, #8
 80049fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00b      	beq.n	8004a30 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	f043 0302 	orr.w	r3, r3, #2
 8004a1e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004a30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d01c      	beq.n	8004a72 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f7ff fe3b 	bl	80046b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6859      	ldr	r1, [r3, #4]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	4b0d      	ldr	r3, [pc, #52]	@ (8004a80 <I2C_IsErrorOccurred+0x1bc>)
 8004a4a:	400b      	ands	r3, r1
 8004a4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	431a      	orrs	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004a72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3728      	adds	r7, #40	@ 0x28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	fe00e800 	.word	0xfe00e800

08004a84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	607b      	str	r3, [r7, #4]
 8004a8e:	460b      	mov	r3, r1
 8004a90:	817b      	strh	r3, [r7, #10]
 8004a92:	4613      	mov	r3, r2
 8004a94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a96:	897b      	ldrh	r3, [r7, #10]
 8004a98:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a9c:	7a7b      	ldrb	r3, [r7, #9]
 8004a9e:	041b      	lsls	r3, r3, #16
 8004aa0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004aa4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ab2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	6a3b      	ldr	r3, [r7, #32]
 8004abc:	0d5b      	lsrs	r3, r3, #21
 8004abe:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004ac2:	4b08      	ldr	r3, [pc, #32]	@ (8004ae4 <I2C_TransferConfig+0x60>)
 8004ac4:	430b      	orrs	r3, r1
 8004ac6:	43db      	mvns	r3, r3
 8004ac8:	ea02 0103 	and.w	r1, r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004ad6:	bf00      	nop
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	03ff63ff 	.word	0x03ff63ff

08004ae8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b20      	cmp	r3, #32
 8004afc:	d138      	bne.n	8004b70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d101      	bne.n	8004b0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004b08:	2302      	movs	r3, #2
 8004b0a:	e032      	b.n	8004b72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2224      	movs	r2, #36	@ 0x24
 8004b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0201 	bic.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004b3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6819      	ldr	r1, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f042 0201 	orr.w	r2, r2, #1
 8004b5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	e000      	b.n	8004b72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b70:	2302      	movs	r3, #2
  }
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr

08004b7e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b085      	sub	sp, #20
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
 8004b86:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b20      	cmp	r3, #32
 8004b92:	d139      	bne.n	8004c08 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d101      	bne.n	8004ba2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	e033      	b.n	8004c0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2224      	movs	r2, #36	@ 0x24
 8004bae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0201 	bic.w	r2, r2, #1
 8004bc0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004bd0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	021b      	lsls	r3, r3, #8
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f042 0201 	orr.w	r2, r2, #1
 8004bf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c04:	2300      	movs	r3, #0
 8004c06:	e000      	b.n	8004c0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004c08:	2302      	movs	r3, #2
  }
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3714      	adds	r7, #20
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
	...

08004c18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d141      	bne.n	8004caa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c26:	4b4b      	ldr	r3, [pc, #300]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c32:	d131      	bne.n	8004c98 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c34:	4b47      	ldr	r3, [pc, #284]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c3a:	4a46      	ldr	r2, [pc, #280]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c44:	4b43      	ldr	r3, [pc, #268]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c4c:	4a41      	ldr	r2, [pc, #260]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c52:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c54:	4b40      	ldr	r3, [pc, #256]	@ (8004d58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2232      	movs	r2, #50	@ 0x32
 8004c5a:	fb02 f303 	mul.w	r3, r2, r3
 8004c5e:	4a3f      	ldr	r2, [pc, #252]	@ (8004d5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004c60:	fba2 2303 	umull	r2, r3, r2, r3
 8004c64:	0c9b      	lsrs	r3, r3, #18
 8004c66:	3301      	adds	r3, #1
 8004c68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c6a:	e002      	b.n	8004c72 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c72:	4b38      	ldr	r3, [pc, #224]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c7e:	d102      	bne.n	8004c86 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1f2      	bne.n	8004c6c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c86:	4b33      	ldr	r3, [pc, #204]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c92:	d158      	bne.n	8004d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e057      	b.n	8004d48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c98:	4b2e      	ldr	r3, [pc, #184]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c9e:	4a2d      	ldr	r2, [pc, #180]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ca0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ca4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ca8:	e04d      	b.n	8004d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cb0:	d141      	bne.n	8004d36 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004cb2:	4b28      	ldr	r3, [pc, #160]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cbe:	d131      	bne.n	8004d24 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004cc0:	4b24      	ldr	r3, [pc, #144]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cc6:	4a23      	ldr	r2, [pc, #140]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ccc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004cd0:	4b20      	ldr	r3, [pc, #128]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004cd8:	4a1e      	ldr	r2, [pc, #120]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004cde:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8004d58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2232      	movs	r2, #50	@ 0x32
 8004ce6:	fb02 f303 	mul.w	r3, r2, r3
 8004cea:	4a1c      	ldr	r2, [pc, #112]	@ (8004d5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004cec:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf0:	0c9b      	lsrs	r3, r3, #18
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cf6:	e002      	b.n	8004cfe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cfe:	4b15      	ldr	r3, [pc, #84]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d00:	695b      	ldr	r3, [r3, #20]
 8004d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d0a:	d102      	bne.n	8004d12 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1f2      	bne.n	8004cf8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d12:	4b10      	ldr	r3, [pc, #64]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d1e:	d112      	bne.n	8004d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e011      	b.n	8004d48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d24:	4b0b      	ldr	r3, [pc, #44]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004d34:	e007      	b.n	8004d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004d36:	4b07      	ldr	r3, [pc, #28]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d3e:	4a05      	ldr	r2, [pc, #20]	@ (8004d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d44:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004d46:	2300      	movs	r3, #0
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3714      	adds	r7, #20
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr
 8004d54:	40007000 	.word	0x40007000
 8004d58:	20000000 	.word	0x20000000
 8004d5c:	431bde83 	.word	0x431bde83

08004d60 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004d60:	b480      	push	{r7}
 8004d62:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004d64:	4b05      	ldr	r3, [pc, #20]	@ (8004d7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	4a04      	ldr	r2, [pc, #16]	@ (8004d7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004d6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d6e:	6093      	str	r3, [r2, #8]
}
 8004d70:	bf00      	nop
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	40007000 	.word	0x40007000

08004d80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b088      	sub	sp, #32
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d101      	bne.n	8004d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e2fe      	b.n	8005390 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d075      	beq.n	8004e8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d9e:	4b97      	ldr	r3, [pc, #604]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 030c 	and.w	r3, r3, #12
 8004da6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004da8:	4b94      	ldr	r3, [pc, #592]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	f003 0303 	and.w	r3, r3, #3
 8004db0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	2b0c      	cmp	r3, #12
 8004db6:	d102      	bne.n	8004dbe <HAL_RCC_OscConfig+0x3e>
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	2b03      	cmp	r3, #3
 8004dbc:	d002      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x44>
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	2b08      	cmp	r3, #8
 8004dc2:	d10b      	bne.n	8004ddc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dc4:	4b8d      	ldr	r3, [pc, #564]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d05b      	beq.n	8004e88 <HAL_RCC_OscConfig+0x108>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d157      	bne.n	8004e88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e2d9      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de4:	d106      	bne.n	8004df4 <HAL_RCC_OscConfig+0x74>
 8004de6:	4b85      	ldr	r3, [pc, #532]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a84      	ldr	r2, [pc, #528]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004df0:	6013      	str	r3, [r2, #0]
 8004df2:	e01d      	b.n	8004e30 <HAL_RCC_OscConfig+0xb0>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dfc:	d10c      	bne.n	8004e18 <HAL_RCC_OscConfig+0x98>
 8004dfe:	4b7f      	ldr	r3, [pc, #508]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a7e      	ldr	r2, [pc, #504]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e08:	6013      	str	r3, [r2, #0]
 8004e0a:	4b7c      	ldr	r3, [pc, #496]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a7b      	ldr	r2, [pc, #492]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e14:	6013      	str	r3, [r2, #0]
 8004e16:	e00b      	b.n	8004e30 <HAL_RCC_OscConfig+0xb0>
 8004e18:	4b78      	ldr	r3, [pc, #480]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a77      	ldr	r2, [pc, #476]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e22:	6013      	str	r3, [r2, #0]
 8004e24:	4b75      	ldr	r3, [pc, #468]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a74      	ldr	r2, [pc, #464]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d013      	beq.n	8004e60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e38:	f7fe fabe 	bl	80033b8 <HAL_GetTick>
 8004e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e40:	f7fe faba 	bl	80033b8 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b64      	cmp	r3, #100	@ 0x64
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e29e      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e52:	4b6a      	ldr	r3, [pc, #424]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0f0      	beq.n	8004e40 <HAL_RCC_OscConfig+0xc0>
 8004e5e:	e014      	b.n	8004e8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e60:	f7fe faaa 	bl	80033b8 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e68:	f7fe faa6 	bl	80033b8 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b64      	cmp	r3, #100	@ 0x64
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e28a      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e7a:	4b60      	ldr	r3, [pc, #384]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f0      	bne.n	8004e68 <HAL_RCC_OscConfig+0xe8>
 8004e86:	e000      	b.n	8004e8a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d075      	beq.n	8004f82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e96:	4b59      	ldr	r3, [pc, #356]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 030c 	and.w	r3, r3, #12
 8004e9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ea0:	4b56      	ldr	r3, [pc, #344]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	f003 0303 	and.w	r3, r3, #3
 8004ea8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	2b0c      	cmp	r3, #12
 8004eae:	d102      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x136>
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d002      	beq.n	8004ebc <HAL_RCC_OscConfig+0x13c>
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	2b04      	cmp	r3, #4
 8004eba:	d11f      	bne.n	8004efc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ebc:	4b4f      	ldr	r3, [pc, #316]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d005      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x154>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d101      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e25d      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed4:	4b49      	ldr	r3, [pc, #292]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	061b      	lsls	r3, r3, #24
 8004ee2:	4946      	ldr	r1, [pc, #280]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004ee8:	4b45      	ldr	r3, [pc, #276]	@ (8005000 <HAL_RCC_OscConfig+0x280>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7fd fbd3 	bl	8002698 <HAL_InitTick>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d043      	beq.n	8004f80 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e249      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d023      	beq.n	8004f4c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f04:	4b3d      	ldr	r3, [pc, #244]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a3c      	ldr	r2, [pc, #240]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f10:	f7fe fa52 	bl	80033b8 <HAL_GetTick>
 8004f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f16:	e008      	b.n	8004f2a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f18:	f7fe fa4e 	bl	80033b8 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d901      	bls.n	8004f2a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e232      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f2a:	4b34      	ldr	r3, [pc, #208]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d0f0      	beq.n	8004f18 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f36:	4b31      	ldr	r3, [pc, #196]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	061b      	lsls	r3, r3, #24
 8004f44:	492d      	ldr	r1, [pc, #180]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	604b      	str	r3, [r1, #4]
 8004f4a:	e01a      	b.n	8004f82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a2a      	ldr	r2, [pc, #168]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004f52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f58:	f7fe fa2e 	bl	80033b8 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f60:	f7fe fa2a 	bl	80033b8 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e20e      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f72:	4b22      	ldr	r3, [pc, #136]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1f0      	bne.n	8004f60 <HAL_RCC_OscConfig+0x1e0>
 8004f7e:	e000      	b.n	8004f82 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0308 	and.w	r3, r3, #8
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d041      	beq.n	8005012 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d01c      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f96:	4b19      	ldr	r3, [pc, #100]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f9c:	4a17      	ldr	r2, [pc, #92]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004f9e:	f043 0301 	orr.w	r3, r3, #1
 8004fa2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fa6:	f7fe fa07 	bl	80033b8 <HAL_GetTick>
 8004faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fac:	e008      	b.n	8004fc0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fae:	f7fe fa03 	bl	80033b8 <HAL_GetTick>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d901      	bls.n	8004fc0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e1e7      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fc6:	f003 0302 	and.w	r3, r3, #2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d0ef      	beq.n	8004fae <HAL_RCC_OscConfig+0x22e>
 8004fce:	e020      	b.n	8005012 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fd6:	4a09      	ldr	r2, [pc, #36]	@ (8004ffc <HAL_RCC_OscConfig+0x27c>)
 8004fd8:	f023 0301 	bic.w	r3, r3, #1
 8004fdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe0:	f7fe f9ea 	bl	80033b8 <HAL_GetTick>
 8004fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fe6:	e00d      	b.n	8005004 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fe8:	f7fe f9e6 	bl	80033b8 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d906      	bls.n	8005004 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e1ca      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
 8004ffa:	bf00      	nop
 8004ffc:	40021000 	.word	0x40021000
 8005000:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005004:	4b8c      	ldr	r3, [pc, #560]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005006:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1ea      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0304 	and.w	r3, r3, #4
 800501a:	2b00      	cmp	r3, #0
 800501c:	f000 80a6 	beq.w	800516c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005020:	2300      	movs	r3, #0
 8005022:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005024:	4b84      	ldr	r3, [pc, #528]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d101      	bne.n	8005034 <HAL_RCC_OscConfig+0x2b4>
 8005030:	2301      	movs	r3, #1
 8005032:	e000      	b.n	8005036 <HAL_RCC_OscConfig+0x2b6>
 8005034:	2300      	movs	r3, #0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00d      	beq.n	8005056 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800503a:	4b7f      	ldr	r3, [pc, #508]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 800503c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800503e:	4a7e      	ldr	r2, [pc, #504]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005040:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005044:	6593      	str	r3, [r2, #88]	@ 0x58
 8005046:	4b7c      	ldr	r3, [pc, #496]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800504a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800504e:	60fb      	str	r3, [r7, #12]
 8005050:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005052:	2301      	movs	r3, #1
 8005054:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005056:	4b79      	ldr	r3, [pc, #484]	@ (800523c <HAL_RCC_OscConfig+0x4bc>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800505e:	2b00      	cmp	r3, #0
 8005060:	d118      	bne.n	8005094 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005062:	4b76      	ldr	r3, [pc, #472]	@ (800523c <HAL_RCC_OscConfig+0x4bc>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a75      	ldr	r2, [pc, #468]	@ (800523c <HAL_RCC_OscConfig+0x4bc>)
 8005068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800506c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800506e:	f7fe f9a3 	bl	80033b8 <HAL_GetTick>
 8005072:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005074:	e008      	b.n	8005088 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005076:	f7fe f99f 	bl	80033b8 <HAL_GetTick>
 800507a:	4602      	mov	r2, r0
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	2b02      	cmp	r3, #2
 8005082:	d901      	bls.n	8005088 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e183      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005088:	4b6c      	ldr	r3, [pc, #432]	@ (800523c <HAL_RCC_OscConfig+0x4bc>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005090:	2b00      	cmp	r3, #0
 8005092:	d0f0      	beq.n	8005076 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	2b01      	cmp	r3, #1
 800509a:	d108      	bne.n	80050ae <HAL_RCC_OscConfig+0x32e>
 800509c:	4b66      	ldr	r3, [pc, #408]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 800509e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050a2:	4a65      	ldr	r2, [pc, #404]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80050a4:	f043 0301 	orr.w	r3, r3, #1
 80050a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050ac:	e024      	b.n	80050f8 <HAL_RCC_OscConfig+0x378>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	2b05      	cmp	r3, #5
 80050b4:	d110      	bne.n	80050d8 <HAL_RCC_OscConfig+0x358>
 80050b6:	4b60      	ldr	r3, [pc, #384]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80050b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050bc:	4a5e      	ldr	r2, [pc, #376]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80050be:	f043 0304 	orr.w	r3, r3, #4
 80050c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050c6:	4b5c      	ldr	r3, [pc, #368]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80050c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050cc:	4a5a      	ldr	r2, [pc, #360]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80050ce:	f043 0301 	orr.w	r3, r3, #1
 80050d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050d6:	e00f      	b.n	80050f8 <HAL_RCC_OscConfig+0x378>
 80050d8:	4b57      	ldr	r3, [pc, #348]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80050da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050de:	4a56      	ldr	r2, [pc, #344]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80050e0:	f023 0301 	bic.w	r3, r3, #1
 80050e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050e8:	4b53      	ldr	r3, [pc, #332]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80050ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ee:	4a52      	ldr	r2, [pc, #328]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80050f0:	f023 0304 	bic.w	r3, r3, #4
 80050f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d016      	beq.n	800512e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005100:	f7fe f95a 	bl	80033b8 <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005106:	e00a      	b.n	800511e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005108:	f7fe f956 	bl	80033b8 <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005116:	4293      	cmp	r3, r2
 8005118:	d901      	bls.n	800511e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e138      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800511e:	4b46      	ldr	r3, [pc, #280]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005124:	f003 0302 	and.w	r3, r3, #2
 8005128:	2b00      	cmp	r3, #0
 800512a:	d0ed      	beq.n	8005108 <HAL_RCC_OscConfig+0x388>
 800512c:	e015      	b.n	800515a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800512e:	f7fe f943 	bl	80033b8 <HAL_GetTick>
 8005132:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005134:	e00a      	b.n	800514c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005136:	f7fe f93f 	bl	80033b8 <HAL_GetTick>
 800513a:	4602      	mov	r2, r0
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005144:	4293      	cmp	r3, r2
 8005146:	d901      	bls.n	800514c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005148:	2303      	movs	r3, #3
 800514a:	e121      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800514c:	4b3a      	ldr	r3, [pc, #232]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 800514e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1ed      	bne.n	8005136 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800515a:	7ffb      	ldrb	r3, [r7, #31]
 800515c:	2b01      	cmp	r3, #1
 800515e:	d105      	bne.n	800516c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005160:	4b35      	ldr	r3, [pc, #212]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005164:	4a34      	ldr	r2, [pc, #208]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005166:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800516a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0320 	and.w	r3, r3, #32
 8005174:	2b00      	cmp	r3, #0
 8005176:	d03c      	beq.n	80051f2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	699b      	ldr	r3, [r3, #24]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d01c      	beq.n	80051ba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005180:	4b2d      	ldr	r3, [pc, #180]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005182:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005186:	4a2c      	ldr	r2, [pc, #176]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005188:	f043 0301 	orr.w	r3, r3, #1
 800518c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005190:	f7fe f912 	bl	80033b8 <HAL_GetTick>
 8005194:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005196:	e008      	b.n	80051aa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005198:	f7fe f90e 	bl	80033b8 <HAL_GetTick>
 800519c:	4602      	mov	r2, r0
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	d901      	bls.n	80051aa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e0f2      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051aa:	4b23      	ldr	r3, [pc, #140]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80051ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051b0:	f003 0302 	and.w	r3, r3, #2
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d0ef      	beq.n	8005198 <HAL_RCC_OscConfig+0x418>
 80051b8:	e01b      	b.n	80051f2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80051ba:	4b1f      	ldr	r3, [pc, #124]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80051bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051c0:	4a1d      	ldr	r2, [pc, #116]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80051c2:	f023 0301 	bic.w	r3, r3, #1
 80051c6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051ca:	f7fe f8f5 	bl	80033b8 <HAL_GetTick>
 80051ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80051d0:	e008      	b.n	80051e4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051d2:	f7fe f8f1 	bl	80033b8 <HAL_GetTick>
 80051d6:	4602      	mov	r2, r0
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	1ad3      	subs	r3, r2, r3
 80051dc:	2b02      	cmp	r3, #2
 80051de:	d901      	bls.n	80051e4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80051e0:	2303      	movs	r3, #3
 80051e2:	e0d5      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80051e4:	4b14      	ldr	r3, [pc, #80]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80051e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d1ef      	bne.n	80051d2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	69db      	ldr	r3, [r3, #28]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	f000 80c9 	beq.w	800538e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051fc:	4b0e      	ldr	r3, [pc, #56]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f003 030c 	and.w	r3, r3, #12
 8005204:	2b0c      	cmp	r3, #12
 8005206:	f000 8083 	beq.w	8005310 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	69db      	ldr	r3, [r3, #28]
 800520e:	2b02      	cmp	r3, #2
 8005210:	d15e      	bne.n	80052d0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005212:	4b09      	ldr	r3, [pc, #36]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a08      	ldr	r2, [pc, #32]	@ (8005238 <HAL_RCC_OscConfig+0x4b8>)
 8005218:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800521c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800521e:	f7fe f8cb 	bl	80033b8 <HAL_GetTick>
 8005222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005224:	e00c      	b.n	8005240 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005226:	f7fe f8c7 	bl	80033b8 <HAL_GetTick>
 800522a:	4602      	mov	r2, r0
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	2b02      	cmp	r3, #2
 8005232:	d905      	bls.n	8005240 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e0ab      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
 8005238:	40021000 	.word	0x40021000
 800523c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005240:	4b55      	ldr	r3, [pc, #340]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d1ec      	bne.n	8005226 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800524c:	4b52      	ldr	r3, [pc, #328]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	4b52      	ldr	r3, [pc, #328]	@ (800539c <HAL_RCC_OscConfig+0x61c>)
 8005252:	4013      	ands	r3, r2
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	6a11      	ldr	r1, [r2, #32]
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800525c:	3a01      	subs	r2, #1
 800525e:	0112      	lsls	r2, r2, #4
 8005260:	4311      	orrs	r1, r2
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005266:	0212      	lsls	r2, r2, #8
 8005268:	4311      	orrs	r1, r2
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800526e:	0852      	lsrs	r2, r2, #1
 8005270:	3a01      	subs	r2, #1
 8005272:	0552      	lsls	r2, r2, #21
 8005274:	4311      	orrs	r1, r2
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800527a:	0852      	lsrs	r2, r2, #1
 800527c:	3a01      	subs	r2, #1
 800527e:	0652      	lsls	r2, r2, #25
 8005280:	4311      	orrs	r1, r2
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005286:	06d2      	lsls	r2, r2, #27
 8005288:	430a      	orrs	r2, r1
 800528a:	4943      	ldr	r1, [pc, #268]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 800528c:	4313      	orrs	r3, r2
 800528e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005290:	4b41      	ldr	r3, [pc, #260]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a40      	ldr	r2, [pc, #256]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 8005296:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800529a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800529c:	4b3e      	ldr	r3, [pc, #248]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	4a3d      	ldr	r2, [pc, #244]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 80052a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a8:	f7fe f886 	bl	80033b8 <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052b0:	f7fe f882 	bl	80033b8 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e066      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052c2:	4b35      	ldr	r3, [pc, #212]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d0f0      	beq.n	80052b0 <HAL_RCC_OscConfig+0x530>
 80052ce:	e05e      	b.n	800538e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052d0:	4b31      	ldr	r3, [pc, #196]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a30      	ldr	r2, [pc, #192]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 80052d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052dc:	f7fe f86c 	bl	80033b8 <HAL_GetTick>
 80052e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052e2:	e008      	b.n	80052f6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052e4:	f7fe f868 	bl	80033b8 <HAL_GetTick>
 80052e8:	4602      	mov	r2, r0
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e04c      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052f6:	4b28      	ldr	r3, [pc, #160]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1f0      	bne.n	80052e4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005302:	4b25      	ldr	r3, [pc, #148]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 8005304:	68da      	ldr	r2, [r3, #12]
 8005306:	4924      	ldr	r1, [pc, #144]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 8005308:	4b25      	ldr	r3, [pc, #148]	@ (80053a0 <HAL_RCC_OscConfig+0x620>)
 800530a:	4013      	ands	r3, r2
 800530c:	60cb      	str	r3, [r1, #12]
 800530e:	e03e      	b.n	800538e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	69db      	ldr	r3, [r3, #28]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d101      	bne.n	800531c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e039      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800531c:	4b1e      	ldr	r3, [pc, #120]	@ (8005398 <HAL_RCC_OscConfig+0x618>)
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	f003 0203 	and.w	r2, r3, #3
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a1b      	ldr	r3, [r3, #32]
 800532c:	429a      	cmp	r2, r3
 800532e:	d12c      	bne.n	800538a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533a:	3b01      	subs	r3, #1
 800533c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800533e:	429a      	cmp	r2, r3
 8005340:	d123      	bne.n	800538a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800534c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800534e:	429a      	cmp	r2, r3
 8005350:	d11b      	bne.n	800538a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800535c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800535e:	429a      	cmp	r2, r3
 8005360:	d113      	bne.n	800538a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536c:	085b      	lsrs	r3, r3, #1
 800536e:	3b01      	subs	r3, #1
 8005370:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005372:	429a      	cmp	r2, r3
 8005374:	d109      	bne.n	800538a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005380:	085b      	lsrs	r3, r3, #1
 8005382:	3b01      	subs	r3, #1
 8005384:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005386:	429a      	cmp	r2, r3
 8005388:	d001      	beq.n	800538e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e000      	b.n	8005390 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3720      	adds	r7, #32
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	40021000 	.word	0x40021000
 800539c:	019f800c 	.word	0x019f800c
 80053a0:	feeefffc 	.word	0xfeeefffc

080053a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b086      	sub	sp, #24
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80053ae:	2300      	movs	r3, #0
 80053b0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d101      	bne.n	80053bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e11e      	b.n	80055fa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053bc:	4b91      	ldr	r3, [pc, #580]	@ (8005604 <HAL_RCC_ClockConfig+0x260>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 030f 	and.w	r3, r3, #15
 80053c4:	683a      	ldr	r2, [r7, #0]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d910      	bls.n	80053ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053ca:	4b8e      	ldr	r3, [pc, #568]	@ (8005604 <HAL_RCC_ClockConfig+0x260>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f023 020f 	bic.w	r2, r3, #15
 80053d2:	498c      	ldr	r1, [pc, #560]	@ (8005604 <HAL_RCC_ClockConfig+0x260>)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053da:	4b8a      	ldr	r3, [pc, #552]	@ (8005604 <HAL_RCC_ClockConfig+0x260>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 030f 	and.w	r3, r3, #15
 80053e2:	683a      	ldr	r2, [r7, #0]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d001      	beq.n	80053ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e106      	b.n	80055fa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0301 	and.w	r3, r3, #1
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d073      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	2b03      	cmp	r3, #3
 80053fe:	d129      	bne.n	8005454 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005400:	4b81      	ldr	r3, [pc, #516]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d101      	bne.n	8005410 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e0f4      	b.n	80055fa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005410:	f000 f9ce 	bl	80057b0 <RCC_GetSysClockFreqFromPLLSource>
 8005414:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	4a7c      	ldr	r2, [pc, #496]	@ (800560c <HAL_RCC_ClockConfig+0x268>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d93f      	bls.n	800549e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800541e:	4b7a      	ldr	r3, [pc, #488]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d009      	beq.n	800543e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005432:	2b00      	cmp	r3, #0
 8005434:	d033      	beq.n	800549e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800543a:	2b00      	cmp	r3, #0
 800543c:	d12f      	bne.n	800549e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800543e:	4b72      	ldr	r3, [pc, #456]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005446:	4a70      	ldr	r2, [pc, #448]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 8005448:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800544c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800544e:	2380      	movs	r3, #128	@ 0x80
 8005450:	617b      	str	r3, [r7, #20]
 8005452:	e024      	b.n	800549e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	2b02      	cmp	r3, #2
 800545a:	d107      	bne.n	800546c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800545c:	4b6a      	ldr	r3, [pc, #424]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d109      	bne.n	800547c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e0c6      	b.n	80055fa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800546c:	4b66      	ldr	r3, [pc, #408]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e0be      	b.n	80055fa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800547c:	f000 f8ce 	bl	800561c <HAL_RCC_GetSysClockFreq>
 8005480:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	4a61      	ldr	r2, [pc, #388]	@ (800560c <HAL_RCC_ClockConfig+0x268>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d909      	bls.n	800549e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800548a:	4b5f      	ldr	r3, [pc, #380]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005492:	4a5d      	ldr	r2, [pc, #372]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 8005494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005498:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800549a:	2380      	movs	r3, #128	@ 0x80
 800549c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800549e:	4b5a      	ldr	r3, [pc, #360]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f023 0203 	bic.w	r2, r3, #3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	4957      	ldr	r1, [pc, #348]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054b0:	f7fd ff82 	bl	80033b8 <HAL_GetTick>
 80054b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054b6:	e00a      	b.n	80054ce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054b8:	f7fd ff7e 	bl	80033b8 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d901      	bls.n	80054ce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e095      	b.n	80055fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054ce:	4b4e      	ldr	r3, [pc, #312]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 020c 	and.w	r2, r3, #12
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	429a      	cmp	r2, r3
 80054de:	d1eb      	bne.n	80054b8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 0302 	and.w	r3, r3, #2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d023      	beq.n	8005534 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0304 	and.w	r3, r3, #4
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d005      	beq.n	8005504 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054f8:	4b43      	ldr	r3, [pc, #268]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	4a42      	ldr	r2, [pc, #264]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 80054fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005502:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0308 	and.w	r3, r3, #8
 800550c:	2b00      	cmp	r3, #0
 800550e:	d007      	beq.n	8005520 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005510:	4b3d      	ldr	r3, [pc, #244]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005518:	4a3b      	ldr	r2, [pc, #236]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 800551a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800551e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005520:	4b39      	ldr	r3, [pc, #228]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	4936      	ldr	r1, [pc, #216]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 800552e:	4313      	orrs	r3, r2
 8005530:	608b      	str	r3, [r1, #8]
 8005532:	e008      	b.n	8005546 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	2b80      	cmp	r3, #128	@ 0x80
 8005538:	d105      	bne.n	8005546 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800553a:	4b33      	ldr	r3, [pc, #204]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	4a32      	ldr	r2, [pc, #200]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 8005540:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005544:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005546:	4b2f      	ldr	r3, [pc, #188]	@ (8005604 <HAL_RCC_ClockConfig+0x260>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 030f 	and.w	r3, r3, #15
 800554e:	683a      	ldr	r2, [r7, #0]
 8005550:	429a      	cmp	r2, r3
 8005552:	d21d      	bcs.n	8005590 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005554:	4b2b      	ldr	r3, [pc, #172]	@ (8005604 <HAL_RCC_ClockConfig+0x260>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f023 020f 	bic.w	r2, r3, #15
 800555c:	4929      	ldr	r1, [pc, #164]	@ (8005604 <HAL_RCC_ClockConfig+0x260>)
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	4313      	orrs	r3, r2
 8005562:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005564:	f7fd ff28 	bl	80033b8 <HAL_GetTick>
 8005568:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800556a:	e00a      	b.n	8005582 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800556c:	f7fd ff24 	bl	80033b8 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	f241 3288 	movw	r2, #5000	@ 0x1388
 800557a:	4293      	cmp	r3, r2
 800557c:	d901      	bls.n	8005582 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e03b      	b.n	80055fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005582:	4b20      	ldr	r3, [pc, #128]	@ (8005604 <HAL_RCC_ClockConfig+0x260>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 030f 	and.w	r3, r3, #15
 800558a:	683a      	ldr	r2, [r7, #0]
 800558c:	429a      	cmp	r2, r3
 800558e:	d1ed      	bne.n	800556c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0304 	and.w	r3, r3, #4
 8005598:	2b00      	cmp	r3, #0
 800559a:	d008      	beq.n	80055ae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800559c:	4b1a      	ldr	r3, [pc, #104]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	4917      	ldr	r1, [pc, #92]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 80055aa:	4313      	orrs	r3, r2
 80055ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0308 	and.w	r3, r3, #8
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d009      	beq.n	80055ce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055ba:	4b13      	ldr	r3, [pc, #76]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	00db      	lsls	r3, r3, #3
 80055c8:	490f      	ldr	r1, [pc, #60]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80055ce:	f000 f825 	bl	800561c <HAL_RCC_GetSysClockFreq>
 80055d2:	4602      	mov	r2, r0
 80055d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005608 <HAL_RCC_ClockConfig+0x264>)
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	091b      	lsrs	r3, r3, #4
 80055da:	f003 030f 	and.w	r3, r3, #15
 80055de:	490c      	ldr	r1, [pc, #48]	@ (8005610 <HAL_RCC_ClockConfig+0x26c>)
 80055e0:	5ccb      	ldrb	r3, [r1, r3]
 80055e2:	f003 031f 	and.w	r3, r3, #31
 80055e6:	fa22 f303 	lsr.w	r3, r2, r3
 80055ea:	4a0a      	ldr	r2, [pc, #40]	@ (8005614 <HAL_RCC_ClockConfig+0x270>)
 80055ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80055ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005618 <HAL_RCC_ClockConfig+0x274>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7fd f850 	bl	8002698 <HAL_InitTick>
 80055f8:	4603      	mov	r3, r0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3718      	adds	r7, #24
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	40022000 	.word	0x40022000
 8005608:	40021000 	.word	0x40021000
 800560c:	04c4b400 	.word	0x04c4b400
 8005610:	0800f8e8 	.word	0x0800f8e8
 8005614:	20000000 	.word	0x20000000
 8005618:	20000004 	.word	0x20000004

0800561c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800561c:	b480      	push	{r7}
 800561e:	b087      	sub	sp, #28
 8005620:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005622:	4b2c      	ldr	r3, [pc, #176]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f003 030c 	and.w	r3, r3, #12
 800562a:	2b04      	cmp	r3, #4
 800562c:	d102      	bne.n	8005634 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800562e:	4b2a      	ldr	r3, [pc, #168]	@ (80056d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005630:	613b      	str	r3, [r7, #16]
 8005632:	e047      	b.n	80056c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005634:	4b27      	ldr	r3, [pc, #156]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f003 030c 	and.w	r3, r3, #12
 800563c:	2b08      	cmp	r3, #8
 800563e:	d102      	bne.n	8005646 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005640:	4b25      	ldr	r3, [pc, #148]	@ (80056d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005642:	613b      	str	r3, [r7, #16]
 8005644:	e03e      	b.n	80056c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005646:	4b23      	ldr	r3, [pc, #140]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	f003 030c 	and.w	r3, r3, #12
 800564e:	2b0c      	cmp	r3, #12
 8005650:	d136      	bne.n	80056c0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005652:	4b20      	ldr	r3, [pc, #128]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f003 0303 	and.w	r3, r3, #3
 800565a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800565c:	4b1d      	ldr	r3, [pc, #116]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	091b      	lsrs	r3, r3, #4
 8005662:	f003 030f 	and.w	r3, r3, #15
 8005666:	3301      	adds	r3, #1
 8005668:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2b03      	cmp	r3, #3
 800566e:	d10c      	bne.n	800568a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005670:	4a19      	ldr	r2, [pc, #100]	@ (80056d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	fbb2 f3f3 	udiv	r3, r2, r3
 8005678:	4a16      	ldr	r2, [pc, #88]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800567a:	68d2      	ldr	r2, [r2, #12]
 800567c:	0a12      	lsrs	r2, r2, #8
 800567e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005682:	fb02 f303 	mul.w	r3, r2, r3
 8005686:	617b      	str	r3, [r7, #20]
      break;
 8005688:	e00c      	b.n	80056a4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800568a:	4a13      	ldr	r2, [pc, #76]	@ (80056d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005692:	4a10      	ldr	r2, [pc, #64]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005694:	68d2      	ldr	r2, [r2, #12]
 8005696:	0a12      	lsrs	r2, r2, #8
 8005698:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800569c:	fb02 f303 	mul.w	r3, r2, r3
 80056a0:	617b      	str	r3, [r7, #20]
      break;
 80056a2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80056a4:	4b0b      	ldr	r3, [pc, #44]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	0e5b      	lsrs	r3, r3, #25
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	3301      	adds	r3, #1
 80056b0:	005b      	lsls	r3, r3, #1
 80056b2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056bc:	613b      	str	r3, [r7, #16]
 80056be:	e001      	b.n	80056c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80056c0:	2300      	movs	r3, #0
 80056c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80056c4:	693b      	ldr	r3, [r7, #16]
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	371c      	adds	r7, #28
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	40021000 	.word	0x40021000
 80056d8:	00f42400 	.word	0x00f42400

080056dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056dc:	b480      	push	{r7}
 80056de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056e0:	4b03      	ldr	r3, [pc, #12]	@ (80056f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80056e2:	681b      	ldr	r3, [r3, #0]
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	20000000 	.word	0x20000000

080056f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80056f8:	f7ff fff0 	bl	80056dc <HAL_RCC_GetHCLKFreq>
 80056fc:	4602      	mov	r2, r0
 80056fe:	4b06      	ldr	r3, [pc, #24]	@ (8005718 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	0a1b      	lsrs	r3, r3, #8
 8005704:	f003 0307 	and.w	r3, r3, #7
 8005708:	4904      	ldr	r1, [pc, #16]	@ (800571c <HAL_RCC_GetPCLK1Freq+0x28>)
 800570a:	5ccb      	ldrb	r3, [r1, r3]
 800570c:	f003 031f 	and.w	r3, r3, #31
 8005710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005714:	4618      	mov	r0, r3
 8005716:	bd80      	pop	{r7, pc}
 8005718:	40021000 	.word	0x40021000
 800571c:	0800f8f8 	.word	0x0800f8f8

08005720 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005724:	f7ff ffda 	bl	80056dc <HAL_RCC_GetHCLKFreq>
 8005728:	4602      	mov	r2, r0
 800572a:	4b06      	ldr	r3, [pc, #24]	@ (8005744 <HAL_RCC_GetPCLK2Freq+0x24>)
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	0adb      	lsrs	r3, r3, #11
 8005730:	f003 0307 	and.w	r3, r3, #7
 8005734:	4904      	ldr	r1, [pc, #16]	@ (8005748 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005736:	5ccb      	ldrb	r3, [r1, r3]
 8005738:	f003 031f 	and.w	r3, r3, #31
 800573c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005740:	4618      	mov	r0, r3
 8005742:	bd80      	pop	{r7, pc}
 8005744:	40021000 	.word	0x40021000
 8005748:	0800f8f8 	.word	0x0800f8f8

0800574c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	220f      	movs	r2, #15
 800575a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800575c:	4b12      	ldr	r3, [pc, #72]	@ (80057a8 <HAL_RCC_GetClockConfig+0x5c>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 0203 	and.w	r2, r3, #3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005768:	4b0f      	ldr	r3, [pc, #60]	@ (80057a8 <HAL_RCC_GetClockConfig+0x5c>)
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005774:	4b0c      	ldr	r3, [pc, #48]	@ (80057a8 <HAL_RCC_GetClockConfig+0x5c>)
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005780:	4b09      	ldr	r3, [pc, #36]	@ (80057a8 <HAL_RCC_GetClockConfig+0x5c>)
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	08db      	lsrs	r3, r3, #3
 8005786:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800578e:	4b07      	ldr	r3, [pc, #28]	@ (80057ac <HAL_RCC_GetClockConfig+0x60>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 020f 	and.w	r2, r3, #15
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	601a      	str	r2, [r3, #0]
}
 800579a:	bf00      	nop
 800579c:	370c      	adds	r7, #12
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop
 80057a8:	40021000 	.word	0x40021000
 80057ac:	40022000 	.word	0x40022000

080057b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b087      	sub	sp, #28
 80057b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005830 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f003 0303 	and.w	r3, r3, #3
 80057be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057c0:	4b1b      	ldr	r3, [pc, #108]	@ (8005830 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	091b      	lsrs	r3, r3, #4
 80057c6:	f003 030f 	and.w	r3, r3, #15
 80057ca:	3301      	adds	r3, #1
 80057cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	2b03      	cmp	r3, #3
 80057d2:	d10c      	bne.n	80057ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057d4:	4a17      	ldr	r2, [pc, #92]	@ (8005834 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057dc:	4a14      	ldr	r2, [pc, #80]	@ (8005830 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80057de:	68d2      	ldr	r2, [r2, #12]
 80057e0:	0a12      	lsrs	r2, r2, #8
 80057e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80057e6:	fb02 f303 	mul.w	r3, r2, r3
 80057ea:	617b      	str	r3, [r7, #20]
    break;
 80057ec:	e00c      	b.n	8005808 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057ee:	4a11      	ldr	r2, [pc, #68]	@ (8005834 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f6:	4a0e      	ldr	r2, [pc, #56]	@ (8005830 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80057f8:	68d2      	ldr	r2, [r2, #12]
 80057fa:	0a12      	lsrs	r2, r2, #8
 80057fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005800:	fb02 f303 	mul.w	r3, r2, r3
 8005804:	617b      	str	r3, [r7, #20]
    break;
 8005806:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005808:	4b09      	ldr	r3, [pc, #36]	@ (8005830 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	0e5b      	lsrs	r3, r3, #25
 800580e:	f003 0303 	and.w	r3, r3, #3
 8005812:	3301      	adds	r3, #1
 8005814:	005b      	lsls	r3, r3, #1
 8005816:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005818:	697a      	ldr	r2, [r7, #20]
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005820:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005822:	687b      	ldr	r3, [r7, #4]
}
 8005824:	4618      	mov	r0, r3
 8005826:	371c      	adds	r7, #28
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr
 8005830:	40021000 	.word	0x40021000
 8005834:	00f42400 	.word	0x00f42400

08005838 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b086      	sub	sp, #24
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005840:	2300      	movs	r3, #0
 8005842:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005844:	2300      	movs	r3, #0
 8005846:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005850:	2b00      	cmp	r3, #0
 8005852:	f000 8098 	beq.w	8005986 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005856:	2300      	movs	r3, #0
 8005858:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800585a:	4b43      	ldr	r3, [pc, #268]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800585c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800585e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005862:	2b00      	cmp	r3, #0
 8005864:	d10d      	bne.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005866:	4b40      	ldr	r3, [pc, #256]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800586a:	4a3f      	ldr	r2, [pc, #252]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800586c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005870:	6593      	str	r3, [r2, #88]	@ 0x58
 8005872:	4b3d      	ldr	r3, [pc, #244]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800587a:	60bb      	str	r3, [r7, #8]
 800587c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800587e:	2301      	movs	r3, #1
 8005880:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005882:	4b3a      	ldr	r3, [pc, #232]	@ (800596c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a39      	ldr	r2, [pc, #228]	@ (800596c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005888:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800588c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800588e:	f7fd fd93 	bl	80033b8 <HAL_GetTick>
 8005892:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005894:	e009      	b.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005896:	f7fd fd8f 	bl	80033b8 <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d902      	bls.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	74fb      	strb	r3, [r7, #19]
        break;
 80058a8:	e005      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058aa:	4b30      	ldr	r3, [pc, #192]	@ (800596c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d0ef      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80058b6:	7cfb      	ldrb	r3, [r7, #19]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d159      	bne.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80058bc:	4b2a      	ldr	r3, [pc, #168]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058c6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d01e      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d2:	697a      	ldr	r2, [r7, #20]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d019      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80058d8:	4b23      	ldr	r3, [pc, #140]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80058e4:	4b20      	ldr	r3, [pc, #128]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ea:	4a1f      	ldr	r2, [pc, #124]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80058f4:	4b1c      	ldr	r3, [pc, #112]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058fa:	4a1b      	ldr	r2, [pc, #108]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005904:	4a18      	ldr	r2, [pc, #96]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	d016      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005916:	f7fd fd4f 	bl	80033b8 <HAL_GetTick>
 800591a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800591c:	e00b      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800591e:	f7fd fd4b 	bl	80033b8 <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	f241 3288 	movw	r2, #5000	@ 0x1388
 800592c:	4293      	cmp	r3, r2
 800592e:	d902      	bls.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	74fb      	strb	r3, [r7, #19]
            break;
 8005934:	e006      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005936:	4b0c      	ldr	r3, [pc, #48]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005938:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800593c:	f003 0302 	and.w	r3, r3, #2
 8005940:	2b00      	cmp	r3, #0
 8005942:	d0ec      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005944:	7cfb      	ldrb	r3, [r7, #19]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d10b      	bne.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800594a:	4b07      	ldr	r3, [pc, #28]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800594c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005950:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005958:	4903      	ldr	r1, [pc, #12]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800595a:	4313      	orrs	r3, r2
 800595c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005960:	e008      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005962:	7cfb      	ldrb	r3, [r7, #19]
 8005964:	74bb      	strb	r3, [r7, #18]
 8005966:	e005      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005968:	40021000 	.word	0x40021000
 800596c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005970:	7cfb      	ldrb	r3, [r7, #19]
 8005972:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005974:	7c7b      	ldrb	r3, [r7, #17]
 8005976:	2b01      	cmp	r3, #1
 8005978:	d105      	bne.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800597a:	4ba6      	ldr	r3, [pc, #664]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800597c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800597e:	4aa5      	ldr	r2, [pc, #660]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005980:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005984:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00a      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005992:	4ba0      	ldr	r3, [pc, #640]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005998:	f023 0203 	bic.w	r2, r3, #3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	499c      	ldr	r1, [pc, #624]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00a      	beq.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80059b4:	4b97      	ldr	r3, [pc, #604]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ba:	f023 020c 	bic.w	r2, r3, #12
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	4994      	ldr	r1, [pc, #592]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059c4:	4313      	orrs	r3, r2
 80059c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0304 	and.w	r3, r3, #4
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00a      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80059d6:	4b8f      	ldr	r3, [pc, #572]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	498b      	ldr	r1, [pc, #556]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059e6:	4313      	orrs	r3, r2
 80059e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 0308 	and.w	r3, r3, #8
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00a      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80059f8:	4b86      	ldr	r3, [pc, #536]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	4983      	ldr	r1, [pc, #524]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0320 	and.w	r3, r3, #32
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00a      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a1a:	4b7e      	ldr	r3, [pc, #504]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a20:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	695b      	ldr	r3, [r3, #20]
 8005a28:	497a      	ldr	r1, [pc, #488]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00a      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a3c:	4b75      	ldr	r3, [pc, #468]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a42:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	4972      	ldr	r1, [pc, #456]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00a      	beq.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a5e:	4b6d      	ldr	r3, [pc, #436]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a64:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	69db      	ldr	r3, [r3, #28]
 8005a6c:	4969      	ldr	r1, [pc, #420]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00a      	beq.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a80:	4b64      	ldr	r3, [pc, #400]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a86:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	4961      	ldr	r1, [pc, #388]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a90:	4313      	orrs	r3, r2
 8005a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00a      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005aa2:	4b5c      	ldr	r3, [pc, #368]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aa8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab0:	4958      	ldr	r1, [pc, #352]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d015      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ac4:	4b53      	ldr	r3, [pc, #332]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad2:	4950      	ldr	r1, [pc, #320]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ade:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ae2:	d105      	bne.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ae4:	4b4b      	ldr	r3, [pc, #300]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	4a4a      	ldr	r2, [pc, #296]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005aee:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d015      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005afc:	4b45      	ldr	r3, [pc, #276]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b02:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0a:	4942      	ldr	r1, [pc, #264]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b1a:	d105      	bne.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b1c:	4b3d      	ldr	r3, [pc, #244]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	4a3c      	ldr	r2, [pc, #240]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b26:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d015      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005b34:	4b37      	ldr	r3, [pc, #220]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b3a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b42:	4934      	ldr	r1, [pc, #208]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b52:	d105      	bne.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b54:	4b2f      	ldr	r3, [pc, #188]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	4a2e      	ldr	r2, [pc, #184]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b5e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d015      	beq.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b6c:	4b29      	ldr	r3, [pc, #164]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b72:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b7a:	4926      	ldr	r1, [pc, #152]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b8a:	d105      	bne.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b8c:	4b21      	ldr	r3, [pc, #132]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	4a20      	ldr	r2, [pc, #128]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b96:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d015      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005baa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb2:	4918      	ldr	r1, [pc, #96]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bbe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bc2:	d105      	bne.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bc4:	4b13      	ldr	r3, [pc, #76]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	4a12      	ldr	r2, [pc, #72]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d015      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005be2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bea:	490a      	ldr	r1, [pc, #40]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bfa:	d105      	bne.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005bfc:	4b05      	ldr	r3, [pc, #20]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	4a04      	ldr	r2, [pc, #16]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c06:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005c08:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3718      	adds	r7, #24
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	40021000 	.word	0x40021000

08005c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b082      	sub	sp, #8
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e049      	b.n	8005cbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d106      	bne.n	8005c44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7fd f8b2 	bl	8002da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2202      	movs	r2, #2
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	3304      	adds	r3, #4
 8005c54:	4619      	mov	r1, r3
 8005c56:	4610      	mov	r0, r2
 8005c58:	f000 fec4 	bl	80069e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
	...

08005cc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d001      	beq.n	8005ce0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e04a      	b.n	8005d76 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2202      	movs	r2, #2
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68da      	ldr	r2, [r3, #12]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f042 0201 	orr.w	r2, r2, #1
 8005cf6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a21      	ldr	r2, [pc, #132]	@ (8005d84 <HAL_TIM_Base_Start_IT+0xbc>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d018      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x6c>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d0a:	d013      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x6c>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a1d      	ldr	r2, [pc, #116]	@ (8005d88 <HAL_TIM_Base_Start_IT+0xc0>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d00e      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x6c>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a1c      	ldr	r2, [pc, #112]	@ (8005d8c <HAL_TIM_Base_Start_IT+0xc4>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d009      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x6c>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a1a      	ldr	r2, [pc, #104]	@ (8005d90 <HAL_TIM_Base_Start_IT+0xc8>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d004      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x6c>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a19      	ldr	r2, [pc, #100]	@ (8005d94 <HAL_TIM_Base_Start_IT+0xcc>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d115      	bne.n	8005d60 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	689a      	ldr	r2, [r3, #8]
 8005d3a:	4b17      	ldr	r3, [pc, #92]	@ (8005d98 <HAL_TIM_Base_Start_IT+0xd0>)
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2b06      	cmp	r3, #6
 8005d44:	d015      	beq.n	8005d72 <HAL_TIM_Base_Start_IT+0xaa>
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d4c:	d011      	beq.n	8005d72 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f042 0201 	orr.w	r2, r2, #1
 8005d5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d5e:	e008      	b.n	8005d72 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0201 	orr.w	r2, r2, #1
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	e000      	b.n	8005d74 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d72:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3714      	adds	r7, #20
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	40012c00 	.word	0x40012c00
 8005d88:	40000400 	.word	0x40000400
 8005d8c:	40000800 	.word	0x40000800
 8005d90:	40013400 	.word	0x40013400
 8005d94:	40014000 	.word	0x40014000
 8005d98:	00010007 	.word	0x00010007

08005d9c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d101      	bne.n	8005dae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e049      	b.n	8005e42 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d106      	bne.n	8005dc8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f000 f841 	bl	8005e4a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	3304      	adds	r3, #4
 8005dd8:	4619      	mov	r1, r3
 8005dda:	4610      	mov	r0, r2
 8005ddc:	f000 fe02 	bl	80069e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3708      	adds	r7, #8
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	b083      	sub	sp, #12
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005e52:	bf00      	nop
 8005e54:	370c      	adds	r7, #12
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
	...

08005e60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d109      	bne.n	8005e84 <HAL_TIM_PWM_Start+0x24>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	bf14      	ite	ne
 8005e7c:	2301      	movne	r3, #1
 8005e7e:	2300      	moveq	r3, #0
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	e03c      	b.n	8005efe <HAL_TIM_PWM_Start+0x9e>
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d109      	bne.n	8005e9e <HAL_TIM_PWM_Start+0x3e>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	bf14      	ite	ne
 8005e96:	2301      	movne	r3, #1
 8005e98:	2300      	moveq	r3, #0
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	e02f      	b.n	8005efe <HAL_TIM_PWM_Start+0x9e>
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	2b08      	cmp	r3, #8
 8005ea2:	d109      	bne.n	8005eb8 <HAL_TIM_PWM_Start+0x58>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	bf14      	ite	ne
 8005eb0:	2301      	movne	r3, #1
 8005eb2:	2300      	moveq	r3, #0
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	e022      	b.n	8005efe <HAL_TIM_PWM_Start+0x9e>
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	2b0c      	cmp	r3, #12
 8005ebc:	d109      	bne.n	8005ed2 <HAL_TIM_PWM_Start+0x72>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	bf14      	ite	ne
 8005eca:	2301      	movne	r3, #1
 8005ecc:	2300      	moveq	r3, #0
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	e015      	b.n	8005efe <HAL_TIM_PWM_Start+0x9e>
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	2b10      	cmp	r3, #16
 8005ed6:	d109      	bne.n	8005eec <HAL_TIM_PWM_Start+0x8c>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	bf14      	ite	ne
 8005ee4:	2301      	movne	r3, #1
 8005ee6:	2300      	moveq	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	e008      	b.n	8005efe <HAL_TIM_PWM_Start+0x9e>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	bf14      	ite	ne
 8005ef8:	2301      	movne	r3, #1
 8005efa:	2300      	moveq	r3, #0
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d001      	beq.n	8005f06 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e097      	b.n	8006036 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d104      	bne.n	8005f16 <HAL_TIM_PWM_Start+0xb6>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2202      	movs	r2, #2
 8005f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f14:	e023      	b.n	8005f5e <HAL_TIM_PWM_Start+0xfe>
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	2b04      	cmp	r3, #4
 8005f1a:	d104      	bne.n	8005f26 <HAL_TIM_PWM_Start+0xc6>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2202      	movs	r2, #2
 8005f20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f24:	e01b      	b.n	8005f5e <HAL_TIM_PWM_Start+0xfe>
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	2b08      	cmp	r3, #8
 8005f2a:	d104      	bne.n	8005f36 <HAL_TIM_PWM_Start+0xd6>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2202      	movs	r2, #2
 8005f30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f34:	e013      	b.n	8005f5e <HAL_TIM_PWM_Start+0xfe>
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b0c      	cmp	r3, #12
 8005f3a:	d104      	bne.n	8005f46 <HAL_TIM_PWM_Start+0xe6>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f44:	e00b      	b.n	8005f5e <HAL_TIM_PWM_Start+0xfe>
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	2b10      	cmp	r3, #16
 8005f4a:	d104      	bne.n	8005f56 <HAL_TIM_PWM_Start+0xf6>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2202      	movs	r2, #2
 8005f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f54:	e003      	b.n	8005f5e <HAL_TIM_PWM_Start+0xfe>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2202      	movs	r2, #2
 8005f5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	2201      	movs	r2, #1
 8005f64:	6839      	ldr	r1, [r7, #0]
 8005f66:	4618      	mov	r0, r3
 8005f68:	f001 f96a 	bl	8007240 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a33      	ldr	r2, [pc, #204]	@ (8006040 <HAL_TIM_PWM_Start+0x1e0>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d013      	beq.n	8005f9e <HAL_TIM_PWM_Start+0x13e>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a32      	ldr	r2, [pc, #200]	@ (8006044 <HAL_TIM_PWM_Start+0x1e4>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d00e      	beq.n	8005f9e <HAL_TIM_PWM_Start+0x13e>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a30      	ldr	r2, [pc, #192]	@ (8006048 <HAL_TIM_PWM_Start+0x1e8>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d009      	beq.n	8005f9e <HAL_TIM_PWM_Start+0x13e>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a2f      	ldr	r2, [pc, #188]	@ (800604c <HAL_TIM_PWM_Start+0x1ec>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d004      	beq.n	8005f9e <HAL_TIM_PWM_Start+0x13e>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a2d      	ldr	r2, [pc, #180]	@ (8006050 <HAL_TIM_PWM_Start+0x1f0>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d101      	bne.n	8005fa2 <HAL_TIM_PWM_Start+0x142>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e000      	b.n	8005fa4 <HAL_TIM_PWM_Start+0x144>
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d007      	beq.n	8005fb8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005fb6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a20      	ldr	r2, [pc, #128]	@ (8006040 <HAL_TIM_PWM_Start+0x1e0>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d018      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x194>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fca:	d013      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x194>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a20      	ldr	r2, [pc, #128]	@ (8006054 <HAL_TIM_PWM_Start+0x1f4>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d00e      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x194>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a1f      	ldr	r2, [pc, #124]	@ (8006058 <HAL_TIM_PWM_Start+0x1f8>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d009      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x194>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a17      	ldr	r2, [pc, #92]	@ (8006044 <HAL_TIM_PWM_Start+0x1e4>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d004      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0x194>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a16      	ldr	r2, [pc, #88]	@ (8006048 <HAL_TIM_PWM_Start+0x1e8>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d115      	bne.n	8006020 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	689a      	ldr	r2, [r3, #8]
 8005ffa:	4b18      	ldr	r3, [pc, #96]	@ (800605c <HAL_TIM_PWM_Start+0x1fc>)
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2b06      	cmp	r3, #6
 8006004:	d015      	beq.n	8006032 <HAL_TIM_PWM_Start+0x1d2>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800600c:	d011      	beq.n	8006032 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f042 0201 	orr.w	r2, r2, #1
 800601c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800601e:	e008      	b.n	8006032 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f042 0201 	orr.w	r2, r2, #1
 800602e:	601a      	str	r2, [r3, #0]
 8006030:	e000      	b.n	8006034 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006032:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	40012c00 	.word	0x40012c00
 8006044:	40013400 	.word	0x40013400
 8006048:	40014000 	.word	0x40014000
 800604c:	40014400 	.word	0x40014400
 8006050:	40014800 	.word	0x40014800
 8006054:	40000400 	.word	0x40000400
 8006058:	40000800 	.word	0x40000800
 800605c:	00010007 	.word	0x00010007

08006060 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b082      	sub	sp, #8
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2200      	movs	r2, #0
 8006070:	6839      	ldr	r1, [r7, #0]
 8006072:	4618      	mov	r0, r3
 8006074:	f001 f8e4 	bl	8007240 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a3e      	ldr	r2, [pc, #248]	@ (8006178 <HAL_TIM_PWM_Stop+0x118>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d013      	beq.n	80060aa <HAL_TIM_PWM_Stop+0x4a>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a3d      	ldr	r2, [pc, #244]	@ (800617c <HAL_TIM_PWM_Stop+0x11c>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d00e      	beq.n	80060aa <HAL_TIM_PWM_Stop+0x4a>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a3b      	ldr	r2, [pc, #236]	@ (8006180 <HAL_TIM_PWM_Stop+0x120>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d009      	beq.n	80060aa <HAL_TIM_PWM_Stop+0x4a>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a3a      	ldr	r2, [pc, #232]	@ (8006184 <HAL_TIM_PWM_Stop+0x124>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d004      	beq.n	80060aa <HAL_TIM_PWM_Stop+0x4a>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a38      	ldr	r2, [pc, #224]	@ (8006188 <HAL_TIM_PWM_Stop+0x128>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d101      	bne.n	80060ae <HAL_TIM_PWM_Stop+0x4e>
 80060aa:	2301      	movs	r3, #1
 80060ac:	e000      	b.n	80060b0 <HAL_TIM_PWM_Stop+0x50>
 80060ae:	2300      	movs	r3, #0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d017      	beq.n	80060e4 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6a1a      	ldr	r2, [r3, #32]
 80060ba:	f241 1311 	movw	r3, #4369	@ 0x1111
 80060be:	4013      	ands	r3, r2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d10f      	bne.n	80060e4 <HAL_TIM_PWM_Stop+0x84>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6a1a      	ldr	r2, [r3, #32]
 80060ca:	f244 4344 	movw	r3, #17476	@ 0x4444
 80060ce:	4013      	ands	r3, r2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d107      	bne.n	80060e4 <HAL_TIM_PWM_Stop+0x84>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80060e2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	6a1a      	ldr	r2, [r3, #32]
 80060ea:	f241 1311 	movw	r3, #4369	@ 0x1111
 80060ee:	4013      	ands	r3, r2
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d10f      	bne.n	8006114 <HAL_TIM_PWM_Stop+0xb4>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	6a1a      	ldr	r2, [r3, #32]
 80060fa:	f244 4344 	movw	r3, #17476	@ 0x4444
 80060fe:	4013      	ands	r3, r2
 8006100:	2b00      	cmp	r3, #0
 8006102:	d107      	bne.n	8006114 <HAL_TIM_PWM_Stop+0xb4>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f022 0201 	bic.w	r2, r2, #1
 8006112:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d104      	bne.n	8006124 <HAL_TIM_PWM_Stop+0xc4>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2201      	movs	r2, #1
 800611e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006122:	e023      	b.n	800616c <HAL_TIM_PWM_Stop+0x10c>
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	2b04      	cmp	r3, #4
 8006128:	d104      	bne.n	8006134 <HAL_TIM_PWM_Stop+0xd4>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006132:	e01b      	b.n	800616c <HAL_TIM_PWM_Stop+0x10c>
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	2b08      	cmp	r3, #8
 8006138:	d104      	bne.n	8006144 <HAL_TIM_PWM_Stop+0xe4>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006142:	e013      	b.n	800616c <HAL_TIM_PWM_Stop+0x10c>
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	2b0c      	cmp	r3, #12
 8006148:	d104      	bne.n	8006154 <HAL_TIM_PWM_Stop+0xf4>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2201      	movs	r2, #1
 800614e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006152:	e00b      	b.n	800616c <HAL_TIM_PWM_Stop+0x10c>
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	2b10      	cmp	r3, #16
 8006158:	d104      	bne.n	8006164 <HAL_TIM_PWM_Stop+0x104>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2201      	movs	r2, #1
 800615e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006162:	e003      	b.n	800616c <HAL_TIM_PWM_Stop+0x10c>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3708      	adds	r7, #8
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	40012c00 	.word	0x40012c00
 800617c:	40013400 	.word	0x40013400
 8006180:	40014000 	.word	0x40014000
 8006184:	40014400 	.word	0x40014400
 8006188:	40014800 	.word	0x40014800

0800618c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b086      	sub	sp, #24
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e097      	b.n	80062d0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d106      	bne.n	80061ba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f7fc fe2b 	bl	8002e10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2202      	movs	r2, #2
 80061be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	6812      	ldr	r2, [r2, #0]
 80061cc:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80061d0:	f023 0307 	bic.w	r3, r3, #7
 80061d4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	3304      	adds	r3, #4
 80061de:	4619      	mov	r1, r3
 80061e0:	4610      	mov	r0, r2
 80061e2:	f000 fbff 	bl	80069e4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	699b      	ldr	r3, [r3, #24]
 80061f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	6a1b      	ldr	r3, [r3, #32]
 80061fc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	697a      	ldr	r2, [r7, #20]
 8006204:	4313      	orrs	r3, r2
 8006206:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800620e:	f023 0303 	bic.w	r3, r3, #3
 8006212:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	689a      	ldr	r2, [r3, #8]
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	021b      	lsls	r3, r3, #8
 800621e:	4313      	orrs	r3, r2
 8006220:	693a      	ldr	r2, [r7, #16]
 8006222:	4313      	orrs	r3, r2
 8006224:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800622c:	f023 030c 	bic.w	r3, r3, #12
 8006230:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006238:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800623c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	68da      	ldr	r2, [r3, #12]
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	021b      	lsls	r3, r3, #8
 8006248:	4313      	orrs	r3, r2
 800624a:	693a      	ldr	r2, [r7, #16]
 800624c:	4313      	orrs	r3, r2
 800624e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	011a      	lsls	r2, r3, #4
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	031b      	lsls	r3, r3, #12
 800625c:	4313      	orrs	r3, r2
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	4313      	orrs	r3, r2
 8006262:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800626a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006272:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	695b      	ldr	r3, [r3, #20]
 800627c:	011b      	lsls	r3, r3, #4
 800627e:	4313      	orrs	r3, r2
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	4313      	orrs	r3, r2
 8006284:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2201      	movs	r2, #1
 80062a2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2201      	movs	r2, #1
 80062c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062ce:	2300      	movs	r3, #0
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3718      	adds	r7, #24
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d020      	beq.n	800633c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f003 0302 	and.w	r3, r3, #2
 8006300:	2b00      	cmp	r3, #0
 8006302:	d01b      	beq.n	800633c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f06f 0202 	mvn.w	r2, #2
 800630c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2201      	movs	r2, #1
 8006312:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	f003 0303 	and.w	r3, r3, #3
 800631e:	2b00      	cmp	r3, #0
 8006320:	d003      	beq.n	800632a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 fb40 	bl	80069a8 <HAL_TIM_IC_CaptureCallback>
 8006328:	e005      	b.n	8006336 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 fb32 	bl	8006994 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 fb43 	bl	80069bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	f003 0304 	and.w	r3, r3, #4
 8006342:	2b00      	cmp	r3, #0
 8006344:	d020      	beq.n	8006388 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f003 0304 	and.w	r3, r3, #4
 800634c:	2b00      	cmp	r3, #0
 800634e:	d01b      	beq.n	8006388 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f06f 0204 	mvn.w	r2, #4
 8006358:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2202      	movs	r2, #2
 800635e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 fb1a 	bl	80069a8 <HAL_TIM_IC_CaptureCallback>
 8006374:	e005      	b.n	8006382 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 fb0c 	bl	8006994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 fb1d 	bl	80069bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	f003 0308 	and.w	r3, r3, #8
 800638e:	2b00      	cmp	r3, #0
 8006390:	d020      	beq.n	80063d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f003 0308 	and.w	r3, r3, #8
 8006398:	2b00      	cmp	r3, #0
 800639a:	d01b      	beq.n	80063d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f06f 0208 	mvn.w	r2, #8
 80063a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2204      	movs	r2, #4
 80063aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	69db      	ldr	r3, [r3, #28]
 80063b2:	f003 0303 	and.w	r3, r3, #3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 faf4 	bl	80069a8 <HAL_TIM_IC_CaptureCallback>
 80063c0:	e005      	b.n	80063ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fae6 	bl	8006994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 faf7 	bl	80069bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	f003 0310 	and.w	r3, r3, #16
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d020      	beq.n	8006420 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f003 0310 	and.w	r3, r3, #16
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d01b      	beq.n	8006420 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f06f 0210 	mvn.w	r2, #16
 80063f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2208      	movs	r2, #8
 80063f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	69db      	ldr	r3, [r3, #28]
 80063fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006402:	2b00      	cmp	r3, #0
 8006404:	d003      	beq.n	800640e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 face 	bl	80069a8 <HAL_TIM_IC_CaptureCallback>
 800640c:	e005      	b.n	800641a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 fac0 	bl	8006994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 fad1 	bl	80069bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	f003 0301 	and.w	r3, r3, #1
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00c      	beq.n	8006444 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f003 0301 	and.w	r3, r3, #1
 8006430:	2b00      	cmp	r3, #0
 8006432:	d007      	beq.n	8006444 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f06f 0201 	mvn.w	r2, #1
 800643c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f7fc f8e8 	bl	8002614 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800644a:	2b00      	cmp	r3, #0
 800644c:	d104      	bne.n	8006458 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00c      	beq.n	8006472 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800645e:	2b00      	cmp	r3, #0
 8006460:	d007      	beq.n	8006472 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800646a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f001 f937 	bl	80076e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00c      	beq.n	8006496 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006482:	2b00      	cmp	r3, #0
 8006484:	d007      	beq.n	8006496 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800648e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f001 f92f 	bl	80076f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800649c:	2b00      	cmp	r3, #0
 800649e:	d00c      	beq.n	80064ba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d007      	beq.n	80064ba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f000 fa8b 	bl	80069d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	f003 0320 	and.w	r3, r3, #32
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00c      	beq.n	80064de <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f003 0320 	and.w	r3, r3, #32
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d007      	beq.n	80064de <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f06f 0220 	mvn.w	r2, #32
 80064d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f001 f8f7 	bl	80076cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00c      	beq.n	8006502 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d007      	beq.n	8006502 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80064fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f001 f903 	bl	8007708 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d00c      	beq.n	8006526 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d007      	beq.n	8006526 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800651e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f001 f8fb 	bl	800771c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00c      	beq.n	800654a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006536:	2b00      	cmp	r3, #0
 8006538:	d007      	beq.n	800654a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006542:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f001 f8f3 	bl	8007730 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00c      	beq.n	800656e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d007      	beq.n	800656e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f001 f8eb 	bl	8007744 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800656e:	bf00      	nop
 8006570:	3710      	adds	r7, #16
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
	...

08006578 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006584:	2300      	movs	r3, #0
 8006586:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800658e:	2b01      	cmp	r3, #1
 8006590:	d101      	bne.n	8006596 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006592:	2302      	movs	r3, #2
 8006594:	e0ff      	b.n	8006796 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2201      	movs	r2, #1
 800659a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2b14      	cmp	r3, #20
 80065a2:	f200 80f0 	bhi.w	8006786 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80065a6:	a201      	add	r2, pc, #4	@ (adr r2, 80065ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ac:	08006601 	.word	0x08006601
 80065b0:	08006787 	.word	0x08006787
 80065b4:	08006787 	.word	0x08006787
 80065b8:	08006787 	.word	0x08006787
 80065bc:	08006641 	.word	0x08006641
 80065c0:	08006787 	.word	0x08006787
 80065c4:	08006787 	.word	0x08006787
 80065c8:	08006787 	.word	0x08006787
 80065cc:	08006683 	.word	0x08006683
 80065d0:	08006787 	.word	0x08006787
 80065d4:	08006787 	.word	0x08006787
 80065d8:	08006787 	.word	0x08006787
 80065dc:	080066c3 	.word	0x080066c3
 80065e0:	08006787 	.word	0x08006787
 80065e4:	08006787 	.word	0x08006787
 80065e8:	08006787 	.word	0x08006787
 80065ec:	08006705 	.word	0x08006705
 80065f0:	08006787 	.word	0x08006787
 80065f4:	08006787 	.word	0x08006787
 80065f8:	08006787 	.word	0x08006787
 80065fc:	08006745 	.word	0x08006745
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68b9      	ldr	r1, [r7, #8]
 8006606:	4618      	mov	r0, r3
 8006608:	f000 fa88 	bl	8006b1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	699a      	ldr	r2, [r3, #24]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f042 0208 	orr.w	r2, r2, #8
 800661a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	699a      	ldr	r2, [r3, #24]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f022 0204 	bic.w	r2, r2, #4
 800662a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6999      	ldr	r1, [r3, #24]
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	691a      	ldr	r2, [r3, #16]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	430a      	orrs	r2, r1
 800663c:	619a      	str	r2, [r3, #24]
      break;
 800663e:	e0a5      	b.n	800678c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68b9      	ldr	r1, [r7, #8]
 8006646:	4618      	mov	r0, r3
 8006648:	f000 faf8 	bl	8006c3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	699a      	ldr	r2, [r3, #24]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800665a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	699a      	ldr	r2, [r3, #24]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800666a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	6999      	ldr	r1, [r3, #24]
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	691b      	ldr	r3, [r3, #16]
 8006676:	021a      	lsls	r2, r3, #8
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	430a      	orrs	r2, r1
 800667e:	619a      	str	r2, [r3, #24]
      break;
 8006680:	e084      	b.n	800678c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68b9      	ldr	r1, [r7, #8]
 8006688:	4618      	mov	r0, r3
 800668a:	f000 fb61 	bl	8006d50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	69da      	ldr	r2, [r3, #28]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f042 0208 	orr.w	r2, r2, #8
 800669c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	69da      	ldr	r2, [r3, #28]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f022 0204 	bic.w	r2, r2, #4
 80066ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	69d9      	ldr	r1, [r3, #28]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	691a      	ldr	r2, [r3, #16]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	430a      	orrs	r2, r1
 80066be:	61da      	str	r2, [r3, #28]
      break;
 80066c0:	e064      	b.n	800678c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68b9      	ldr	r1, [r7, #8]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f000 fbc9 	bl	8006e60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	69da      	ldr	r2, [r3, #28]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	69da      	ldr	r2, [r3, #28]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	69d9      	ldr	r1, [r3, #28]
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	691b      	ldr	r3, [r3, #16]
 80066f8:	021a      	lsls	r2, r3, #8
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	430a      	orrs	r2, r1
 8006700:	61da      	str	r2, [r3, #28]
      break;
 8006702:	e043      	b.n	800678c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68b9      	ldr	r1, [r7, #8]
 800670a:	4618      	mov	r0, r3
 800670c:	f000 fc32 	bl	8006f74 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f042 0208 	orr.w	r2, r2, #8
 800671e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 0204 	bic.w	r2, r2, #4
 800672e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	691a      	ldr	r2, [r3, #16]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	430a      	orrs	r2, r1
 8006740:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006742:	e023      	b.n	800678c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68b9      	ldr	r1, [r7, #8]
 800674a:	4618      	mov	r0, r3
 800674c:	f000 fc76 	bl	800703c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800675e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800676e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	021a      	lsls	r2, r3, #8
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	430a      	orrs	r2, r1
 8006782:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006784:	e002      	b.n	800678c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	75fb      	strb	r3, [r7, #23]
      break;
 800678a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006794:	7dfb      	ldrb	r3, [r7, #23]
}
 8006796:	4618      	mov	r0, r3
 8006798:	3718      	adds	r7, #24
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop

080067a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067aa:	2300      	movs	r3, #0
 80067ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d101      	bne.n	80067bc <HAL_TIM_ConfigClockSource+0x1c>
 80067b8:	2302      	movs	r3, #2
 80067ba:	e0de      	b.n	800697a <HAL_TIM_ConfigClockSource+0x1da>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2202      	movs	r2, #2
 80067c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80067da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80067de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a63      	ldr	r2, [pc, #396]	@ (8006984 <HAL_TIM_ConfigClockSource+0x1e4>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	f000 80a9 	beq.w	800694e <HAL_TIM_ConfigClockSource+0x1ae>
 80067fc:	4a61      	ldr	r2, [pc, #388]	@ (8006984 <HAL_TIM_ConfigClockSource+0x1e4>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	f200 80ae 	bhi.w	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006804:	4a60      	ldr	r2, [pc, #384]	@ (8006988 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006806:	4293      	cmp	r3, r2
 8006808:	f000 80a1 	beq.w	800694e <HAL_TIM_ConfigClockSource+0x1ae>
 800680c:	4a5e      	ldr	r2, [pc, #376]	@ (8006988 <HAL_TIM_ConfigClockSource+0x1e8>)
 800680e:	4293      	cmp	r3, r2
 8006810:	f200 80a6 	bhi.w	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006814:	4a5d      	ldr	r2, [pc, #372]	@ (800698c <HAL_TIM_ConfigClockSource+0x1ec>)
 8006816:	4293      	cmp	r3, r2
 8006818:	f000 8099 	beq.w	800694e <HAL_TIM_ConfigClockSource+0x1ae>
 800681c:	4a5b      	ldr	r2, [pc, #364]	@ (800698c <HAL_TIM_ConfigClockSource+0x1ec>)
 800681e:	4293      	cmp	r3, r2
 8006820:	f200 809e 	bhi.w	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006824:	4a5a      	ldr	r2, [pc, #360]	@ (8006990 <HAL_TIM_ConfigClockSource+0x1f0>)
 8006826:	4293      	cmp	r3, r2
 8006828:	f000 8091 	beq.w	800694e <HAL_TIM_ConfigClockSource+0x1ae>
 800682c:	4a58      	ldr	r2, [pc, #352]	@ (8006990 <HAL_TIM_ConfigClockSource+0x1f0>)
 800682e:	4293      	cmp	r3, r2
 8006830:	f200 8096 	bhi.w	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006834:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006838:	f000 8089 	beq.w	800694e <HAL_TIM_ConfigClockSource+0x1ae>
 800683c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006840:	f200 808e 	bhi.w	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006848:	d03e      	beq.n	80068c8 <HAL_TIM_ConfigClockSource+0x128>
 800684a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800684e:	f200 8087 	bhi.w	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006856:	f000 8086 	beq.w	8006966 <HAL_TIM_ConfigClockSource+0x1c6>
 800685a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800685e:	d87f      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006860:	2b70      	cmp	r3, #112	@ 0x70
 8006862:	d01a      	beq.n	800689a <HAL_TIM_ConfigClockSource+0xfa>
 8006864:	2b70      	cmp	r3, #112	@ 0x70
 8006866:	d87b      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006868:	2b60      	cmp	r3, #96	@ 0x60
 800686a:	d050      	beq.n	800690e <HAL_TIM_ConfigClockSource+0x16e>
 800686c:	2b60      	cmp	r3, #96	@ 0x60
 800686e:	d877      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006870:	2b50      	cmp	r3, #80	@ 0x50
 8006872:	d03c      	beq.n	80068ee <HAL_TIM_ConfigClockSource+0x14e>
 8006874:	2b50      	cmp	r3, #80	@ 0x50
 8006876:	d873      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006878:	2b40      	cmp	r3, #64	@ 0x40
 800687a:	d058      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x18e>
 800687c:	2b40      	cmp	r3, #64	@ 0x40
 800687e:	d86f      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006880:	2b30      	cmp	r3, #48	@ 0x30
 8006882:	d064      	beq.n	800694e <HAL_TIM_ConfigClockSource+0x1ae>
 8006884:	2b30      	cmp	r3, #48	@ 0x30
 8006886:	d86b      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006888:	2b20      	cmp	r3, #32
 800688a:	d060      	beq.n	800694e <HAL_TIM_ConfigClockSource+0x1ae>
 800688c:	2b20      	cmp	r3, #32
 800688e:	d867      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
 8006890:	2b00      	cmp	r3, #0
 8006892:	d05c      	beq.n	800694e <HAL_TIM_ConfigClockSource+0x1ae>
 8006894:	2b10      	cmp	r3, #16
 8006896:	d05a      	beq.n	800694e <HAL_TIM_ConfigClockSource+0x1ae>
 8006898:	e062      	b.n	8006960 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068aa:	f000 fca9 	bl	8007200 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80068bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	68ba      	ldr	r2, [r7, #8]
 80068c4:	609a      	str	r2, [r3, #8]
      break;
 80068c6:	e04f      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068d8:	f000 fc92 	bl	8007200 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	689a      	ldr	r2, [r3, #8]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068ea:	609a      	str	r2, [r3, #8]
      break;
 80068ec:	e03c      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068fa:	461a      	mov	r2, r3
 80068fc:	f000 fc04 	bl	8007108 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2150      	movs	r1, #80	@ 0x50
 8006906:	4618      	mov	r0, r3
 8006908:	f000 fc5d 	bl	80071c6 <TIM_ITRx_SetConfig>
      break;
 800690c:	e02c      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800691a:	461a      	mov	r2, r3
 800691c:	f000 fc23 	bl	8007166 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2160      	movs	r1, #96	@ 0x60
 8006926:	4618      	mov	r0, r3
 8006928:	f000 fc4d 	bl	80071c6 <TIM_ITRx_SetConfig>
      break;
 800692c:	e01c      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800693a:	461a      	mov	r2, r3
 800693c:	f000 fbe4 	bl	8007108 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2140      	movs	r1, #64	@ 0x40
 8006946:	4618      	mov	r0, r3
 8006948:	f000 fc3d 	bl	80071c6 <TIM_ITRx_SetConfig>
      break;
 800694c:	e00c      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4619      	mov	r1, r3
 8006958:	4610      	mov	r0, r2
 800695a:	f000 fc34 	bl	80071c6 <TIM_ITRx_SetConfig>
      break;
 800695e:	e003      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8006960:	2301      	movs	r3, #1
 8006962:	73fb      	strb	r3, [r7, #15]
      break;
 8006964:	e000      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8006966:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006978:	7bfb      	ldrb	r3, [r7, #15]
}
 800697a:	4618      	mov	r0, r3
 800697c:	3710      	adds	r7, #16
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop
 8006984:	00100070 	.word	0x00100070
 8006988:	00100040 	.word	0x00100040
 800698c:	00100030 	.word	0x00100030
 8006990:	00100020 	.word	0x00100020

08006994 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800699c:	bf00      	nop
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069b0:	bf00      	nop
 80069b2:	370c      	adds	r7, #12
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069bc:	b480      	push	{r7}
 80069be:	b083      	sub	sp, #12
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80069c4:	bf00      	nop
 80069c6:	370c      	adds	r7, #12
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr

080069d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069d8:	bf00      	nop
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a42      	ldr	r2, [pc, #264]	@ (8006b00 <TIM_Base_SetConfig+0x11c>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d00f      	beq.n	8006a1c <TIM_Base_SetConfig+0x38>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a02:	d00b      	beq.n	8006a1c <TIM_Base_SetConfig+0x38>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a3f      	ldr	r2, [pc, #252]	@ (8006b04 <TIM_Base_SetConfig+0x120>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d007      	beq.n	8006a1c <TIM_Base_SetConfig+0x38>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a3e      	ldr	r2, [pc, #248]	@ (8006b08 <TIM_Base_SetConfig+0x124>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d003      	beq.n	8006a1c <TIM_Base_SetConfig+0x38>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a3d      	ldr	r2, [pc, #244]	@ (8006b0c <TIM_Base_SetConfig+0x128>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d108      	bne.n	8006a2e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	68fa      	ldr	r2, [r7, #12]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a33      	ldr	r2, [pc, #204]	@ (8006b00 <TIM_Base_SetConfig+0x11c>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d01b      	beq.n	8006a6e <TIM_Base_SetConfig+0x8a>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a3c:	d017      	beq.n	8006a6e <TIM_Base_SetConfig+0x8a>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a30      	ldr	r2, [pc, #192]	@ (8006b04 <TIM_Base_SetConfig+0x120>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d013      	beq.n	8006a6e <TIM_Base_SetConfig+0x8a>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a2f      	ldr	r2, [pc, #188]	@ (8006b08 <TIM_Base_SetConfig+0x124>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d00f      	beq.n	8006a6e <TIM_Base_SetConfig+0x8a>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a2e      	ldr	r2, [pc, #184]	@ (8006b0c <TIM_Base_SetConfig+0x128>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d00b      	beq.n	8006a6e <TIM_Base_SetConfig+0x8a>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a2d      	ldr	r2, [pc, #180]	@ (8006b10 <TIM_Base_SetConfig+0x12c>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d007      	beq.n	8006a6e <TIM_Base_SetConfig+0x8a>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a2c      	ldr	r2, [pc, #176]	@ (8006b14 <TIM_Base_SetConfig+0x130>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d003      	beq.n	8006a6e <TIM_Base_SetConfig+0x8a>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4a2b      	ldr	r2, [pc, #172]	@ (8006b18 <TIM_Base_SetConfig+0x134>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d108      	bne.n	8006a80 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	68db      	ldr	r3, [r3, #12]
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	695b      	ldr	r3, [r3, #20]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68fa      	ldr	r2, [r7, #12]
 8006a92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	689a      	ldr	r2, [r3, #8]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a16      	ldr	r2, [pc, #88]	@ (8006b00 <TIM_Base_SetConfig+0x11c>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d00f      	beq.n	8006acc <TIM_Base_SetConfig+0xe8>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a17      	ldr	r2, [pc, #92]	@ (8006b0c <TIM_Base_SetConfig+0x128>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d00b      	beq.n	8006acc <TIM_Base_SetConfig+0xe8>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a16      	ldr	r2, [pc, #88]	@ (8006b10 <TIM_Base_SetConfig+0x12c>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d007      	beq.n	8006acc <TIM_Base_SetConfig+0xe8>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a15      	ldr	r2, [pc, #84]	@ (8006b14 <TIM_Base_SetConfig+0x130>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d003      	beq.n	8006acc <TIM_Base_SetConfig+0xe8>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a14      	ldr	r2, [pc, #80]	@ (8006b18 <TIM_Base_SetConfig+0x134>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d103      	bne.n	8006ad4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	691a      	ldr	r2, [r3, #16]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	691b      	ldr	r3, [r3, #16]
 8006ade:	f003 0301 	and.w	r3, r3, #1
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d105      	bne.n	8006af2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	f023 0201 	bic.w	r2, r3, #1
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	611a      	str	r2, [r3, #16]
  }
}
 8006af2:	bf00      	nop
 8006af4:	3714      	adds	r7, #20
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	40012c00 	.word	0x40012c00
 8006b04:	40000400 	.word	0x40000400
 8006b08:	40000800 	.word	0x40000800
 8006b0c:	40013400 	.word	0x40013400
 8006b10:	40014000 	.word	0x40014000
 8006b14:	40014400 	.word	0x40014400
 8006b18:	40014800 	.word	0x40014800

08006b1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b087      	sub	sp, #28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a1b      	ldr	r3, [r3, #32]
 8006b2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6a1b      	ldr	r3, [r3, #32]
 8006b30:	f023 0201 	bic.w	r2, r3, #1
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	699b      	ldr	r3, [r3, #24]
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f023 0303 	bic.w	r3, r3, #3
 8006b56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	f023 0302 	bic.w	r3, r3, #2
 8006b68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	697a      	ldr	r2, [r7, #20]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a2c      	ldr	r2, [pc, #176]	@ (8006c28 <TIM_OC1_SetConfig+0x10c>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d00f      	beq.n	8006b9c <TIM_OC1_SetConfig+0x80>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a2b      	ldr	r2, [pc, #172]	@ (8006c2c <TIM_OC1_SetConfig+0x110>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d00b      	beq.n	8006b9c <TIM_OC1_SetConfig+0x80>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a2a      	ldr	r2, [pc, #168]	@ (8006c30 <TIM_OC1_SetConfig+0x114>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d007      	beq.n	8006b9c <TIM_OC1_SetConfig+0x80>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a29      	ldr	r2, [pc, #164]	@ (8006c34 <TIM_OC1_SetConfig+0x118>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d003      	beq.n	8006b9c <TIM_OC1_SetConfig+0x80>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a28      	ldr	r2, [pc, #160]	@ (8006c38 <TIM_OC1_SetConfig+0x11c>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d10c      	bne.n	8006bb6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	f023 0308 	bic.w	r3, r3, #8
 8006ba2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	697a      	ldr	r2, [r7, #20]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	f023 0304 	bic.w	r3, r3, #4
 8006bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8006c28 <TIM_OC1_SetConfig+0x10c>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d00f      	beq.n	8006bde <TIM_OC1_SetConfig+0xc2>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a1a      	ldr	r2, [pc, #104]	@ (8006c2c <TIM_OC1_SetConfig+0x110>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d00b      	beq.n	8006bde <TIM_OC1_SetConfig+0xc2>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a19      	ldr	r2, [pc, #100]	@ (8006c30 <TIM_OC1_SetConfig+0x114>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d007      	beq.n	8006bde <TIM_OC1_SetConfig+0xc2>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a18      	ldr	r2, [pc, #96]	@ (8006c34 <TIM_OC1_SetConfig+0x118>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d003      	beq.n	8006bde <TIM_OC1_SetConfig+0xc2>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a17      	ldr	r2, [pc, #92]	@ (8006c38 <TIM_OC1_SetConfig+0x11c>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d111      	bne.n	8006c02 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006be4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006bec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	695b      	ldr	r3, [r3, #20]
 8006bf2:	693a      	ldr	r2, [r7, #16]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	699b      	ldr	r3, [r3, #24]
 8006bfc:	693a      	ldr	r2, [r7, #16]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	693a      	ldr	r2, [r7, #16]
 8006c06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	685a      	ldr	r2, [r3, #4]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	697a      	ldr	r2, [r7, #20]
 8006c1a:	621a      	str	r2, [r3, #32]
}
 8006c1c:	bf00      	nop
 8006c1e:	371c      	adds	r7, #28
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr
 8006c28:	40012c00 	.word	0x40012c00
 8006c2c:	40013400 	.word	0x40013400
 8006c30:	40014000 	.word	0x40014000
 8006c34:	40014400 	.word	0x40014400
 8006c38:	40014800 	.word	0x40014800

08006c3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b087      	sub	sp, #28
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a1b      	ldr	r3, [r3, #32]
 8006c4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6a1b      	ldr	r3, [r3, #32]
 8006c50:	f023 0210 	bic.w	r2, r3, #16
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	021b      	lsls	r3, r3, #8
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f023 0320 	bic.w	r3, r3, #32
 8006c8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	011b      	lsls	r3, r3, #4
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a28      	ldr	r2, [pc, #160]	@ (8006d3c <TIM_OC2_SetConfig+0x100>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d003      	beq.n	8006ca8 <TIM_OC2_SetConfig+0x6c>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a27      	ldr	r2, [pc, #156]	@ (8006d40 <TIM_OC2_SetConfig+0x104>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d10d      	bne.n	8006cc4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	011b      	lsls	r3, r3, #4
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d3c <TIM_OC2_SetConfig+0x100>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d00f      	beq.n	8006cec <TIM_OC2_SetConfig+0xb0>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a1c      	ldr	r2, [pc, #112]	@ (8006d40 <TIM_OC2_SetConfig+0x104>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d00b      	beq.n	8006cec <TIM_OC2_SetConfig+0xb0>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8006d44 <TIM_OC2_SetConfig+0x108>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d007      	beq.n	8006cec <TIM_OC2_SetConfig+0xb0>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a1a      	ldr	r2, [pc, #104]	@ (8006d48 <TIM_OC2_SetConfig+0x10c>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d003      	beq.n	8006cec <TIM_OC2_SetConfig+0xb0>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4a19      	ldr	r2, [pc, #100]	@ (8006d4c <TIM_OC2_SetConfig+0x110>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d113      	bne.n	8006d14 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cf2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	695b      	ldr	r3, [r3, #20]
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	693a      	ldr	r2, [r7, #16]
 8006d10:	4313      	orrs	r3, r2
 8006d12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	693a      	ldr	r2, [r7, #16]
 8006d18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	685a      	ldr	r2, [r3, #4]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	697a      	ldr	r2, [r7, #20]
 8006d2c:	621a      	str	r2, [r3, #32]
}
 8006d2e:	bf00      	nop
 8006d30:	371c      	adds	r7, #28
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	40012c00 	.word	0x40012c00
 8006d40:	40013400 	.word	0x40013400
 8006d44:	40014000 	.word	0x40014000
 8006d48:	40014400 	.word	0x40014400
 8006d4c:	40014800 	.word	0x40014800

08006d50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b087      	sub	sp, #28
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a1b      	ldr	r3, [r3, #32]
 8006d5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6a1b      	ldr	r3, [r3, #32]
 8006d64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	69db      	ldr	r3, [r3, #28]
 8006d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f023 0303 	bic.w	r3, r3, #3
 8006d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	021b      	lsls	r3, r3, #8
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a27      	ldr	r2, [pc, #156]	@ (8006e4c <TIM_OC3_SetConfig+0xfc>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d003      	beq.n	8006dba <TIM_OC3_SetConfig+0x6a>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a26      	ldr	r2, [pc, #152]	@ (8006e50 <TIM_OC3_SetConfig+0x100>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d10d      	bne.n	8006dd6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006dc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	021b      	lsls	r3, r3, #8
 8006dc8:	697a      	ldr	r2, [r7, #20]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006dd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a1c      	ldr	r2, [pc, #112]	@ (8006e4c <TIM_OC3_SetConfig+0xfc>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d00f      	beq.n	8006dfe <TIM_OC3_SetConfig+0xae>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	4a1b      	ldr	r2, [pc, #108]	@ (8006e50 <TIM_OC3_SetConfig+0x100>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d00b      	beq.n	8006dfe <TIM_OC3_SetConfig+0xae>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	4a1a      	ldr	r2, [pc, #104]	@ (8006e54 <TIM_OC3_SetConfig+0x104>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d007      	beq.n	8006dfe <TIM_OC3_SetConfig+0xae>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	4a19      	ldr	r2, [pc, #100]	@ (8006e58 <TIM_OC3_SetConfig+0x108>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d003      	beq.n	8006dfe <TIM_OC3_SetConfig+0xae>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a18      	ldr	r2, [pc, #96]	@ (8006e5c <TIM_OC3_SetConfig+0x10c>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d113      	bne.n	8006e26 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	011b      	lsls	r3, r3, #4
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	699b      	ldr	r3, [r3, #24]
 8006e1e:	011b      	lsls	r3, r3, #4
 8006e20:	693a      	ldr	r2, [r7, #16]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	685a      	ldr	r2, [r3, #4]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	621a      	str	r2, [r3, #32]
}
 8006e40:	bf00      	nop
 8006e42:	371c      	adds	r7, #28
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr
 8006e4c:	40012c00 	.word	0x40012c00
 8006e50:	40013400 	.word	0x40013400
 8006e54:	40014000 	.word	0x40014000
 8006e58:	40014400 	.word	0x40014400
 8006e5c:	40014800 	.word	0x40014800

08006e60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b087      	sub	sp, #28
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a1b      	ldr	r3, [r3, #32]
 8006e6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6a1b      	ldr	r3, [r3, #32]
 8006e74:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	69db      	ldr	r3, [r3, #28]
 8006e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	021b      	lsls	r3, r3, #8
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006eae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	031b      	lsls	r3, r3, #12
 8006eb6:	697a      	ldr	r2, [r7, #20]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a28      	ldr	r2, [pc, #160]	@ (8006f60 <TIM_OC4_SetConfig+0x100>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d003      	beq.n	8006ecc <TIM_OC4_SetConfig+0x6c>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a27      	ldr	r2, [pc, #156]	@ (8006f64 <TIM_OC4_SetConfig+0x104>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d10d      	bne.n	8006ee8 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	031b      	lsls	r3, r3, #12
 8006eda:	697a      	ldr	r2, [r7, #20]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ee6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	4a1d      	ldr	r2, [pc, #116]	@ (8006f60 <TIM_OC4_SetConfig+0x100>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d00f      	beq.n	8006f10 <TIM_OC4_SetConfig+0xb0>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a1c      	ldr	r2, [pc, #112]	@ (8006f64 <TIM_OC4_SetConfig+0x104>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d00b      	beq.n	8006f10 <TIM_OC4_SetConfig+0xb0>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a1b      	ldr	r2, [pc, #108]	@ (8006f68 <TIM_OC4_SetConfig+0x108>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d007      	beq.n	8006f10 <TIM_OC4_SetConfig+0xb0>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a1a      	ldr	r2, [pc, #104]	@ (8006f6c <TIM_OC4_SetConfig+0x10c>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d003      	beq.n	8006f10 <TIM_OC4_SetConfig+0xb0>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4a19      	ldr	r2, [pc, #100]	@ (8006f70 <TIM_OC4_SetConfig+0x110>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d113      	bne.n	8006f38 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f16:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006f1e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	695b      	ldr	r3, [r3, #20]
 8006f24:	019b      	lsls	r3, r3, #6
 8006f26:	693a      	ldr	r2, [r7, #16]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	699b      	ldr	r3, [r3, #24]
 8006f30:	019b      	lsls	r3, r3, #6
 8006f32:	693a      	ldr	r2, [r7, #16]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	693a      	ldr	r2, [r7, #16]
 8006f3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	68fa      	ldr	r2, [r7, #12]
 8006f42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	685a      	ldr	r2, [r3, #4]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	697a      	ldr	r2, [r7, #20]
 8006f50:	621a      	str	r2, [r3, #32]
}
 8006f52:	bf00      	nop
 8006f54:	371c      	adds	r7, #28
 8006f56:	46bd      	mov	sp, r7
 8006f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5c:	4770      	bx	lr
 8006f5e:	bf00      	nop
 8006f60:	40012c00 	.word	0x40012c00
 8006f64:	40013400 	.word	0x40013400
 8006f68:	40014000 	.word	0x40014000
 8006f6c:	40014400 	.word	0x40014400
 8006f70:	40014800 	.word	0x40014800

08006f74 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b087      	sub	sp, #28
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6a1b      	ldr	r3, [r3, #32]
 8006f82:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a1b      	ldr	r3, [r3, #32]
 8006f88:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006fb8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	041b      	lsls	r3, r3, #16
 8006fc0:	693a      	ldr	r2, [r7, #16]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	4a17      	ldr	r2, [pc, #92]	@ (8007028 <TIM_OC5_SetConfig+0xb4>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d00f      	beq.n	8006fee <TIM_OC5_SetConfig+0x7a>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	4a16      	ldr	r2, [pc, #88]	@ (800702c <TIM_OC5_SetConfig+0xb8>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d00b      	beq.n	8006fee <TIM_OC5_SetConfig+0x7a>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	4a15      	ldr	r2, [pc, #84]	@ (8007030 <TIM_OC5_SetConfig+0xbc>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d007      	beq.n	8006fee <TIM_OC5_SetConfig+0x7a>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4a14      	ldr	r2, [pc, #80]	@ (8007034 <TIM_OC5_SetConfig+0xc0>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d003      	beq.n	8006fee <TIM_OC5_SetConfig+0x7a>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	4a13      	ldr	r2, [pc, #76]	@ (8007038 <TIM_OC5_SetConfig+0xc4>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d109      	bne.n	8007002 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ff4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	695b      	ldr	r3, [r3, #20]
 8006ffa:	021b      	lsls	r3, r3, #8
 8006ffc:	697a      	ldr	r2, [r7, #20]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	697a      	ldr	r2, [r7, #20]
 8007006:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	685a      	ldr	r2, [r3, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	693a      	ldr	r2, [r7, #16]
 800701a:	621a      	str	r2, [r3, #32]
}
 800701c:	bf00      	nop
 800701e:	371c      	adds	r7, #28
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr
 8007028:	40012c00 	.word	0x40012c00
 800702c:	40013400 	.word	0x40013400
 8007030:	40014000 	.word	0x40014000
 8007034:	40014400 	.word	0x40014400
 8007038:	40014800 	.word	0x40014800

0800703c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800703c:	b480      	push	{r7}
 800703e:	b087      	sub	sp, #28
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a1b      	ldr	r3, [r3, #32]
 8007050:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800706a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800706e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	021b      	lsls	r3, r3, #8
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	4313      	orrs	r3, r2
 800707a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007082:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	051b      	lsls	r3, r3, #20
 800708a:	693a      	ldr	r2, [r7, #16]
 800708c:	4313      	orrs	r3, r2
 800708e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a18      	ldr	r2, [pc, #96]	@ (80070f4 <TIM_OC6_SetConfig+0xb8>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d00f      	beq.n	80070b8 <TIM_OC6_SetConfig+0x7c>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a17      	ldr	r2, [pc, #92]	@ (80070f8 <TIM_OC6_SetConfig+0xbc>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d00b      	beq.n	80070b8 <TIM_OC6_SetConfig+0x7c>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a16      	ldr	r2, [pc, #88]	@ (80070fc <TIM_OC6_SetConfig+0xc0>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d007      	beq.n	80070b8 <TIM_OC6_SetConfig+0x7c>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a15      	ldr	r2, [pc, #84]	@ (8007100 <TIM_OC6_SetConfig+0xc4>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d003      	beq.n	80070b8 <TIM_OC6_SetConfig+0x7c>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4a14      	ldr	r2, [pc, #80]	@ (8007104 <TIM_OC6_SetConfig+0xc8>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d109      	bne.n	80070cc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070be:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	695b      	ldr	r3, [r3, #20]
 80070c4:	029b      	lsls	r3, r3, #10
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	697a      	ldr	r2, [r7, #20]
 80070d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	685a      	ldr	r2, [r3, #4]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	693a      	ldr	r2, [r7, #16]
 80070e4:	621a      	str	r2, [r3, #32]
}
 80070e6:	bf00      	nop
 80070e8:	371c      	adds	r7, #28
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop
 80070f4:	40012c00 	.word	0x40012c00
 80070f8:	40013400 	.word	0x40013400
 80070fc:	40014000 	.word	0x40014000
 8007100:	40014400 	.word	0x40014400
 8007104:	40014800 	.word	0x40014800

08007108 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007108:	b480      	push	{r7}
 800710a:	b087      	sub	sp, #28
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6a1b      	ldr	r3, [r3, #32]
 8007118:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	6a1b      	ldr	r3, [r3, #32]
 800711e:	f023 0201 	bic.w	r2, r3, #1
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	699b      	ldr	r3, [r3, #24]
 800712a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007132:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	011b      	lsls	r3, r3, #4
 8007138:	693a      	ldr	r2, [r7, #16]
 800713a:	4313      	orrs	r3, r2
 800713c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	f023 030a 	bic.w	r3, r3, #10
 8007144:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007146:	697a      	ldr	r2, [r7, #20]
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	4313      	orrs	r3, r2
 800714c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	693a      	ldr	r2, [r7, #16]
 8007152:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	697a      	ldr	r2, [r7, #20]
 8007158:	621a      	str	r2, [r3, #32]
}
 800715a:	bf00      	nop
 800715c:	371c      	adds	r7, #28
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr

08007166 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007166:	b480      	push	{r7}
 8007168:	b087      	sub	sp, #28
 800716a:	af00      	add	r7, sp, #0
 800716c:	60f8      	str	r0, [r7, #12]
 800716e:	60b9      	str	r1, [r7, #8]
 8007170:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6a1b      	ldr	r3, [r3, #32]
 8007176:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6a1b      	ldr	r3, [r3, #32]
 800717c:	f023 0210 	bic.w	r2, r3, #16
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007190:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	031b      	lsls	r3, r3, #12
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	4313      	orrs	r3, r2
 800719a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80071a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	011b      	lsls	r3, r3, #4
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	693a      	ldr	r2, [r7, #16]
 80071b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	697a      	ldr	r2, [r7, #20]
 80071b8:	621a      	str	r2, [r3, #32]
}
 80071ba:	bf00      	nop
 80071bc:	371c      	adds	r7, #28
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr

080071c6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80071c6:	b480      	push	{r7}
 80071c8:	b085      	sub	sp, #20
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
 80071ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80071dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071e2:	683a      	ldr	r2, [r7, #0]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	f043 0307 	orr.w	r3, r3, #7
 80071ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	609a      	str	r2, [r3, #8]
}
 80071f4:	bf00      	nop
 80071f6:	3714      	adds	r7, #20
 80071f8:	46bd      	mov	sp, r7
 80071fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fe:	4770      	bx	lr

08007200 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007200:	b480      	push	{r7}
 8007202:	b087      	sub	sp, #28
 8007204:	af00      	add	r7, sp, #0
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	60b9      	str	r1, [r7, #8]
 800720a:	607a      	str	r2, [r7, #4]
 800720c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800721a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	021a      	lsls	r2, r3, #8
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	431a      	orrs	r2, r3
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	4313      	orrs	r3, r2
 8007228:	697a      	ldr	r2, [r7, #20]
 800722a:	4313      	orrs	r3, r2
 800722c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	697a      	ldr	r2, [r7, #20]
 8007232:	609a      	str	r2, [r3, #8]
}
 8007234:	bf00      	nop
 8007236:	371c      	adds	r7, #28
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007240:	b480      	push	{r7}
 8007242:	b087      	sub	sp, #28
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	f003 031f 	and.w	r3, r3, #31
 8007252:	2201      	movs	r2, #1
 8007254:	fa02 f303 	lsl.w	r3, r2, r3
 8007258:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6a1a      	ldr	r2, [r3, #32]
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	43db      	mvns	r3, r3
 8007262:	401a      	ands	r2, r3
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6a1a      	ldr	r2, [r3, #32]
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	f003 031f 	and.w	r3, r3, #31
 8007272:	6879      	ldr	r1, [r7, #4]
 8007274:	fa01 f303 	lsl.w	r3, r1, r3
 8007278:	431a      	orrs	r2, r3
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	621a      	str	r2, [r3, #32]
}
 800727e:	bf00      	nop
 8007280:	371c      	adds	r7, #28
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
	...

0800728c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d109      	bne.n	80072b0 <HAL_TIMEx_PWMN_Start+0x24>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	bf14      	ite	ne
 80072a8:	2301      	movne	r3, #1
 80072aa:	2300      	moveq	r3, #0
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	e022      	b.n	80072f6 <HAL_TIMEx_PWMN_Start+0x6a>
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	2b04      	cmp	r3, #4
 80072b4:	d109      	bne.n	80072ca <HAL_TIMEx_PWMN_Start+0x3e>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	2b01      	cmp	r3, #1
 80072c0:	bf14      	ite	ne
 80072c2:	2301      	movne	r3, #1
 80072c4:	2300      	moveq	r3, #0
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	e015      	b.n	80072f6 <HAL_TIMEx_PWMN_Start+0x6a>
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	2b08      	cmp	r3, #8
 80072ce:	d109      	bne.n	80072e4 <HAL_TIMEx_PWMN_Start+0x58>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80072d6:	b2db      	uxtb	r3, r3
 80072d8:	2b01      	cmp	r3, #1
 80072da:	bf14      	ite	ne
 80072dc:	2301      	movne	r3, #1
 80072de:	2300      	moveq	r3, #0
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	e008      	b.n	80072f6 <HAL_TIMEx_PWMN_Start+0x6a>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80072ea:	b2db      	uxtb	r3, r3
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	bf14      	ite	ne
 80072f0:	2301      	movne	r3, #1
 80072f2:	2300      	moveq	r3, #0
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d001      	beq.n	80072fe <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e069      	b.n	80073d2 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d104      	bne.n	800730e <HAL_TIMEx_PWMN_Start+0x82>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2202      	movs	r2, #2
 8007308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800730c:	e013      	b.n	8007336 <HAL_TIMEx_PWMN_Start+0xaa>
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	2b04      	cmp	r3, #4
 8007312:	d104      	bne.n	800731e <HAL_TIMEx_PWMN_Start+0x92>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2202      	movs	r2, #2
 8007318:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800731c:	e00b      	b.n	8007336 <HAL_TIMEx_PWMN_Start+0xaa>
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	2b08      	cmp	r3, #8
 8007322:	d104      	bne.n	800732e <HAL_TIMEx_PWMN_Start+0xa2>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2202      	movs	r2, #2
 8007328:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800732c:	e003      	b.n	8007336 <HAL_TIMEx_PWMN_Start+0xaa>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2202      	movs	r2, #2
 8007332:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2204      	movs	r2, #4
 800733c:	6839      	ldr	r1, [r7, #0]
 800733e:	4618      	mov	r0, r3
 8007340:	f000 fa0a 	bl	8007758 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007352:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a20      	ldr	r2, [pc, #128]	@ (80073dc <HAL_TIMEx_PWMN_Start+0x150>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d018      	beq.n	8007390 <HAL_TIMEx_PWMN_Start+0x104>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007366:	d013      	beq.n	8007390 <HAL_TIMEx_PWMN_Start+0x104>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a1c      	ldr	r2, [pc, #112]	@ (80073e0 <HAL_TIMEx_PWMN_Start+0x154>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d00e      	beq.n	8007390 <HAL_TIMEx_PWMN_Start+0x104>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a1b      	ldr	r2, [pc, #108]	@ (80073e4 <HAL_TIMEx_PWMN_Start+0x158>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d009      	beq.n	8007390 <HAL_TIMEx_PWMN_Start+0x104>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a19      	ldr	r2, [pc, #100]	@ (80073e8 <HAL_TIMEx_PWMN_Start+0x15c>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d004      	beq.n	8007390 <HAL_TIMEx_PWMN_Start+0x104>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a18      	ldr	r2, [pc, #96]	@ (80073ec <HAL_TIMEx_PWMN_Start+0x160>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d115      	bne.n	80073bc <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	689a      	ldr	r2, [r3, #8]
 8007396:	4b16      	ldr	r3, [pc, #88]	@ (80073f0 <HAL_TIMEx_PWMN_Start+0x164>)
 8007398:	4013      	ands	r3, r2
 800739a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2b06      	cmp	r3, #6
 80073a0:	d015      	beq.n	80073ce <HAL_TIMEx_PWMN_Start+0x142>
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073a8:	d011      	beq.n	80073ce <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f042 0201 	orr.w	r2, r2, #1
 80073b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ba:	e008      	b.n	80073ce <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f042 0201 	orr.w	r2, r2, #1
 80073ca:	601a      	str	r2, [r3, #0]
 80073cc:	e000      	b.n	80073d0 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80073d0:	2300      	movs	r3, #0
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3710      	adds	r7, #16
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop
 80073dc:	40012c00 	.word	0x40012c00
 80073e0:	40000400 	.word	0x40000400
 80073e4:	40000800 	.word	0x40000800
 80073e8:	40013400 	.word	0x40013400
 80073ec:	40014000 	.word	0x40014000
 80073f0:	00010007 	.word	0x00010007

080073f4 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b082      	sub	sp, #8
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	2200      	movs	r2, #0
 8007404:	6839      	ldr	r1, [r7, #0]
 8007406:	4618      	mov	r0, r3
 8007408:	f000 f9a6 	bl	8007758 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	6a1a      	ldr	r2, [r3, #32]
 8007412:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007416:	4013      	ands	r3, r2
 8007418:	2b00      	cmp	r3, #0
 800741a:	d10f      	bne.n	800743c <HAL_TIMEx_PWMN_Stop+0x48>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6a1a      	ldr	r2, [r3, #32]
 8007422:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007426:	4013      	ands	r3, r2
 8007428:	2b00      	cmp	r3, #0
 800742a:	d107      	bne.n	800743c <HAL_TIMEx_PWMN_Stop+0x48>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800743a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6a1a      	ldr	r2, [r3, #32]
 8007442:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007446:	4013      	ands	r3, r2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10f      	bne.n	800746c <HAL_TIMEx_PWMN_Stop+0x78>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	6a1a      	ldr	r2, [r3, #32]
 8007452:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007456:	4013      	ands	r3, r2
 8007458:	2b00      	cmp	r3, #0
 800745a:	d107      	bne.n	800746c <HAL_TIMEx_PWMN_Stop+0x78>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f022 0201 	bic.w	r2, r2, #1
 800746a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d104      	bne.n	800747c <HAL_TIMEx_PWMN_Stop+0x88>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800747a:	e013      	b.n	80074a4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	2b04      	cmp	r3, #4
 8007480:	d104      	bne.n	800748c <HAL_TIMEx_PWMN_Stop+0x98>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2201      	movs	r2, #1
 8007486:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800748a:	e00b      	b.n	80074a4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	2b08      	cmp	r3, #8
 8007490:	d104      	bne.n	800749c <HAL_TIMEx_PWMN_Stop+0xa8>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2201      	movs	r2, #1
 8007496:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800749a:	e003      	b.n	80074a4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 80074a4:	2300      	movs	r3, #0
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3708      	adds	r7, #8
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
	...

080074b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d101      	bne.n	80074c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074c4:	2302      	movs	r3, #2
 80074c6:	e065      	b.n	8007594 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2202      	movs	r2, #2
 80074d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a2c      	ldr	r2, [pc, #176]	@ (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d004      	beq.n	80074fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a2b      	ldr	r2, [pc, #172]	@ (80075a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d108      	bne.n	800750e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007502:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	4313      	orrs	r3, r2
 800750c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007514:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007518:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68fa      	ldr	r2, [r7, #12]
 8007520:	4313      	orrs	r3, r2
 8007522:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68fa      	ldr	r2, [r7, #12]
 800752a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a1b      	ldr	r2, [pc, #108]	@ (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d018      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800753e:	d013      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a18      	ldr	r2, [pc, #96]	@ (80075a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d00e      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a17      	ldr	r2, [pc, #92]	@ (80075ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d009      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a12      	ldr	r2, [pc, #72]	@ (80075a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d004      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a13      	ldr	r2, [pc, #76]	@ (80075b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d10c      	bne.n	8007582 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800756e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	4313      	orrs	r3, r2
 8007578:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	68ba      	ldr	r2, [r7, #8]
 8007580:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007592:	2300      	movs	r3, #0
}
 8007594:	4618      	mov	r0, r3
 8007596:	3714      	adds	r7, #20
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr
 80075a0:	40012c00 	.word	0x40012c00
 80075a4:	40013400 	.word	0x40013400
 80075a8:	40000400 	.word	0x40000400
 80075ac:	40000800 	.word	0x40000800
 80075b0:	40014000 	.word	0x40014000

080075b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80075be:	2300      	movs	r3, #0
 80075c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d101      	bne.n	80075d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80075cc:	2302      	movs	r3, #2
 80075ce:	e073      	b.n	80076b8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	4313      	orrs	r3, r2
 8007600:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4313      	orrs	r3, r2
 800760e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	4313      	orrs	r3, r2
 800761c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	695b      	ldr	r3, [r3, #20]
 8007628:	4313      	orrs	r3, r2
 800762a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007636:	4313      	orrs	r3, r2
 8007638:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	699b      	ldr	r3, [r3, #24]
 8007644:	041b      	lsls	r3, r3, #16
 8007646:	4313      	orrs	r3, r2
 8007648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	69db      	ldr	r3, [r3, #28]
 8007654:	4313      	orrs	r3, r2
 8007656:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a19      	ldr	r2, [pc, #100]	@ (80076c4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d004      	beq.n	800766c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a18      	ldr	r2, [pc, #96]	@ (80076c8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d11c      	bne.n	80076a6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007676:	051b      	lsls	r3, r3, #20
 8007678:	4313      	orrs	r3, r2
 800767a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	6a1b      	ldr	r3, [r3, #32]
 8007686:	4313      	orrs	r3, r2
 8007688:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007694:	4313      	orrs	r3, r2
 8007696:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a2:	4313      	orrs	r3, r2
 80076a4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80076b6:	2300      	movs	r3, #0
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3714      	adds	r7, #20
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr
 80076c4:	40012c00 	.word	0x40012c00
 80076c8:	40013400 	.word	0x40013400

080076cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076d4:	bf00      	nop
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b083      	sub	sp, #12
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076e8:	bf00      	nop
 80076ea:	370c      	adds	r7, #12
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80076fc:	bf00      	nop
 80076fe:	370c      	adds	r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007708:	b480      	push	{r7}
 800770a:	b083      	sub	sp, #12
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007710:	bf00      	nop
 8007712:	370c      	adds	r7, #12
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr

0800771c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007724:	bf00      	nop
 8007726:	370c      	adds	r7, #12
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr

08007730 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007738:	bf00      	nop
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800774c:	bf00      	nop
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007758:	b480      	push	{r7}
 800775a:	b087      	sub	sp, #28
 800775c:	af00      	add	r7, sp, #0
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	f003 030f 	and.w	r3, r3, #15
 800776a:	2204      	movs	r2, #4
 800776c:	fa02 f303 	lsl.w	r3, r2, r3
 8007770:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6a1a      	ldr	r2, [r3, #32]
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	43db      	mvns	r3, r3
 800777a:	401a      	ands	r2, r3
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6a1a      	ldr	r2, [r3, #32]
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	f003 030f 	and.w	r3, r3, #15
 800778a:	6879      	ldr	r1, [r7, #4]
 800778c:	fa01 f303 	lsl.w	r3, r1, r3
 8007790:	431a      	orrs	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	621a      	str	r2, [r3, #32]
}
 8007796:	bf00      	nop
 8007798:	371c      	adds	r7, #28
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr

080077a2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b082      	sub	sp, #8
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d101      	bne.n	80077b4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	e042      	b.n	800783a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d106      	bne.n	80077cc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f7fb fcca 	bl	8003160 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2224      	movs	r2, #36	@ 0x24
 80077d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f022 0201 	bic.w	r2, r2, #1
 80077e2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d002      	beq.n	80077f2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 ff3b 	bl	8008668 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 fc6c 	bl	80080d0 <UART_SetConfig>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d101      	bne.n	8007802 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	e01b      	b.n	800783a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	685a      	ldr	r2, [r3, #4]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007810:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	689a      	ldr	r2, [r3, #8]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007820:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f042 0201 	orr.w	r2, r2, #1
 8007830:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 ffba 	bl	80087ac <UART_CheckIdleState>
 8007838:	4603      	mov	r3, r0
}
 800783a:	4618      	mov	r0, r3
 800783c:	3708      	adds	r7, #8
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007842:	b580      	push	{r7, lr}
 8007844:	b08a      	sub	sp, #40	@ 0x28
 8007846:	af02      	add	r7, sp, #8
 8007848:	60f8      	str	r0, [r7, #12]
 800784a:	60b9      	str	r1, [r7, #8]
 800784c:	603b      	str	r3, [r7, #0]
 800784e:	4613      	mov	r3, r2
 8007850:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007858:	2b20      	cmp	r3, #32
 800785a:	d17b      	bne.n	8007954 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d002      	beq.n	8007868 <HAL_UART_Transmit+0x26>
 8007862:	88fb      	ldrh	r3, [r7, #6]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d101      	bne.n	800786c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	e074      	b.n	8007956 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2200      	movs	r2, #0
 8007870:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2221      	movs	r2, #33	@ 0x21
 8007878:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800787c:	f7fb fd9c 	bl	80033b8 <HAL_GetTick>
 8007880:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	88fa      	ldrh	r2, [r7, #6]
 8007886:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	88fa      	ldrh	r2, [r7, #6]
 800788e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800789a:	d108      	bne.n	80078ae <HAL_UART_Transmit+0x6c>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	691b      	ldr	r3, [r3, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d104      	bne.n	80078ae <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80078a4:	2300      	movs	r3, #0
 80078a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	61bb      	str	r3, [r7, #24]
 80078ac:	e003      	b.n	80078b6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80078b2:	2300      	movs	r3, #0
 80078b4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80078b6:	e030      	b.n	800791a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	9300      	str	r3, [sp, #0]
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	2200      	movs	r2, #0
 80078c0:	2180      	movs	r1, #128	@ 0x80
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f001 f81c 	bl	8008900 <UART_WaitOnFlagUntilTimeout>
 80078c8:	4603      	mov	r3, r0
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d005      	beq.n	80078da <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2220      	movs	r2, #32
 80078d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80078d6:	2303      	movs	r3, #3
 80078d8:	e03d      	b.n	8007956 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d10b      	bne.n	80078f8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	881b      	ldrh	r3, [r3, #0]
 80078e4:	461a      	mov	r2, r3
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80078ee:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	3302      	adds	r3, #2
 80078f4:	61bb      	str	r3, [r7, #24]
 80078f6:	e007      	b.n	8007908 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80078f8:	69fb      	ldr	r3, [r7, #28]
 80078fa:	781a      	ldrb	r2, [r3, #0]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007902:	69fb      	ldr	r3, [r7, #28]
 8007904:	3301      	adds	r3, #1
 8007906:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800790e:	b29b      	uxth	r3, r3
 8007910:	3b01      	subs	r3, #1
 8007912:	b29a      	uxth	r2, r3
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007920:	b29b      	uxth	r3, r3
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1c8      	bne.n	80078b8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	9300      	str	r3, [sp, #0]
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	2200      	movs	r2, #0
 800792e:	2140      	movs	r1, #64	@ 0x40
 8007930:	68f8      	ldr	r0, [r7, #12]
 8007932:	f000 ffe5 	bl	8008900 <UART_WaitOnFlagUntilTimeout>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d005      	beq.n	8007948 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2220      	movs	r2, #32
 8007940:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007944:	2303      	movs	r3, #3
 8007946:	e006      	b.n	8007956 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2220      	movs	r2, #32
 800794c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007950:	2300      	movs	r3, #0
 8007952:	e000      	b.n	8007956 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007954:	2302      	movs	r3, #2
  }
}
 8007956:	4618      	mov	r0, r3
 8007958:	3720      	adds	r7, #32
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
	...

08007960 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b08a      	sub	sp, #40	@ 0x28
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	60b9      	str	r1, [r7, #8]
 800796a:	4613      	mov	r3, r2
 800796c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007974:	2b20      	cmp	r3, #32
 8007976:	d137      	bne.n	80079e8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d002      	beq.n	8007984 <HAL_UART_Receive_DMA+0x24>
 800797e:	88fb      	ldrh	r3, [r7, #6]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d101      	bne.n	8007988 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	e030      	b.n	80079ea <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a18      	ldr	r2, [pc, #96]	@ (80079f4 <HAL_UART_Receive_DMA+0x94>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d01f      	beq.n	80079d8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d018      	beq.n	80079d8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	e853 3f00 	ldrex	r3, [r3]
 80079b2:	613b      	str	r3, [r7, #16]
   return(result);
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80079ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	461a      	mov	r2, r3
 80079c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c4:	623b      	str	r3, [r7, #32]
 80079c6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c8:	69f9      	ldr	r1, [r7, #28]
 80079ca:	6a3a      	ldr	r2, [r7, #32]
 80079cc:	e841 2300 	strex	r3, r2, [r1]
 80079d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1e6      	bne.n	80079a6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80079d8:	88fb      	ldrh	r3, [r7, #6]
 80079da:	461a      	mov	r2, r3
 80079dc:	68b9      	ldr	r1, [r7, #8]
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f000 fffc 	bl	80089dc <UART_Start_Receive_DMA>
 80079e4:	4603      	mov	r3, r0
 80079e6:	e000      	b.n	80079ea <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80079e8:	2302      	movs	r3, #2
  }
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3728      	adds	r7, #40	@ 0x28
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	40008000 	.word	0x40008000

080079f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b0ba      	sub	sp, #232	@ 0xe8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	69db      	ldr	r3, [r3, #28]
 8007a06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007a1e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007a22:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007a26:	4013      	ands	r3, r2
 8007a28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007a2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d11b      	bne.n	8007a6c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a38:	f003 0320 	and.w	r3, r3, #32
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d015      	beq.n	8007a6c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a44:	f003 0320 	and.w	r3, r3, #32
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d105      	bne.n	8007a58 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007a4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d009      	beq.n	8007a6c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f000 8300 	beq.w	8008062 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	4798      	blx	r3
      }
      return;
 8007a6a:	e2fa      	b.n	8008062 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007a6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f000 8123 	beq.w	8007cbc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007a76:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007a7a:	4b8d      	ldr	r3, [pc, #564]	@ (8007cb0 <HAL_UART_IRQHandler+0x2b8>)
 8007a7c:	4013      	ands	r3, r2
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d106      	bne.n	8007a90 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007a82:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007a86:	4b8b      	ldr	r3, [pc, #556]	@ (8007cb4 <HAL_UART_IRQHandler+0x2bc>)
 8007a88:	4013      	ands	r3, r2
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	f000 8116 	beq.w	8007cbc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a94:	f003 0301 	and.w	r3, r3, #1
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d011      	beq.n	8007ac0 <HAL_UART_IRQHandler+0xc8>
 8007a9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00b      	beq.n	8007ac0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2201      	movs	r2, #1
 8007aae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ab6:	f043 0201 	orr.w	r2, r3, #1
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ac4:	f003 0302 	and.w	r3, r3, #2
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d011      	beq.n	8007af0 <HAL_UART_IRQHandler+0xf8>
 8007acc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ad0:	f003 0301 	and.w	r3, r3, #1
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d00b      	beq.n	8007af0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2202      	movs	r2, #2
 8007ade:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ae6:	f043 0204 	orr.w	r2, r3, #4
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007af0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007af4:	f003 0304 	and.w	r3, r3, #4
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d011      	beq.n	8007b20 <HAL_UART_IRQHandler+0x128>
 8007afc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b00:	f003 0301 	and.w	r3, r3, #1
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00b      	beq.n	8007b20 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2204      	movs	r2, #4
 8007b0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b16:	f043 0202 	orr.w	r2, r3, #2
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b24:	f003 0308 	and.w	r3, r3, #8
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d017      	beq.n	8007b5c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b30:	f003 0320 	and.w	r3, r3, #32
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d105      	bne.n	8007b44 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007b38:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007b3c:	4b5c      	ldr	r3, [pc, #368]	@ (8007cb0 <HAL_UART_IRQHandler+0x2b8>)
 8007b3e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00b      	beq.n	8007b5c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2208      	movs	r2, #8
 8007b4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b52:	f043 0208 	orr.w	r2, r3, #8
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007b5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d012      	beq.n	8007b8e <HAL_UART_IRQHandler+0x196>
 8007b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d00c      	beq.n	8007b8e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b84:	f043 0220 	orr.w	r2, r3, #32
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f000 8266 	beq.w	8008066 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b9e:	f003 0320 	and.w	r3, r3, #32
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d013      	beq.n	8007bce <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007ba6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007baa:	f003 0320 	and.w	r3, r3, #32
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d105      	bne.n	8007bbe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007bb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007bb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d007      	beq.n	8007bce <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d003      	beq.n	8007bce <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bd4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007be2:	2b40      	cmp	r3, #64	@ 0x40
 8007be4:	d005      	beq.n	8007bf2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007be6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007bea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d054      	beq.n	8007c9c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 ffd9 	bl	8008baa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c02:	2b40      	cmp	r3, #64	@ 0x40
 8007c04:	d146      	bne.n	8007c94 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	3308      	adds	r3, #8
 8007c0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007c14:	e853 3f00 	ldrex	r3, [r3]
 8007c18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007c1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007c20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	3308      	adds	r3, #8
 8007c2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007c32:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007c36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007c3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007c42:	e841 2300 	strex	r3, r2, [r1]
 8007c46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007c4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1d9      	bne.n	8007c06 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d017      	beq.n	8007c8c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c62:	4a15      	ldr	r2, [pc, #84]	@ (8007cb8 <HAL_UART_IRQHandler+0x2c0>)
 8007c64:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f7fb fe2d 	bl	80038cc <HAL_DMA_Abort_IT>
 8007c72:	4603      	mov	r3, r0
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d019      	beq.n	8007cac <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007c86:	4610      	mov	r0, r2
 8007c88:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c8a:	e00f      	b.n	8007cac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f000 fa09 	bl	80080a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c92:	e00b      	b.n	8007cac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 fa05 	bl	80080a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c9a:	e007      	b.n	8007cac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f000 fa01 	bl	80080a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007caa:	e1dc      	b.n	8008066 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cac:	bf00      	nop
    return;
 8007cae:	e1da      	b.n	8008066 <HAL_UART_IRQHandler+0x66e>
 8007cb0:	10000001 	.word	0x10000001
 8007cb4:	04000120 	.word	0x04000120
 8007cb8:	08008e61 	.word	0x08008e61

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	f040 8170 	bne.w	8007fa6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cca:	f003 0310 	and.w	r3, r3, #16
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	f000 8169 	beq.w	8007fa6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cd8:	f003 0310 	and.w	r3, r3, #16
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	f000 8162 	beq.w	8007fa6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2210      	movs	r2, #16
 8007ce8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cf4:	2b40      	cmp	r3, #64	@ 0x40
 8007cf6:	f040 80d8 	bne.w	8007eaa <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007d08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f000 80af 	beq.w	8007e70 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	f080 80a7 	bcs.w	8007e70 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f003 0320 	and.w	r3, r3, #32
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f040 8087 	bne.w	8007e4e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007d4c:	e853 3f00 	ldrex	r3, [r3]
 8007d50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007d54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	461a      	mov	r2, r3
 8007d66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007d6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d6e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d72:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007d76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007d7a:	e841 2300 	strex	r3, r2, [r1]
 8007d7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007d82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d1da      	bne.n	8007d40 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	3308      	adds	r3, #8
 8007d90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d94:	e853 3f00 	ldrex	r3, [r3]
 8007d98:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007d9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d9c:	f023 0301 	bic.w	r3, r3, #1
 8007da0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	3308      	adds	r3, #8
 8007daa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007dae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007db2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007db6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007dba:	e841 2300 	strex	r3, r2, [r1]
 8007dbe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007dc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d1e1      	bne.n	8007d8a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	3308      	adds	r3, #8
 8007dcc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007dd0:	e853 3f00 	ldrex	r3, [r3]
 8007dd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007dd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007dd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ddc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	3308      	adds	r3, #8
 8007de6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007dea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007dec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007df0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007df2:	e841 2300 	strex	r3, r2, [r1]
 8007df6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007df8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d1e3      	bne.n	8007dc6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2220      	movs	r2, #32
 8007e02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e14:	e853 3f00 	ldrex	r3, [r3]
 8007e18:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007e1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e1c:	f023 0310 	bic.w	r3, r3, #16
 8007e20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	461a      	mov	r2, r3
 8007e2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e30:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e36:	e841 2300 	strex	r3, r2, [r1]
 8007e3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007e3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d1e4      	bne.n	8007e0c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e48:	4618      	mov	r0, r3
 8007e4a:	f7fb fce6 	bl	800381a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2202      	movs	r2, #2
 8007e52:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	1ad3      	subs	r3, r2, r3
 8007e64:	b29b      	uxth	r3, r3
 8007e66:	4619      	mov	r1, r3
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 f925 	bl	80080b8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007e6e:	e0fc      	b.n	800806a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	f040 80f5 	bne.w	800806a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 0320 	and.w	r3, r3, #32
 8007e8e:	2b20      	cmp	r3, #32
 8007e90:	f040 80eb 	bne.w	800806a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2202      	movs	r2, #2
 8007e98:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 f908 	bl	80080b8 <HAL_UARTEx_RxEventCallback>
      return;
 8007ea8:	e0df      	b.n	800806a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	1ad3      	subs	r3, r2, r3
 8007eba:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	f000 80d1 	beq.w	800806e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007ecc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	f000 80cc 	beq.w	800806e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ede:	e853 3f00 	ldrex	r3, [r3]
 8007ee2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ee6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007eea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007ef8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007efa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007efe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f00:	e841 2300 	strex	r3, r2, [r1]
 8007f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d1e4      	bne.n	8007ed6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	3308      	adds	r3, #8
 8007f12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f16:	e853 3f00 	ldrex	r3, [r3]
 8007f1a:	623b      	str	r3, [r7, #32]
   return(result);
 8007f1c:	6a3b      	ldr	r3, [r7, #32]
 8007f1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f22:	f023 0301 	bic.w	r3, r3, #1
 8007f26:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	3308      	adds	r3, #8
 8007f30:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007f34:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f3c:	e841 2300 	strex	r3, r2, [r1]
 8007f40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d1e1      	bne.n	8007f0c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	e853 3f00 	ldrex	r3, [r3]
 8007f68:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f023 0310 	bic.w	r3, r3, #16
 8007f70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	461a      	mov	r2, r3
 8007f7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007f7e:	61fb      	str	r3, [r7, #28]
 8007f80:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f82:	69b9      	ldr	r1, [r7, #24]
 8007f84:	69fa      	ldr	r2, [r7, #28]
 8007f86:	e841 2300 	strex	r3, r2, [r1]
 8007f8a:	617b      	str	r3, [r7, #20]
   return(result);
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d1e4      	bne.n	8007f5c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2202      	movs	r2, #2
 8007f96:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007f98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007f9c:	4619      	mov	r1, r3
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 f88a 	bl	80080b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007fa4:	e063      	b.n	800806e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007faa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d00e      	beq.n	8007fd0 <HAL_UART_IRQHandler+0x5d8>
 8007fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d008      	beq.n	8007fd0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007fc6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 ff86 	bl	8008eda <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007fce:	e051      	b.n	8008074 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007fd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d014      	beq.n	8008006 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d105      	bne.n	8007ff4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007fe8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d008      	beq.n	8008006 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d03a      	beq.n	8008072 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	4798      	blx	r3
    }
    return;
 8008004:	e035      	b.n	8008072 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800800a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800800e:	2b00      	cmp	r3, #0
 8008010:	d009      	beq.n	8008026 <HAL_UART_IRQHandler+0x62e>
 8008012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008016:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800801a:	2b00      	cmp	r3, #0
 800801c:	d003      	beq.n	8008026 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 ff30 	bl	8008e84 <UART_EndTransmit_IT>
    return;
 8008024:	e026      	b.n	8008074 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800802a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800802e:	2b00      	cmp	r3, #0
 8008030:	d009      	beq.n	8008046 <HAL_UART_IRQHandler+0x64e>
 8008032:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008036:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d003      	beq.n	8008046 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 ff5f 	bl	8008f02 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008044:	e016      	b.n	8008074 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800804a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800804e:	2b00      	cmp	r3, #0
 8008050:	d010      	beq.n	8008074 <HAL_UART_IRQHandler+0x67c>
 8008052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008056:	2b00      	cmp	r3, #0
 8008058:	da0c      	bge.n	8008074 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 ff47 	bl	8008eee <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008060:	e008      	b.n	8008074 <HAL_UART_IRQHandler+0x67c>
      return;
 8008062:	bf00      	nop
 8008064:	e006      	b.n	8008074 <HAL_UART_IRQHandler+0x67c>
    return;
 8008066:	bf00      	nop
 8008068:	e004      	b.n	8008074 <HAL_UART_IRQHandler+0x67c>
      return;
 800806a:	bf00      	nop
 800806c:	e002      	b.n	8008074 <HAL_UART_IRQHandler+0x67c>
      return;
 800806e:	bf00      	nop
 8008070:	e000      	b.n	8008074 <HAL_UART_IRQHandler+0x67c>
    return;
 8008072:	bf00      	nop
  }
}
 8008074:	37e8      	adds	r7, #232	@ 0xe8
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop

0800807c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800807c:	b480      	push	{r7}
 800807e:	b083      	sub	sp, #12
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008084:	bf00      	nop
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008090:	b480      	push	{r7}
 8008092:	b083      	sub	sp, #12
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008098:	bf00      	nop
 800809a:	370c      	adds	r7, #12
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr

080080a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b083      	sub	sp, #12
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80080ac:	bf00      	nop
 80080ae:	370c      	adds	r7, #12
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b083      	sub	sp, #12
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	460b      	mov	r3, r1
 80080c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80080c4:	bf00      	nop
 80080c6:	370c      	adds	r7, #12
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080d4:	b08c      	sub	sp, #48	@ 0x30
 80080d6:	af00      	add	r7, sp, #0
 80080d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80080da:	2300      	movs	r3, #0
 80080dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	689a      	ldr	r2, [r3, #8]
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	691b      	ldr	r3, [r3, #16]
 80080e8:	431a      	orrs	r2, r3
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	695b      	ldr	r3, [r3, #20]
 80080ee:	431a      	orrs	r2, r3
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	69db      	ldr	r3, [r3, #28]
 80080f4:	4313      	orrs	r3, r2
 80080f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	681a      	ldr	r2, [r3, #0]
 80080fe:	4bab      	ldr	r3, [pc, #684]	@ (80083ac <UART_SetConfig+0x2dc>)
 8008100:	4013      	ands	r3, r2
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	6812      	ldr	r2, [r2, #0]
 8008106:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008108:	430b      	orrs	r3, r1
 800810a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	68da      	ldr	r2, [r3, #12]
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	430a      	orrs	r2, r1
 8008120:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	699b      	ldr	r3, [r3, #24]
 8008126:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4aa0      	ldr	r2, [pc, #640]	@ (80083b0 <UART_SetConfig+0x2e0>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d004      	beq.n	800813c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	6a1b      	ldr	r3, [r3, #32]
 8008136:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008138:	4313      	orrs	r3, r2
 800813a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008146:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800814a:	697a      	ldr	r2, [r7, #20]
 800814c:	6812      	ldr	r2, [r2, #0]
 800814e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008150:	430b      	orrs	r3, r1
 8008152:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800815a:	f023 010f 	bic.w	r1, r3, #15
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	430a      	orrs	r2, r1
 8008168:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a91      	ldr	r2, [pc, #580]	@ (80083b4 <UART_SetConfig+0x2e4>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d125      	bne.n	80081c0 <UART_SetConfig+0xf0>
 8008174:	4b90      	ldr	r3, [pc, #576]	@ (80083b8 <UART_SetConfig+0x2e8>)
 8008176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800817a:	f003 0303 	and.w	r3, r3, #3
 800817e:	2b03      	cmp	r3, #3
 8008180:	d81a      	bhi.n	80081b8 <UART_SetConfig+0xe8>
 8008182:	a201      	add	r2, pc, #4	@ (adr r2, 8008188 <UART_SetConfig+0xb8>)
 8008184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008188:	08008199 	.word	0x08008199
 800818c:	080081a9 	.word	0x080081a9
 8008190:	080081a1 	.word	0x080081a1
 8008194:	080081b1 	.word	0x080081b1
 8008198:	2301      	movs	r3, #1
 800819a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800819e:	e0d6      	b.n	800834e <UART_SetConfig+0x27e>
 80081a0:	2302      	movs	r3, #2
 80081a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081a6:	e0d2      	b.n	800834e <UART_SetConfig+0x27e>
 80081a8:	2304      	movs	r3, #4
 80081aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ae:	e0ce      	b.n	800834e <UART_SetConfig+0x27e>
 80081b0:	2308      	movs	r3, #8
 80081b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081b6:	e0ca      	b.n	800834e <UART_SetConfig+0x27e>
 80081b8:	2310      	movs	r3, #16
 80081ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081be:	e0c6      	b.n	800834e <UART_SetConfig+0x27e>
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a7d      	ldr	r2, [pc, #500]	@ (80083bc <UART_SetConfig+0x2ec>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d138      	bne.n	800823c <UART_SetConfig+0x16c>
 80081ca:	4b7b      	ldr	r3, [pc, #492]	@ (80083b8 <UART_SetConfig+0x2e8>)
 80081cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081d0:	f003 030c 	and.w	r3, r3, #12
 80081d4:	2b0c      	cmp	r3, #12
 80081d6:	d82d      	bhi.n	8008234 <UART_SetConfig+0x164>
 80081d8:	a201      	add	r2, pc, #4	@ (adr r2, 80081e0 <UART_SetConfig+0x110>)
 80081da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081de:	bf00      	nop
 80081e0:	08008215 	.word	0x08008215
 80081e4:	08008235 	.word	0x08008235
 80081e8:	08008235 	.word	0x08008235
 80081ec:	08008235 	.word	0x08008235
 80081f0:	08008225 	.word	0x08008225
 80081f4:	08008235 	.word	0x08008235
 80081f8:	08008235 	.word	0x08008235
 80081fc:	08008235 	.word	0x08008235
 8008200:	0800821d 	.word	0x0800821d
 8008204:	08008235 	.word	0x08008235
 8008208:	08008235 	.word	0x08008235
 800820c:	08008235 	.word	0x08008235
 8008210:	0800822d 	.word	0x0800822d
 8008214:	2300      	movs	r3, #0
 8008216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800821a:	e098      	b.n	800834e <UART_SetConfig+0x27e>
 800821c:	2302      	movs	r3, #2
 800821e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008222:	e094      	b.n	800834e <UART_SetConfig+0x27e>
 8008224:	2304      	movs	r3, #4
 8008226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800822a:	e090      	b.n	800834e <UART_SetConfig+0x27e>
 800822c:	2308      	movs	r3, #8
 800822e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008232:	e08c      	b.n	800834e <UART_SetConfig+0x27e>
 8008234:	2310      	movs	r3, #16
 8008236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800823a:	e088      	b.n	800834e <UART_SetConfig+0x27e>
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a5f      	ldr	r2, [pc, #380]	@ (80083c0 <UART_SetConfig+0x2f0>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d125      	bne.n	8008292 <UART_SetConfig+0x1c2>
 8008246:	4b5c      	ldr	r3, [pc, #368]	@ (80083b8 <UART_SetConfig+0x2e8>)
 8008248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800824c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008250:	2b30      	cmp	r3, #48	@ 0x30
 8008252:	d016      	beq.n	8008282 <UART_SetConfig+0x1b2>
 8008254:	2b30      	cmp	r3, #48	@ 0x30
 8008256:	d818      	bhi.n	800828a <UART_SetConfig+0x1ba>
 8008258:	2b20      	cmp	r3, #32
 800825a:	d00a      	beq.n	8008272 <UART_SetConfig+0x1a2>
 800825c:	2b20      	cmp	r3, #32
 800825e:	d814      	bhi.n	800828a <UART_SetConfig+0x1ba>
 8008260:	2b00      	cmp	r3, #0
 8008262:	d002      	beq.n	800826a <UART_SetConfig+0x19a>
 8008264:	2b10      	cmp	r3, #16
 8008266:	d008      	beq.n	800827a <UART_SetConfig+0x1aa>
 8008268:	e00f      	b.n	800828a <UART_SetConfig+0x1ba>
 800826a:	2300      	movs	r3, #0
 800826c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008270:	e06d      	b.n	800834e <UART_SetConfig+0x27e>
 8008272:	2302      	movs	r3, #2
 8008274:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008278:	e069      	b.n	800834e <UART_SetConfig+0x27e>
 800827a:	2304      	movs	r3, #4
 800827c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008280:	e065      	b.n	800834e <UART_SetConfig+0x27e>
 8008282:	2308      	movs	r3, #8
 8008284:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008288:	e061      	b.n	800834e <UART_SetConfig+0x27e>
 800828a:	2310      	movs	r3, #16
 800828c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008290:	e05d      	b.n	800834e <UART_SetConfig+0x27e>
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a4b      	ldr	r2, [pc, #300]	@ (80083c4 <UART_SetConfig+0x2f4>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d125      	bne.n	80082e8 <UART_SetConfig+0x218>
 800829c:	4b46      	ldr	r3, [pc, #280]	@ (80083b8 <UART_SetConfig+0x2e8>)
 800829e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80082a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80082a8:	d016      	beq.n	80082d8 <UART_SetConfig+0x208>
 80082aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80082ac:	d818      	bhi.n	80082e0 <UART_SetConfig+0x210>
 80082ae:	2b80      	cmp	r3, #128	@ 0x80
 80082b0:	d00a      	beq.n	80082c8 <UART_SetConfig+0x1f8>
 80082b2:	2b80      	cmp	r3, #128	@ 0x80
 80082b4:	d814      	bhi.n	80082e0 <UART_SetConfig+0x210>
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d002      	beq.n	80082c0 <UART_SetConfig+0x1f0>
 80082ba:	2b40      	cmp	r3, #64	@ 0x40
 80082bc:	d008      	beq.n	80082d0 <UART_SetConfig+0x200>
 80082be:	e00f      	b.n	80082e0 <UART_SetConfig+0x210>
 80082c0:	2300      	movs	r3, #0
 80082c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082c6:	e042      	b.n	800834e <UART_SetConfig+0x27e>
 80082c8:	2302      	movs	r3, #2
 80082ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ce:	e03e      	b.n	800834e <UART_SetConfig+0x27e>
 80082d0:	2304      	movs	r3, #4
 80082d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082d6:	e03a      	b.n	800834e <UART_SetConfig+0x27e>
 80082d8:	2308      	movs	r3, #8
 80082da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082de:	e036      	b.n	800834e <UART_SetConfig+0x27e>
 80082e0:	2310      	movs	r3, #16
 80082e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082e6:	e032      	b.n	800834e <UART_SetConfig+0x27e>
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a30      	ldr	r2, [pc, #192]	@ (80083b0 <UART_SetConfig+0x2e0>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d12a      	bne.n	8008348 <UART_SetConfig+0x278>
 80082f2:	4b31      	ldr	r3, [pc, #196]	@ (80083b8 <UART_SetConfig+0x2e8>)
 80082f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80082fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008300:	d01a      	beq.n	8008338 <UART_SetConfig+0x268>
 8008302:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008306:	d81b      	bhi.n	8008340 <UART_SetConfig+0x270>
 8008308:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800830c:	d00c      	beq.n	8008328 <UART_SetConfig+0x258>
 800830e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008312:	d815      	bhi.n	8008340 <UART_SetConfig+0x270>
 8008314:	2b00      	cmp	r3, #0
 8008316:	d003      	beq.n	8008320 <UART_SetConfig+0x250>
 8008318:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800831c:	d008      	beq.n	8008330 <UART_SetConfig+0x260>
 800831e:	e00f      	b.n	8008340 <UART_SetConfig+0x270>
 8008320:	2300      	movs	r3, #0
 8008322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008326:	e012      	b.n	800834e <UART_SetConfig+0x27e>
 8008328:	2302      	movs	r3, #2
 800832a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800832e:	e00e      	b.n	800834e <UART_SetConfig+0x27e>
 8008330:	2304      	movs	r3, #4
 8008332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008336:	e00a      	b.n	800834e <UART_SetConfig+0x27e>
 8008338:	2308      	movs	r3, #8
 800833a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800833e:	e006      	b.n	800834e <UART_SetConfig+0x27e>
 8008340:	2310      	movs	r3, #16
 8008342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008346:	e002      	b.n	800834e <UART_SetConfig+0x27e>
 8008348:	2310      	movs	r3, #16
 800834a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a17      	ldr	r2, [pc, #92]	@ (80083b0 <UART_SetConfig+0x2e0>)
 8008354:	4293      	cmp	r3, r2
 8008356:	f040 80a8 	bne.w	80084aa <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800835a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800835e:	2b08      	cmp	r3, #8
 8008360:	d834      	bhi.n	80083cc <UART_SetConfig+0x2fc>
 8008362:	a201      	add	r2, pc, #4	@ (adr r2, 8008368 <UART_SetConfig+0x298>)
 8008364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008368:	0800838d 	.word	0x0800838d
 800836c:	080083cd 	.word	0x080083cd
 8008370:	08008395 	.word	0x08008395
 8008374:	080083cd 	.word	0x080083cd
 8008378:	0800839b 	.word	0x0800839b
 800837c:	080083cd 	.word	0x080083cd
 8008380:	080083cd 	.word	0x080083cd
 8008384:	080083cd 	.word	0x080083cd
 8008388:	080083a3 	.word	0x080083a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800838c:	f7fd f9b2 	bl	80056f4 <HAL_RCC_GetPCLK1Freq>
 8008390:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008392:	e021      	b.n	80083d8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008394:	4b0c      	ldr	r3, [pc, #48]	@ (80083c8 <UART_SetConfig+0x2f8>)
 8008396:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008398:	e01e      	b.n	80083d8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800839a:	f7fd f93f 	bl	800561c <HAL_RCC_GetSysClockFreq>
 800839e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80083a0:	e01a      	b.n	80083d8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80083a8:	e016      	b.n	80083d8 <UART_SetConfig+0x308>
 80083aa:	bf00      	nop
 80083ac:	cfff69f3 	.word	0xcfff69f3
 80083b0:	40008000 	.word	0x40008000
 80083b4:	40013800 	.word	0x40013800
 80083b8:	40021000 	.word	0x40021000
 80083bc:	40004400 	.word	0x40004400
 80083c0:	40004800 	.word	0x40004800
 80083c4:	40004c00 	.word	0x40004c00
 80083c8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80083cc:	2300      	movs	r3, #0
 80083ce:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80083d6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80083d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083da:	2b00      	cmp	r3, #0
 80083dc:	f000 812a 	beq.w	8008634 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80083e0:	697b      	ldr	r3, [r7, #20]
 80083e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e4:	4a9e      	ldr	r2, [pc, #632]	@ (8008660 <UART_SetConfig+0x590>)
 80083e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80083ea:	461a      	mov	r2, r3
 80083ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80083f2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	685a      	ldr	r2, [r3, #4]
 80083f8:	4613      	mov	r3, r2
 80083fa:	005b      	lsls	r3, r3, #1
 80083fc:	4413      	add	r3, r2
 80083fe:	69ba      	ldr	r2, [r7, #24]
 8008400:	429a      	cmp	r2, r3
 8008402:	d305      	bcc.n	8008410 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800840a:	69ba      	ldr	r2, [r7, #24]
 800840c:	429a      	cmp	r2, r3
 800840e:	d903      	bls.n	8008418 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008410:	2301      	movs	r3, #1
 8008412:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008416:	e10d      	b.n	8008634 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800841a:	2200      	movs	r2, #0
 800841c:	60bb      	str	r3, [r7, #8]
 800841e:	60fa      	str	r2, [r7, #12]
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008424:	4a8e      	ldr	r2, [pc, #568]	@ (8008660 <UART_SetConfig+0x590>)
 8008426:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800842a:	b29b      	uxth	r3, r3
 800842c:	2200      	movs	r2, #0
 800842e:	603b      	str	r3, [r7, #0]
 8008430:	607a      	str	r2, [r7, #4]
 8008432:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008436:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800843a:	f7f8 fc4d 	bl	8000cd8 <__aeabi_uldivmod>
 800843e:	4602      	mov	r2, r0
 8008440:	460b      	mov	r3, r1
 8008442:	4610      	mov	r0, r2
 8008444:	4619      	mov	r1, r3
 8008446:	f04f 0200 	mov.w	r2, #0
 800844a:	f04f 0300 	mov.w	r3, #0
 800844e:	020b      	lsls	r3, r1, #8
 8008450:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008454:	0202      	lsls	r2, r0, #8
 8008456:	6979      	ldr	r1, [r7, #20]
 8008458:	6849      	ldr	r1, [r1, #4]
 800845a:	0849      	lsrs	r1, r1, #1
 800845c:	2000      	movs	r0, #0
 800845e:	460c      	mov	r4, r1
 8008460:	4605      	mov	r5, r0
 8008462:	eb12 0804 	adds.w	r8, r2, r4
 8008466:	eb43 0905 	adc.w	r9, r3, r5
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	2200      	movs	r2, #0
 8008470:	469a      	mov	sl, r3
 8008472:	4693      	mov	fp, r2
 8008474:	4652      	mov	r2, sl
 8008476:	465b      	mov	r3, fp
 8008478:	4640      	mov	r0, r8
 800847a:	4649      	mov	r1, r9
 800847c:	f7f8 fc2c 	bl	8000cd8 <__aeabi_uldivmod>
 8008480:	4602      	mov	r2, r0
 8008482:	460b      	mov	r3, r1
 8008484:	4613      	mov	r3, r2
 8008486:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008488:	6a3b      	ldr	r3, [r7, #32]
 800848a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800848e:	d308      	bcc.n	80084a2 <UART_SetConfig+0x3d2>
 8008490:	6a3b      	ldr	r3, [r7, #32]
 8008492:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008496:	d204      	bcs.n	80084a2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	6a3a      	ldr	r2, [r7, #32]
 800849e:	60da      	str	r2, [r3, #12]
 80084a0:	e0c8      	b.n	8008634 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80084a2:	2301      	movs	r3, #1
 80084a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80084a8:	e0c4      	b.n	8008634 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	69db      	ldr	r3, [r3, #28]
 80084ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084b2:	d167      	bne.n	8008584 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80084b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80084b8:	2b08      	cmp	r3, #8
 80084ba:	d828      	bhi.n	800850e <UART_SetConfig+0x43e>
 80084bc:	a201      	add	r2, pc, #4	@ (adr r2, 80084c4 <UART_SetConfig+0x3f4>)
 80084be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c2:	bf00      	nop
 80084c4:	080084e9 	.word	0x080084e9
 80084c8:	080084f1 	.word	0x080084f1
 80084cc:	080084f9 	.word	0x080084f9
 80084d0:	0800850f 	.word	0x0800850f
 80084d4:	080084ff 	.word	0x080084ff
 80084d8:	0800850f 	.word	0x0800850f
 80084dc:	0800850f 	.word	0x0800850f
 80084e0:	0800850f 	.word	0x0800850f
 80084e4:	08008507 	.word	0x08008507
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084e8:	f7fd f904 	bl	80056f4 <HAL_RCC_GetPCLK1Freq>
 80084ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084ee:	e014      	b.n	800851a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084f0:	f7fd f916 	bl	8005720 <HAL_RCC_GetPCLK2Freq>
 80084f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084f6:	e010      	b.n	800851a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084f8:	4b5a      	ldr	r3, [pc, #360]	@ (8008664 <UART_SetConfig+0x594>)
 80084fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084fc:	e00d      	b.n	800851a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084fe:	f7fd f88d 	bl	800561c <HAL_RCC_GetSysClockFreq>
 8008502:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008504:	e009      	b.n	800851a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008506:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800850a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800850c:	e005      	b.n	800851a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800850e:	2300      	movs	r3, #0
 8008510:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008518:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800851a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 8089 	beq.w	8008634 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008526:	4a4e      	ldr	r2, [pc, #312]	@ (8008660 <UART_SetConfig+0x590>)
 8008528:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800852c:	461a      	mov	r2, r3
 800852e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008530:	fbb3 f3f2 	udiv	r3, r3, r2
 8008534:	005a      	lsls	r2, r3, #1
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	085b      	lsrs	r3, r3, #1
 800853c:	441a      	add	r2, r3
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	fbb2 f3f3 	udiv	r3, r2, r3
 8008546:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008548:	6a3b      	ldr	r3, [r7, #32]
 800854a:	2b0f      	cmp	r3, #15
 800854c:	d916      	bls.n	800857c <UART_SetConfig+0x4ac>
 800854e:	6a3b      	ldr	r3, [r7, #32]
 8008550:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008554:	d212      	bcs.n	800857c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008556:	6a3b      	ldr	r3, [r7, #32]
 8008558:	b29b      	uxth	r3, r3
 800855a:	f023 030f 	bic.w	r3, r3, #15
 800855e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008560:	6a3b      	ldr	r3, [r7, #32]
 8008562:	085b      	lsrs	r3, r3, #1
 8008564:	b29b      	uxth	r3, r3
 8008566:	f003 0307 	and.w	r3, r3, #7
 800856a:	b29a      	uxth	r2, r3
 800856c:	8bfb      	ldrh	r3, [r7, #30]
 800856e:	4313      	orrs	r3, r2
 8008570:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	8bfa      	ldrh	r2, [r7, #30]
 8008578:	60da      	str	r2, [r3, #12]
 800857a:	e05b      	b.n	8008634 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800857c:	2301      	movs	r3, #1
 800857e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008582:	e057      	b.n	8008634 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008584:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008588:	2b08      	cmp	r3, #8
 800858a:	d828      	bhi.n	80085de <UART_SetConfig+0x50e>
 800858c:	a201      	add	r2, pc, #4	@ (adr r2, 8008594 <UART_SetConfig+0x4c4>)
 800858e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008592:	bf00      	nop
 8008594:	080085b9 	.word	0x080085b9
 8008598:	080085c1 	.word	0x080085c1
 800859c:	080085c9 	.word	0x080085c9
 80085a0:	080085df 	.word	0x080085df
 80085a4:	080085cf 	.word	0x080085cf
 80085a8:	080085df 	.word	0x080085df
 80085ac:	080085df 	.word	0x080085df
 80085b0:	080085df 	.word	0x080085df
 80085b4:	080085d7 	.word	0x080085d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085b8:	f7fd f89c 	bl	80056f4 <HAL_RCC_GetPCLK1Freq>
 80085bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085be:	e014      	b.n	80085ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085c0:	f7fd f8ae 	bl	8005720 <HAL_RCC_GetPCLK2Freq>
 80085c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085c6:	e010      	b.n	80085ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085c8:	4b26      	ldr	r3, [pc, #152]	@ (8008664 <UART_SetConfig+0x594>)
 80085ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085cc:	e00d      	b.n	80085ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085ce:	f7fd f825 	bl	800561c <HAL_RCC_GetSysClockFreq>
 80085d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085d4:	e009      	b.n	80085ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085dc:	e005      	b.n	80085ea <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80085de:	2300      	movs	r3, #0
 80085e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80085e2:	2301      	movs	r3, #1
 80085e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80085e8:	bf00      	nop
    }

    if (pclk != 0U)
 80085ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d021      	beq.n	8008634 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085f4:	4a1a      	ldr	r2, [pc, #104]	@ (8008660 <UART_SetConfig+0x590>)
 80085f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085fa:	461a      	mov	r2, r3
 80085fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	085b      	lsrs	r3, r3, #1
 8008608:	441a      	add	r2, r3
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	685b      	ldr	r3, [r3, #4]
 800860e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008612:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008614:	6a3b      	ldr	r3, [r7, #32]
 8008616:	2b0f      	cmp	r3, #15
 8008618:	d909      	bls.n	800862e <UART_SetConfig+0x55e>
 800861a:	6a3b      	ldr	r3, [r7, #32]
 800861c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008620:	d205      	bcs.n	800862e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008622:	6a3b      	ldr	r3, [r7, #32]
 8008624:	b29a      	uxth	r2, r3
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	60da      	str	r2, [r3, #12]
 800862c:	e002      	b.n	8008634 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	2201      	movs	r2, #1
 8008638:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	2201      	movs	r2, #1
 8008640:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	2200      	movs	r2, #0
 8008648:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	2200      	movs	r2, #0
 800864e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008650:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008654:	4618      	mov	r0, r3
 8008656:	3730      	adds	r7, #48	@ 0x30
 8008658:	46bd      	mov	sp, r7
 800865a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800865e:	bf00      	nop
 8008660:	0800f900 	.word	0x0800f900
 8008664:	00f42400 	.word	0x00f42400

08008668 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008674:	f003 0308 	and.w	r3, r3, #8
 8008678:	2b00      	cmp	r3, #0
 800867a:	d00a      	beq.n	8008692 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	430a      	orrs	r2, r1
 8008690:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008696:	f003 0301 	and.w	r3, r3, #1
 800869a:	2b00      	cmp	r3, #0
 800869c:	d00a      	beq.n	80086b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	430a      	orrs	r2, r1
 80086b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086b8:	f003 0302 	and.w	r3, r3, #2
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d00a      	beq.n	80086d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	430a      	orrs	r2, r1
 80086d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086da:	f003 0304 	and.w	r3, r3, #4
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00a      	beq.n	80086f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	430a      	orrs	r2, r1
 80086f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086fc:	f003 0310 	and.w	r3, r3, #16
 8008700:	2b00      	cmp	r3, #0
 8008702:	d00a      	beq.n	800871a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	430a      	orrs	r2, r1
 8008718:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800871e:	f003 0320 	and.w	r3, r3, #32
 8008722:	2b00      	cmp	r3, #0
 8008724:	d00a      	beq.n	800873c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	430a      	orrs	r2, r1
 800873a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008744:	2b00      	cmp	r3, #0
 8008746:	d01a      	beq.n	800877e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	430a      	orrs	r2, r1
 800875c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008762:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008766:	d10a      	bne.n	800877e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	430a      	orrs	r2, r1
 800877c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008786:	2b00      	cmp	r3, #0
 8008788:	d00a      	beq.n	80087a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	430a      	orrs	r2, r1
 800879e:	605a      	str	r2, [r3, #4]
  }
}
 80087a0:	bf00      	nop
 80087a2:	370c      	adds	r7, #12
 80087a4:	46bd      	mov	sp, r7
 80087a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087aa:	4770      	bx	lr

080087ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b098      	sub	sp, #96	@ 0x60
 80087b0:	af02      	add	r7, sp, #8
 80087b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80087bc:	f7fa fdfc 	bl	80033b8 <HAL_GetTick>
 80087c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 0308 	and.w	r3, r3, #8
 80087cc:	2b08      	cmp	r3, #8
 80087ce:	d12f      	bne.n	8008830 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80087d4:	9300      	str	r3, [sp, #0]
 80087d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087d8:	2200      	movs	r2, #0
 80087da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 f88e 	bl	8008900 <UART_WaitOnFlagUntilTimeout>
 80087e4:	4603      	mov	r3, r0
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d022      	beq.n	8008830 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087f2:	e853 3f00 	ldrex	r3, [r3]
 80087f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80087f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	461a      	mov	r2, r3
 8008806:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008808:	647b      	str	r3, [r7, #68]	@ 0x44
 800880a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800880e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008810:	e841 2300 	strex	r3, r2, [r1]
 8008814:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008818:	2b00      	cmp	r3, #0
 800881a:	d1e6      	bne.n	80087ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2220      	movs	r2, #32
 8008820:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2200      	movs	r2, #0
 8008828:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800882c:	2303      	movs	r3, #3
 800882e:	e063      	b.n	80088f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f003 0304 	and.w	r3, r3, #4
 800883a:	2b04      	cmp	r3, #4
 800883c:	d149      	bne.n	80088d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800883e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008842:	9300      	str	r3, [sp, #0]
 8008844:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008846:	2200      	movs	r2, #0
 8008848:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f000 f857 	bl	8008900 <UART_WaitOnFlagUntilTimeout>
 8008852:	4603      	mov	r3, r0
 8008854:	2b00      	cmp	r3, #0
 8008856:	d03c      	beq.n	80088d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800885e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008860:	e853 3f00 	ldrex	r3, [r3]
 8008864:	623b      	str	r3, [r7, #32]
   return(result);
 8008866:	6a3b      	ldr	r3, [r7, #32]
 8008868:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800886c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	461a      	mov	r2, r3
 8008874:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008876:	633b      	str	r3, [r7, #48]	@ 0x30
 8008878:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800887c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800887e:	e841 2300 	strex	r3, r2, [r1]
 8008882:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008886:	2b00      	cmp	r3, #0
 8008888:	d1e6      	bne.n	8008858 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	3308      	adds	r3, #8
 8008890:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	e853 3f00 	ldrex	r3, [r3]
 8008898:	60fb      	str	r3, [r7, #12]
   return(result);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f023 0301 	bic.w	r3, r3, #1
 80088a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3308      	adds	r3, #8
 80088a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088aa:	61fa      	str	r2, [r7, #28]
 80088ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ae:	69b9      	ldr	r1, [r7, #24]
 80088b0:	69fa      	ldr	r2, [r7, #28]
 80088b2:	e841 2300 	strex	r3, r2, [r1]
 80088b6:	617b      	str	r3, [r7, #20]
   return(result);
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1e5      	bne.n	800888a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2220      	movs	r2, #32
 80088c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2200      	movs	r2, #0
 80088ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088ce:	2303      	movs	r3, #3
 80088d0:	e012      	b.n	80088f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2220      	movs	r2, #32
 80088d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2220      	movs	r2, #32
 80088de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80088f6:	2300      	movs	r3, #0
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3758      	adds	r7, #88	@ 0x58
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}

08008900 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	603b      	str	r3, [r7, #0]
 800890c:	4613      	mov	r3, r2
 800890e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008910:	e04f      	b.n	80089b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008918:	d04b      	beq.n	80089b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800891a:	f7fa fd4d 	bl	80033b8 <HAL_GetTick>
 800891e:	4602      	mov	r2, r0
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	1ad3      	subs	r3, r2, r3
 8008924:	69ba      	ldr	r2, [r7, #24]
 8008926:	429a      	cmp	r2, r3
 8008928:	d302      	bcc.n	8008930 <UART_WaitOnFlagUntilTimeout+0x30>
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d101      	bne.n	8008934 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008930:	2303      	movs	r3, #3
 8008932:	e04e      	b.n	80089d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f003 0304 	and.w	r3, r3, #4
 800893e:	2b00      	cmp	r3, #0
 8008940:	d037      	beq.n	80089b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	2b80      	cmp	r3, #128	@ 0x80
 8008946:	d034      	beq.n	80089b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	2b40      	cmp	r3, #64	@ 0x40
 800894c:	d031      	beq.n	80089b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	69db      	ldr	r3, [r3, #28]
 8008954:	f003 0308 	and.w	r3, r3, #8
 8008958:	2b08      	cmp	r3, #8
 800895a:	d110      	bne.n	800897e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	2208      	movs	r2, #8
 8008962:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008964:	68f8      	ldr	r0, [r7, #12]
 8008966:	f000 f920 	bl	8008baa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2208      	movs	r2, #8
 800896e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2200      	movs	r2, #0
 8008976:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800897a:	2301      	movs	r3, #1
 800897c:	e029      	b.n	80089d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	69db      	ldr	r3, [r3, #28]
 8008984:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008988:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800898c:	d111      	bne.n	80089b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008996:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f000 f906 	bl	8008baa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2220      	movs	r2, #32
 80089a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2200      	movs	r2, #0
 80089aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80089ae:	2303      	movs	r3, #3
 80089b0:	e00f      	b.n	80089d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	69da      	ldr	r2, [r3, #28]
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	4013      	ands	r3, r2
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	429a      	cmp	r2, r3
 80089c0:	bf0c      	ite	eq
 80089c2:	2301      	moveq	r3, #1
 80089c4:	2300      	movne	r3, #0
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	461a      	mov	r2, r3
 80089ca:	79fb      	ldrb	r3, [r7, #7]
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d0a0      	beq.n	8008912 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089d0:	2300      	movs	r3, #0
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3710      	adds	r7, #16
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
	...

080089dc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b096      	sub	sp, #88	@ 0x58
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	4613      	mov	r3, r2
 80089e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	68ba      	ldr	r2, [r7, #8]
 80089ee:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	88fa      	ldrh	r2, [r7, #6]
 80089f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2200      	movs	r2, #0
 80089fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2222      	movs	r2, #34	@ 0x22
 8008a04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d02d      	beq.n	8008a6e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a18:	4a40      	ldr	r2, [pc, #256]	@ (8008b1c <UART_Start_Receive_DMA+0x140>)
 8008a1a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a22:	4a3f      	ldr	r2, [pc, #252]	@ (8008b20 <UART_Start_Receive_DMA+0x144>)
 8008a24:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a2c:	4a3d      	ldr	r2, [pc, #244]	@ (8008b24 <UART_Start_Receive_DMA+0x148>)
 8008a2e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a36:	2200      	movs	r2, #0
 8008a38:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	3324      	adds	r3, #36	@ 0x24
 8008a46:	4619      	mov	r1, r3
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	88fb      	ldrh	r3, [r7, #6]
 8008a50:	f7fa fe68 	bl	8003724 <HAL_DMA_Start_IT>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d009      	beq.n	8008a6e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2210      	movs	r2, #16
 8008a5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2220      	movs	r2, #32
 8008a66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e051      	b.n	8008b12 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	691b      	ldr	r3, [r3, #16]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d018      	beq.n	8008aa8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a7e:	e853 3f00 	ldrex	r3, [r3]
 8008a82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	461a      	mov	r2, r3
 8008a92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a96:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a98:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008a9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a9c:	e841 2300 	strex	r3, r2, [r1]
 8008aa0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008aa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d1e6      	bne.n	8008a76 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	3308      	adds	r3, #8
 8008aae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab2:	e853 3f00 	ldrex	r3, [r3]
 8008ab6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aba:	f043 0301 	orr.w	r3, r3, #1
 8008abe:	653b      	str	r3, [r7, #80]	@ 0x50
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	3308      	adds	r3, #8
 8008ac6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008ac8:	637a      	str	r2, [r7, #52]	@ 0x34
 8008aca:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008acc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008ace:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ad0:	e841 2300 	strex	r3, r2, [r1]
 8008ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1e5      	bne.n	8008aa8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	3308      	adds	r3, #8
 8008ae2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	e853 3f00 	ldrex	r3, [r3]
 8008aea:	613b      	str	r3, [r7, #16]
   return(result);
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	3308      	adds	r3, #8
 8008afa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008afc:	623a      	str	r2, [r7, #32]
 8008afe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b00:	69f9      	ldr	r1, [r7, #28]
 8008b02:	6a3a      	ldr	r2, [r7, #32]
 8008b04:	e841 2300 	strex	r3, r2, [r1]
 8008b08:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d1e5      	bne.n	8008adc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008b10:	2300      	movs	r3, #0
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3758      	adds	r7, #88	@ 0x58
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	08008c77 	.word	0x08008c77
 8008b20:	08008da3 	.word	0x08008da3
 8008b24:	08008de1 	.word	0x08008de1

08008b28 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b08f      	sub	sp, #60	@ 0x3c
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b36:	6a3b      	ldr	r3, [r7, #32]
 8008b38:	e853 3f00 	ldrex	r3, [r3]
 8008b3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008b44:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b50:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b56:	e841 2300 	strex	r3, r2, [r1]
 8008b5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d1e6      	bne.n	8008b30 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	3308      	adds	r3, #8
 8008b68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	e853 3f00 	ldrex	r3, [r3]
 8008b70:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008b78:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	3308      	adds	r3, #8
 8008b80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b82:	61ba      	str	r2, [r7, #24]
 8008b84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b86:	6979      	ldr	r1, [r7, #20]
 8008b88:	69ba      	ldr	r2, [r7, #24]
 8008b8a:	e841 2300 	strex	r3, r2, [r1]
 8008b8e:	613b      	str	r3, [r7, #16]
   return(result);
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1e5      	bne.n	8008b62 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2220      	movs	r2, #32
 8008b9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008b9e:	bf00      	nop
 8008ba0:	373c      	adds	r7, #60	@ 0x3c
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr

08008baa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008baa:	b480      	push	{r7}
 8008bac:	b095      	sub	sp, #84	@ 0x54
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bba:	e853 3f00 	ldrex	r3, [r3]
 8008bbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	461a      	mov	r2, r3
 8008bce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bd0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008bd2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008bd6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008bd8:	e841 2300 	strex	r3, r2, [r1]
 8008bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d1e6      	bne.n	8008bb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	3308      	adds	r3, #8
 8008bea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bec:	6a3b      	ldr	r3, [r7, #32]
 8008bee:	e853 3f00 	ldrex	r3, [r3]
 8008bf2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bf4:	69fb      	ldr	r3, [r7, #28]
 8008bf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bfa:	f023 0301 	bic.w	r3, r3, #1
 8008bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	3308      	adds	r3, #8
 8008c06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c10:	e841 2300 	strex	r3, r2, [r1]
 8008c14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d1e3      	bne.n	8008be4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d118      	bne.n	8008c56 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	e853 3f00 	ldrex	r3, [r3]
 8008c30:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	f023 0310 	bic.w	r3, r3, #16
 8008c38:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	461a      	mov	r2, r3
 8008c40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c42:	61bb      	str	r3, [r7, #24]
 8008c44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c46:	6979      	ldr	r1, [r7, #20]
 8008c48:	69ba      	ldr	r2, [r7, #24]
 8008c4a:	e841 2300 	strex	r3, r2, [r1]
 8008c4e:	613b      	str	r3, [r7, #16]
   return(result);
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d1e6      	bne.n	8008c24 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2220      	movs	r2, #32
 8008c5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008c6a:	bf00      	nop
 8008c6c:	3754      	adds	r7, #84	@ 0x54
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr

08008c76 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b09c      	sub	sp, #112	@ 0x70
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c82:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f003 0320 	and.w	r3, r3, #32
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d171      	bne.n	8008d76 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008c92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c94:	2200      	movs	r2, #0
 8008c96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ca2:	e853 3f00 	ldrex	r3, [r3]
 8008ca6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ca8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008caa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008cae:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008cb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cb8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008cba:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cbc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008cbe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008cc0:	e841 2300 	strex	r3, r2, [r1]
 8008cc4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008cc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d1e6      	bne.n	8008c9a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ccc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	3308      	adds	r3, #8
 8008cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd6:	e853 3f00 	ldrex	r3, [r3]
 8008cda:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cde:	f023 0301 	bic.w	r3, r3, #1
 8008ce2:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ce4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	3308      	adds	r3, #8
 8008cea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008cec:	647a      	str	r2, [r7, #68]	@ 0x44
 8008cee:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cf2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cf4:	e841 2300 	strex	r3, r2, [r1]
 8008cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008cfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d1e5      	bne.n	8008ccc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	3308      	adds	r3, #8
 8008d06:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d0a:	e853 3f00 	ldrex	r3, [r3]
 8008d0e:	623b      	str	r3, [r7, #32]
   return(result);
 8008d10:	6a3b      	ldr	r3, [r7, #32]
 8008d12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d16:	663b      	str	r3, [r7, #96]	@ 0x60
 8008d18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	3308      	adds	r3, #8
 8008d1e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008d20:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d28:	e841 2300 	strex	r3, r2, [r1]
 8008d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d1e5      	bne.n	8008d00 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008d34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d36:	2220      	movs	r2, #32
 8008d38:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	d118      	bne.n	8008d76 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	e853 3f00 	ldrex	r3, [r3]
 8008d50:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	f023 0310 	bic.w	r3, r3, #16
 8008d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d62:	61fb      	str	r3, [r7, #28]
 8008d64:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d66:	69b9      	ldr	r1, [r7, #24]
 8008d68:	69fa      	ldr	r2, [r7, #28]
 8008d6a:	e841 2300 	strex	r3, r2, [r1]
 8008d6e:	617b      	str	r3, [r7, #20]
   return(result);
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d1e6      	bne.n	8008d44 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d78:	2200      	movs	r2, #0
 8008d7a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d107      	bne.n	8008d94 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008d8e:	f7ff f993 	bl	80080b8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008d92:	e002      	b.n	8008d9a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008d94:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008d96:	f7f9 fc05 	bl	80025a4 <HAL_UART_RxCpltCallback>
}
 8008d9a:	bf00      	nop
 8008d9c:	3770      	adds	r7, #112	@ 0x70
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}

08008da2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008da2:	b580      	push	{r7, lr}
 8008da4:	b084      	sub	sp, #16
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dae:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2201      	movs	r2, #1
 8008db4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	d109      	bne.n	8008dd2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008dc4:	085b      	lsrs	r3, r3, #1
 8008dc6:	b29b      	uxth	r3, r3
 8008dc8:	4619      	mov	r1, r3
 8008dca:	68f8      	ldr	r0, [r7, #12]
 8008dcc:	f7ff f974 	bl	80080b8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008dd0:	e002      	b.n	8008dd8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008dd2:	68f8      	ldr	r0, [r7, #12]
 8008dd4:	f7ff f95c 	bl	8008090 <HAL_UART_RxHalfCpltCallback>
}
 8008dd8:	bf00      	nop
 8008dda:	3710      	adds	r7, #16
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b086      	sub	sp, #24
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dec:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008df4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008dfc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	689b      	ldr	r3, [r3, #8]
 8008e04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e08:	2b80      	cmp	r3, #128	@ 0x80
 8008e0a:	d109      	bne.n	8008e20 <UART_DMAError+0x40>
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	2b21      	cmp	r3, #33	@ 0x21
 8008e10:	d106      	bne.n	8008e20 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008e1a:	6978      	ldr	r0, [r7, #20]
 8008e1c:	f7ff fe84 	bl	8008b28 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e2a:	2b40      	cmp	r3, #64	@ 0x40
 8008e2c:	d109      	bne.n	8008e42 <UART_DMAError+0x62>
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2b22      	cmp	r3, #34	@ 0x22
 8008e32:	d106      	bne.n	8008e42 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	2200      	movs	r2, #0
 8008e38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008e3c:	6978      	ldr	r0, [r7, #20]
 8008e3e:	f7ff feb4 	bl	8008baa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e48:	f043 0210 	orr.w	r2, r3, #16
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e52:	6978      	ldr	r0, [r7, #20]
 8008e54:	f7ff f926 	bl	80080a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e58:	bf00      	nop
 8008e5a:	3718      	adds	r7, #24
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}

08008e60 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2200      	movs	r2, #0
 8008e72:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f7ff f914 	bl	80080a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e7c:	bf00      	nop
 8008e7e:	3710      	adds	r7, #16
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b088      	sub	sp, #32
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	e853 3f00 	ldrex	r3, [r3]
 8008e98:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ea0:	61fb      	str	r3, [r7, #28]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	461a      	mov	r2, r3
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	61bb      	str	r3, [r7, #24]
 8008eac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eae:	6979      	ldr	r1, [r7, #20]
 8008eb0:	69ba      	ldr	r2, [r7, #24]
 8008eb2:	e841 2300 	strex	r3, r2, [r1]
 8008eb6:	613b      	str	r3, [r7, #16]
   return(result);
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d1e6      	bne.n	8008e8c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2220      	movs	r2, #32
 8008ec2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f7ff f8d5 	bl	800807c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ed2:	bf00      	nop
 8008ed4:	3720      	adds	r7, #32
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}

08008eda <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008eda:	b480      	push	{r7}
 8008edc:	b083      	sub	sp, #12
 8008ede:	af00      	add	r7, sp, #0
 8008ee0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ee2:	bf00      	nop
 8008ee4:	370c      	adds	r7, #12
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr

08008eee <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008eee:	b480      	push	{r7}
 8008ef0:	b083      	sub	sp, #12
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008ef6:	bf00      	nop
 8008ef8:	370c      	adds	r7, #12
 8008efa:	46bd      	mov	sp, r7
 8008efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f00:	4770      	bx	lr

08008f02 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008f02:	b480      	push	{r7}
 8008f04:	b083      	sub	sp, #12
 8008f06:	af00      	add	r7, sp, #0
 8008f08:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008f0a:	bf00      	nop
 8008f0c:	370c      	adds	r7, #12
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr

08008f16 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f16:	b480      	push	{r7}
 8008f18:	b085      	sub	sp, #20
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d101      	bne.n	8008f2c <HAL_UARTEx_DisableFifoMode+0x16>
 8008f28:	2302      	movs	r3, #2
 8008f2a:	e027      	b.n	8008f7c <HAL_UARTEx_DisableFifoMode+0x66>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2201      	movs	r2, #1
 8008f30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2224      	movs	r2, #36	@ 0x24
 8008f38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f022 0201 	bic.w	r2, r2, #1
 8008f52:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008f5a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68fa      	ldr	r2, [r7, #12]
 8008f68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2220      	movs	r2, #32
 8008f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2200      	movs	r2, #0
 8008f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f7a:	2300      	movs	r3, #0
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3714      	adds	r7, #20
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f98:	2b01      	cmp	r3, #1
 8008f9a:	d101      	bne.n	8008fa0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008f9c:	2302      	movs	r3, #2
 8008f9e:	e02d      	b.n	8008ffc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2224      	movs	r2, #36	@ 0x24
 8008fac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f022 0201 	bic.w	r2, r2, #1
 8008fc6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	430a      	orrs	r2, r1
 8008fda:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f000 f84f 	bl	8009080 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2220      	movs	r2, #32
 8008fee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3710      	adds	r7, #16
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
 800900c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009014:	2b01      	cmp	r3, #1
 8009016:	d101      	bne.n	800901c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009018:	2302      	movs	r3, #2
 800901a:	e02d      	b.n	8009078 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2201      	movs	r2, #1
 8009020:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2224      	movs	r2, #36	@ 0x24
 8009028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	681a      	ldr	r2, [r3, #0]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f022 0201 	bic.w	r2, r2, #1
 8009042:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	683a      	ldr	r2, [r7, #0]
 8009054:	430a      	orrs	r2, r1
 8009056:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 f811 	bl	8009080 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	68fa      	ldr	r2, [r7, #12]
 8009064:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2220      	movs	r2, #32
 800906a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009076:	2300      	movs	r3, #0
}
 8009078:	4618      	mov	r0, r3
 800907a:	3710      	adds	r7, #16
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}

08009080 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009080:	b480      	push	{r7}
 8009082:	b085      	sub	sp, #20
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800908c:	2b00      	cmp	r3, #0
 800908e:	d108      	bne.n	80090a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2201      	movs	r2, #1
 8009094:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2201      	movs	r2, #1
 800909c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80090a0:	e031      	b.n	8009106 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80090a2:	2308      	movs	r3, #8
 80090a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80090a6:	2308      	movs	r3, #8
 80090a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	0e5b      	lsrs	r3, r3, #25
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	f003 0307 	and.w	r3, r3, #7
 80090b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	689b      	ldr	r3, [r3, #8]
 80090c0:	0f5b      	lsrs	r3, r3, #29
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	f003 0307 	and.w	r3, r3, #7
 80090c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80090ca:	7bbb      	ldrb	r3, [r7, #14]
 80090cc:	7b3a      	ldrb	r2, [r7, #12]
 80090ce:	4911      	ldr	r1, [pc, #68]	@ (8009114 <UARTEx_SetNbDataToProcess+0x94>)
 80090d0:	5c8a      	ldrb	r2, [r1, r2]
 80090d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80090d6:	7b3a      	ldrb	r2, [r7, #12]
 80090d8:	490f      	ldr	r1, [pc, #60]	@ (8009118 <UARTEx_SetNbDataToProcess+0x98>)
 80090da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80090dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80090e0:	b29a      	uxth	r2, r3
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80090e8:	7bfb      	ldrb	r3, [r7, #15]
 80090ea:	7b7a      	ldrb	r2, [r7, #13]
 80090ec:	4909      	ldr	r1, [pc, #36]	@ (8009114 <UARTEx_SetNbDataToProcess+0x94>)
 80090ee:	5c8a      	ldrb	r2, [r1, r2]
 80090f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80090f4:	7b7a      	ldrb	r2, [r7, #13]
 80090f6:	4908      	ldr	r1, [pc, #32]	@ (8009118 <UARTEx_SetNbDataToProcess+0x98>)
 80090f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80090fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80090fe:	b29a      	uxth	r2, r3
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009106:	bf00      	nop
 8009108:	3714      	adds	r7, #20
 800910a:	46bd      	mov	sp, r7
 800910c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop
 8009114:	0800f918 	.word	0x0800f918
 8009118:	0800f920 	.word	0x0800f920

0800911c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800911c:	b480      	push	{r7}
 800911e:	b085      	sub	sp, #20
 8009120:	af00      	add	r7, sp, #0
 8009122:	4603      	mov	r3, r0
 8009124:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009126:	2300      	movs	r3, #0
 8009128:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800912a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800912e:	2b84      	cmp	r3, #132	@ 0x84
 8009130:	d005      	beq.n	800913e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009132:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	4413      	add	r3, r2
 800913a:	3303      	adds	r3, #3
 800913c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800913e:	68fb      	ldr	r3, [r7, #12]
}
 8009140:	4618      	mov	r0, r3
 8009142:	3714      	adds	r7, #20
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr

0800914c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009150:	f000 fa5c 	bl	800960c <vTaskStartScheduler>
  
  return osOK;
 8009154:	2300      	movs	r3, #0
}
 8009156:	4618      	mov	r0, r3
 8009158:	bd80      	pop	{r7, pc}

0800915a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800915a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800915c:	b087      	sub	sp, #28
 800915e:	af02      	add	r7, sp, #8
 8009160:	6078      	str	r0, [r7, #4]
 8009162:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	685c      	ldr	r4, [r3, #4]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009170:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009178:	4618      	mov	r0, r3
 800917a:	f7ff ffcf 	bl	800911c <makeFreeRtosPriority>
 800917e:	4602      	mov	r2, r0
 8009180:	f107 030c 	add.w	r3, r7, #12
 8009184:	9301      	str	r3, [sp, #4]
 8009186:	9200      	str	r2, [sp, #0]
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	4632      	mov	r2, r6
 800918c:	4629      	mov	r1, r5
 800918e:	4620      	mov	r0, r4
 8009190:	f000 f8d2 	bl	8009338 <xTaskCreate>
 8009194:	4603      	mov	r3, r0
 8009196:	2b01      	cmp	r3, #1
 8009198:	d001      	beq.n	800919e <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800919a:	2300      	movs	r3, #0
 800919c:	e000      	b.n	80091a0 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800919e:	68fb      	ldr	r3, [r7, #12]
}
 80091a0:	4618      	mov	r0, r3
 80091a2:	3714      	adds	r7, #20
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080091a8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b084      	sub	sp, #16
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d001      	beq.n	80091be <osDelay+0x16>
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	e000      	b.n	80091c0 <osDelay+0x18>
 80091be:	2301      	movs	r3, #1
 80091c0:	4618      	mov	r0, r3
 80091c2:	f000 f9ed 	bl	80095a0 <vTaskDelay>
  
  return osOK;
 80091c6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3710      	adds	r7, #16
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80091d0:	b480      	push	{r7}
 80091d2:	b083      	sub	sp, #12
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f103 0208 	add.w	r2, r3, #8
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f04f 32ff 	mov.w	r2, #4294967295
 80091e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f103 0208 	add.w	r2, r3, #8
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f103 0208 	add.w	r2, r3, #8
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2200      	movs	r2, #0
 8009202:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009204:	bf00      	nop
 8009206:	370c      	adds	r7, #12
 8009208:	46bd      	mov	sp, r7
 800920a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920e:	4770      	bx	lr

08009210 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800921e:	bf00      	nop
 8009220:	370c      	adds	r7, #12
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr

0800922a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800922a:	b480      	push	{r7}
 800922c:	b085      	sub	sp, #20
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
 8009232:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	68fa      	ldr	r2, [r7, #12]
 800923e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	689a      	ldr	r2, [r3, #8]
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	689b      	ldr	r3, [r3, #8]
 800924c:	683a      	ldr	r2, [r7, #0]
 800924e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	683a      	ldr	r2, [r7, #0]
 8009254:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	687a      	ldr	r2, [r7, #4]
 800925a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	1c5a      	adds	r2, r3, #1
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	601a      	str	r2, [r3, #0]
}
 8009266:	bf00      	nop
 8009268:	3714      	adds	r7, #20
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr

08009272 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009272:	b480      	push	{r7}
 8009274:	b085      	sub	sp, #20
 8009276:	af00      	add	r7, sp, #0
 8009278:	6078      	str	r0, [r7, #4]
 800927a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009288:	d103      	bne.n	8009292 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	60fb      	str	r3, [r7, #12]
 8009290:	e00c      	b.n	80092ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	3308      	adds	r3, #8
 8009296:	60fb      	str	r3, [r7, #12]
 8009298:	e002      	b.n	80092a0 <vListInsert+0x2e>
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	60fb      	str	r3, [r7, #12]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	68ba      	ldr	r2, [r7, #8]
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d2f6      	bcs.n	800929a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	685a      	ldr	r2, [r3, #4]
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	683a      	ldr	r2, [r7, #0]
 80092ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	68fa      	ldr	r2, [r7, #12]
 80092c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	683a      	ldr	r2, [r7, #0]
 80092c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	687a      	ldr	r2, [r7, #4]
 80092cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	1c5a      	adds	r2, r3, #1
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	601a      	str	r2, [r3, #0]
}
 80092d8:	bf00      	nop
 80092da:	3714      	adds	r7, #20
 80092dc:	46bd      	mov	sp, r7
 80092de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e2:	4770      	bx	lr

080092e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80092e4:	b480      	push	{r7}
 80092e6:	b085      	sub	sp, #20
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	691b      	ldr	r3, [r3, #16]
 80092f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	687a      	ldr	r2, [r7, #4]
 80092f8:	6892      	ldr	r2, [r2, #8]
 80092fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	6852      	ldr	r2, [r2, #4]
 8009304:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	429a      	cmp	r2, r3
 800930e:	d103      	bne.n	8009318 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	689a      	ldr	r2, [r3, #8]
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2200      	movs	r2, #0
 800931c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	1e5a      	subs	r2, r3, #1
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
}
 800932c:	4618      	mov	r0, r3
 800932e:	3714      	adds	r7, #20
 8009330:	46bd      	mov	sp, r7
 8009332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009336:	4770      	bx	lr

08009338 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009338:	b580      	push	{r7, lr}
 800933a:	b08c      	sub	sp, #48	@ 0x30
 800933c:	af04      	add	r7, sp, #16
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	603b      	str	r3, [r7, #0]
 8009344:	4613      	mov	r3, r2
 8009346:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009348:	88fb      	ldrh	r3, [r7, #6]
 800934a:	009b      	lsls	r3, r3, #2
 800934c:	4618      	mov	r0, r3
 800934e:	f001 f9a5 	bl	800a69c <pvPortMalloc>
 8009352:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d00e      	beq.n	8009378 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800935a:	2054      	movs	r0, #84	@ 0x54
 800935c:	f001 f99e 	bl	800a69c <pvPortMalloc>
 8009360:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009362:	69fb      	ldr	r3, [r7, #28]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d003      	beq.n	8009370 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009368:	69fb      	ldr	r3, [r7, #28]
 800936a:	697a      	ldr	r2, [r7, #20]
 800936c:	631a      	str	r2, [r3, #48]	@ 0x30
 800936e:	e005      	b.n	800937c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009370:	6978      	ldr	r0, [r7, #20]
 8009372:	f001 fa61 	bl	800a838 <vPortFree>
 8009376:	e001      	b.n	800937c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009378:	2300      	movs	r3, #0
 800937a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800937c:	69fb      	ldr	r3, [r7, #28]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d013      	beq.n	80093aa <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009382:	88fa      	ldrh	r2, [r7, #6]
 8009384:	2300      	movs	r3, #0
 8009386:	9303      	str	r3, [sp, #12]
 8009388:	69fb      	ldr	r3, [r7, #28]
 800938a:	9302      	str	r3, [sp, #8]
 800938c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800938e:	9301      	str	r3, [sp, #4]
 8009390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009392:	9300      	str	r3, [sp, #0]
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	68b9      	ldr	r1, [r7, #8]
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	f000 f80e 	bl	80093ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800939e:	69f8      	ldr	r0, [r7, #28]
 80093a0:	f000 f894 	bl	80094cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80093a4:	2301      	movs	r3, #1
 80093a6:	61bb      	str	r3, [r7, #24]
 80093a8:	e002      	b.n	80093b0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80093aa:	f04f 33ff 	mov.w	r3, #4294967295
 80093ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80093b0:	69bb      	ldr	r3, [r7, #24]
	}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3720      	adds	r7, #32
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}

080093ba <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80093ba:	b580      	push	{r7, lr}
 80093bc:	b088      	sub	sp, #32
 80093be:	af00      	add	r7, sp, #0
 80093c0:	60f8      	str	r0, [r7, #12]
 80093c2:	60b9      	str	r1, [r7, #8]
 80093c4:	607a      	str	r2, [r7, #4]
 80093c6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80093c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80093d2:	3b01      	subs	r3, #1
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	4413      	add	r3, r2
 80093d8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80093da:	69bb      	ldr	r3, [r7, #24]
 80093dc:	f023 0307 	bic.w	r3, r3, #7
 80093e0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80093e2:	69bb      	ldr	r3, [r7, #24]
 80093e4:	f003 0307 	and.w	r3, r3, #7
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d00b      	beq.n	8009404 <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80093ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f0:	f383 8811 	msr	BASEPRI, r3
 80093f4:	f3bf 8f6f 	isb	sy
 80093f8:	f3bf 8f4f 	dsb	sy
 80093fc:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80093fe:	bf00      	nop
 8009400:	bf00      	nop
 8009402:	e7fd      	b.n	8009400 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d01f      	beq.n	800944a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800940a:	2300      	movs	r3, #0
 800940c:	61fb      	str	r3, [r7, #28]
 800940e:	e012      	b.n	8009436 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009410:	68ba      	ldr	r2, [r7, #8]
 8009412:	69fb      	ldr	r3, [r7, #28]
 8009414:	4413      	add	r3, r2
 8009416:	7819      	ldrb	r1, [r3, #0]
 8009418:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800941a:	69fb      	ldr	r3, [r7, #28]
 800941c:	4413      	add	r3, r2
 800941e:	3334      	adds	r3, #52	@ 0x34
 8009420:	460a      	mov	r2, r1
 8009422:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009424:	68ba      	ldr	r2, [r7, #8]
 8009426:	69fb      	ldr	r3, [r7, #28]
 8009428:	4413      	add	r3, r2
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d006      	beq.n	800943e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	3301      	adds	r3, #1
 8009434:	61fb      	str	r3, [r7, #28]
 8009436:	69fb      	ldr	r3, [r7, #28]
 8009438:	2b0f      	cmp	r3, #15
 800943a:	d9e9      	bls.n	8009410 <prvInitialiseNewTask+0x56>
 800943c:	e000      	b.n	8009440 <prvInitialiseNewTask+0x86>
			{
				break;
 800943e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009442:	2200      	movs	r2, #0
 8009444:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009448:	e003      	b.n	8009452 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800944a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800944c:	2200      	movs	r2, #0
 800944e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009454:	2b06      	cmp	r3, #6
 8009456:	d901      	bls.n	800945c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009458:	2306      	movs	r3, #6
 800945a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800945c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009460:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009464:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009466:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946a:	2200      	movs	r2, #0
 800946c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800946e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009470:	3304      	adds	r3, #4
 8009472:	4618      	mov	r0, r3
 8009474:	f7ff fecc 	bl	8009210 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800947a:	3318      	adds	r3, #24
 800947c:	4618      	mov	r0, r3
 800947e:	f7ff fec7 	bl	8009210 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009484:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009486:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800948a:	f1c3 0207 	rsb	r2, r3, #7
 800948e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009490:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009494:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009496:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800949a:	2200      	movs	r2, #0
 800949c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800949e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a0:	2200      	movs	r2, #0
 80094a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80094a6:	683a      	ldr	r2, [r7, #0]
 80094a8:	68f9      	ldr	r1, [r7, #12]
 80094aa:	69b8      	ldr	r0, [r7, #24]
 80094ac:	f000 fea0 	bl	800a1f0 <pxPortInitialiseStack>
 80094b0:	4602      	mov	r2, r0
 80094b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80094b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d002      	beq.n	80094c2 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80094bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094c2:	bf00      	nop
 80094c4:	3720      	adds	r7, #32
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
	...

080094cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b082      	sub	sp, #8
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80094d4:	f000 ffc0 	bl	800a458 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80094d8:	4b2a      	ldr	r3, [pc, #168]	@ (8009584 <prvAddNewTaskToReadyList+0xb8>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	3301      	adds	r3, #1
 80094de:	4a29      	ldr	r2, [pc, #164]	@ (8009584 <prvAddNewTaskToReadyList+0xb8>)
 80094e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80094e2:	4b29      	ldr	r3, [pc, #164]	@ (8009588 <prvAddNewTaskToReadyList+0xbc>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d109      	bne.n	80094fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80094ea:	4a27      	ldr	r2, [pc, #156]	@ (8009588 <prvAddNewTaskToReadyList+0xbc>)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80094f0:	4b24      	ldr	r3, [pc, #144]	@ (8009584 <prvAddNewTaskToReadyList+0xb8>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d110      	bne.n	800951a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80094f8:	f000 faaa 	bl	8009a50 <prvInitialiseTaskLists>
 80094fc:	e00d      	b.n	800951a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80094fe:	4b23      	ldr	r3, [pc, #140]	@ (800958c <prvAddNewTaskToReadyList+0xc0>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d109      	bne.n	800951a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009506:	4b20      	ldr	r3, [pc, #128]	@ (8009588 <prvAddNewTaskToReadyList+0xbc>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009510:	429a      	cmp	r2, r3
 8009512:	d802      	bhi.n	800951a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009514:	4a1c      	ldr	r2, [pc, #112]	@ (8009588 <prvAddNewTaskToReadyList+0xbc>)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800951a:	4b1d      	ldr	r3, [pc, #116]	@ (8009590 <prvAddNewTaskToReadyList+0xc4>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	3301      	adds	r3, #1
 8009520:	4a1b      	ldr	r2, [pc, #108]	@ (8009590 <prvAddNewTaskToReadyList+0xc4>)
 8009522:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009528:	2201      	movs	r2, #1
 800952a:	409a      	lsls	r2, r3
 800952c:	4b19      	ldr	r3, [pc, #100]	@ (8009594 <prvAddNewTaskToReadyList+0xc8>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4313      	orrs	r3, r2
 8009532:	4a18      	ldr	r2, [pc, #96]	@ (8009594 <prvAddNewTaskToReadyList+0xc8>)
 8009534:	6013      	str	r3, [r2, #0]
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800953a:	4613      	mov	r3, r2
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	4413      	add	r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	4a15      	ldr	r2, [pc, #84]	@ (8009598 <prvAddNewTaskToReadyList+0xcc>)
 8009544:	441a      	add	r2, r3
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	3304      	adds	r3, #4
 800954a:	4619      	mov	r1, r3
 800954c:	4610      	mov	r0, r2
 800954e:	f7ff fe6c 	bl	800922a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009552:	f000 ffb3 	bl	800a4bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009556:	4b0d      	ldr	r3, [pc, #52]	@ (800958c <prvAddNewTaskToReadyList+0xc0>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00e      	beq.n	800957c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800955e:	4b0a      	ldr	r3, [pc, #40]	@ (8009588 <prvAddNewTaskToReadyList+0xbc>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009568:	429a      	cmp	r2, r3
 800956a:	d207      	bcs.n	800957c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800956c:	4b0b      	ldr	r3, [pc, #44]	@ (800959c <prvAddNewTaskToReadyList+0xd0>)
 800956e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009572:	601a      	str	r2, [r3, #0]
 8009574:	f3bf 8f4f 	dsb	sy
 8009578:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800957c:	bf00      	nop
 800957e:	3708      	adds	r7, #8
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}
 8009584:	20001430 	.word	0x20001430
 8009588:	20001330 	.word	0x20001330
 800958c:	2000143c 	.word	0x2000143c
 8009590:	2000144c 	.word	0x2000144c
 8009594:	20001438 	.word	0x20001438
 8009598:	20001334 	.word	0x20001334
 800959c:	e000ed04 	.word	0xe000ed04

080095a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b084      	sub	sp, #16
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80095a8:	2300      	movs	r3, #0
 80095aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d018      	beq.n	80095e4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80095b2:	4b14      	ldr	r3, [pc, #80]	@ (8009604 <vTaskDelay+0x64>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d00b      	beq.n	80095d2 <vTaskDelay+0x32>
	__asm volatile
 80095ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095be:	f383 8811 	msr	BASEPRI, r3
 80095c2:	f3bf 8f6f 	isb	sy
 80095c6:	f3bf 8f4f 	dsb	sy
 80095ca:	60bb      	str	r3, [r7, #8]
}
 80095cc:	bf00      	nop
 80095ce:	bf00      	nop
 80095d0:	e7fd      	b.n	80095ce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80095d2:	f000 f863 	bl	800969c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80095d6:	2100      	movs	r1, #0
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f000 fda3 	bl	800a124 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80095de:	f000 f86b 	bl	80096b8 <xTaskResumeAll>
 80095e2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d107      	bne.n	80095fa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80095ea:	4b07      	ldr	r3, [pc, #28]	@ (8009608 <vTaskDelay+0x68>)
 80095ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095f0:	601a      	str	r2, [r3, #0]
 80095f2:	f3bf 8f4f 	dsb	sy
 80095f6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80095fa:	bf00      	nop
 80095fc:	3710      	adds	r7, #16
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}
 8009602:	bf00      	nop
 8009604:	20001458 	.word	0x20001458
 8009608:	e000ed04 	.word	0xe000ed04

0800960c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b086      	sub	sp, #24
 8009610:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8009612:	4b1c      	ldr	r3, [pc, #112]	@ (8009684 <vTaskStartScheduler+0x78>)
 8009614:	9301      	str	r3, [sp, #4]
 8009616:	2300      	movs	r3, #0
 8009618:	9300      	str	r3, [sp, #0]
 800961a:	2300      	movs	r3, #0
 800961c:	2280      	movs	r2, #128	@ 0x80
 800961e:	491a      	ldr	r1, [pc, #104]	@ (8009688 <vTaskStartScheduler+0x7c>)
 8009620:	481a      	ldr	r0, [pc, #104]	@ (800968c <vTaskStartScheduler+0x80>)
 8009622:	f7ff fe89 	bl	8009338 <xTaskCreate>
 8009626:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2b01      	cmp	r3, #1
 800962c:	d116      	bne.n	800965c <vTaskStartScheduler+0x50>
	__asm volatile
 800962e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009632:	f383 8811 	msr	BASEPRI, r3
 8009636:	f3bf 8f6f 	isb	sy
 800963a:	f3bf 8f4f 	dsb	sy
 800963e:	60bb      	str	r3, [r7, #8]
}
 8009640:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009642:	4b13      	ldr	r3, [pc, #76]	@ (8009690 <vTaskStartScheduler+0x84>)
 8009644:	f04f 32ff 	mov.w	r2, #4294967295
 8009648:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800964a:	4b12      	ldr	r3, [pc, #72]	@ (8009694 <vTaskStartScheduler+0x88>)
 800964c:	2201      	movs	r2, #1
 800964e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009650:	4b11      	ldr	r3, [pc, #68]	@ (8009698 <vTaskStartScheduler+0x8c>)
 8009652:	2200      	movs	r2, #0
 8009654:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009656:	f000 fe5b 	bl	800a310 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800965a:	e00f      	b.n	800967c <vTaskStartScheduler+0x70>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009662:	d10b      	bne.n	800967c <vTaskStartScheduler+0x70>
	__asm volatile
 8009664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009668:	f383 8811 	msr	BASEPRI, r3
 800966c:	f3bf 8f6f 	isb	sy
 8009670:	f3bf 8f4f 	dsb	sy
 8009674:	607b      	str	r3, [r7, #4]
}
 8009676:	bf00      	nop
 8009678:	bf00      	nop
 800967a:	e7fd      	b.n	8009678 <vTaskStartScheduler+0x6c>
}
 800967c:	bf00      	nop
 800967e:	3710      	adds	r7, #16
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}
 8009684:	20001454 	.word	0x20001454
 8009688:	0800f8e0 	.word	0x0800f8e0
 800968c:	08009a21 	.word	0x08009a21
 8009690:	20001450 	.word	0x20001450
 8009694:	2000143c 	.word	0x2000143c
 8009698:	20001434 	.word	0x20001434

0800969c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800969c:	b480      	push	{r7}
 800969e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80096a0:	4b04      	ldr	r3, [pc, #16]	@ (80096b4 <vTaskSuspendAll+0x18>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	3301      	adds	r3, #1
 80096a6:	4a03      	ldr	r2, [pc, #12]	@ (80096b4 <vTaskSuspendAll+0x18>)
 80096a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80096aa:	bf00      	nop
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr
 80096b4:	20001458 	.word	0x20001458

080096b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b084      	sub	sp, #16
 80096bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80096be:	2300      	movs	r3, #0
 80096c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80096c2:	2300      	movs	r3, #0
 80096c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80096c6:	4b42      	ldr	r3, [pc, #264]	@ (80097d0 <xTaskResumeAll+0x118>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d10b      	bne.n	80096e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80096ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d2:	f383 8811 	msr	BASEPRI, r3
 80096d6:	f3bf 8f6f 	isb	sy
 80096da:	f3bf 8f4f 	dsb	sy
 80096de:	603b      	str	r3, [r7, #0]
}
 80096e0:	bf00      	nop
 80096e2:	bf00      	nop
 80096e4:	e7fd      	b.n	80096e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80096e6:	f000 feb7 	bl	800a458 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80096ea:	4b39      	ldr	r3, [pc, #228]	@ (80097d0 <xTaskResumeAll+0x118>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	3b01      	subs	r3, #1
 80096f0:	4a37      	ldr	r2, [pc, #220]	@ (80097d0 <xTaskResumeAll+0x118>)
 80096f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096f4:	4b36      	ldr	r3, [pc, #216]	@ (80097d0 <xTaskResumeAll+0x118>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d161      	bne.n	80097c0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80096fc:	4b35      	ldr	r3, [pc, #212]	@ (80097d4 <xTaskResumeAll+0x11c>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d05d      	beq.n	80097c0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009704:	e02e      	b.n	8009764 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009706:	4b34      	ldr	r3, [pc, #208]	@ (80097d8 <xTaskResumeAll+0x120>)
 8009708:	68db      	ldr	r3, [r3, #12]
 800970a:	68db      	ldr	r3, [r3, #12]
 800970c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	3318      	adds	r3, #24
 8009712:	4618      	mov	r0, r3
 8009714:	f7ff fde6 	bl	80092e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	3304      	adds	r3, #4
 800971c:	4618      	mov	r0, r3
 800971e:	f7ff fde1 	bl	80092e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009726:	2201      	movs	r2, #1
 8009728:	409a      	lsls	r2, r3
 800972a:	4b2c      	ldr	r3, [pc, #176]	@ (80097dc <xTaskResumeAll+0x124>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4313      	orrs	r3, r2
 8009730:	4a2a      	ldr	r2, [pc, #168]	@ (80097dc <xTaskResumeAll+0x124>)
 8009732:	6013      	str	r3, [r2, #0]
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009738:	4613      	mov	r3, r2
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	4413      	add	r3, r2
 800973e:	009b      	lsls	r3, r3, #2
 8009740:	4a27      	ldr	r2, [pc, #156]	@ (80097e0 <xTaskResumeAll+0x128>)
 8009742:	441a      	add	r2, r3
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	3304      	adds	r3, #4
 8009748:	4619      	mov	r1, r3
 800974a:	4610      	mov	r0, r2
 800974c:	f7ff fd6d 	bl	800922a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009754:	4b23      	ldr	r3, [pc, #140]	@ (80097e4 <xTaskResumeAll+0x12c>)
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800975a:	429a      	cmp	r2, r3
 800975c:	d302      	bcc.n	8009764 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800975e:	4b22      	ldr	r3, [pc, #136]	@ (80097e8 <xTaskResumeAll+0x130>)
 8009760:	2201      	movs	r2, #1
 8009762:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009764:	4b1c      	ldr	r3, [pc, #112]	@ (80097d8 <xTaskResumeAll+0x120>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1cc      	bne.n	8009706 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d001      	beq.n	8009776 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009772:	f000 f9eb 	bl	8009b4c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009776:	4b1d      	ldr	r3, [pc, #116]	@ (80097ec <xTaskResumeAll+0x134>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d010      	beq.n	80097a4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009782:	f000 f837 	bl	80097f4 <xTaskIncrementTick>
 8009786:	4603      	mov	r3, r0
 8009788:	2b00      	cmp	r3, #0
 800978a:	d002      	beq.n	8009792 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800978c:	4b16      	ldr	r3, [pc, #88]	@ (80097e8 <xTaskResumeAll+0x130>)
 800978e:	2201      	movs	r2, #1
 8009790:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	3b01      	subs	r3, #1
 8009796:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d1f1      	bne.n	8009782 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800979e:	4b13      	ldr	r3, [pc, #76]	@ (80097ec <xTaskResumeAll+0x134>)
 80097a0:	2200      	movs	r2, #0
 80097a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80097a4:	4b10      	ldr	r3, [pc, #64]	@ (80097e8 <xTaskResumeAll+0x130>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d009      	beq.n	80097c0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80097ac:	2301      	movs	r3, #1
 80097ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80097b0:	4b0f      	ldr	r3, [pc, #60]	@ (80097f0 <xTaskResumeAll+0x138>)
 80097b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097b6:	601a      	str	r2, [r3, #0]
 80097b8:	f3bf 8f4f 	dsb	sy
 80097bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80097c0:	f000 fe7c 	bl	800a4bc <vPortExitCritical>

	return xAlreadyYielded;
 80097c4:	68bb      	ldr	r3, [r7, #8]
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3710      	adds	r7, #16
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
 80097ce:	bf00      	nop
 80097d0:	20001458 	.word	0x20001458
 80097d4:	20001430 	.word	0x20001430
 80097d8:	200013f0 	.word	0x200013f0
 80097dc:	20001438 	.word	0x20001438
 80097e0:	20001334 	.word	0x20001334
 80097e4:	20001330 	.word	0x20001330
 80097e8:	20001444 	.word	0x20001444
 80097ec:	20001440 	.word	0x20001440
 80097f0:	e000ed04 	.word	0xe000ed04

080097f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b086      	sub	sp, #24
 80097f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80097fa:	2300      	movs	r3, #0
 80097fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097fe:	4b4f      	ldr	r3, [pc, #316]	@ (800993c <xTaskIncrementTick+0x148>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	2b00      	cmp	r3, #0
 8009804:	f040 808f 	bne.w	8009926 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009808:	4b4d      	ldr	r3, [pc, #308]	@ (8009940 <xTaskIncrementTick+0x14c>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	3301      	adds	r3, #1
 800980e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009810:	4a4b      	ldr	r2, [pc, #300]	@ (8009940 <xTaskIncrementTick+0x14c>)
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d121      	bne.n	8009860 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800981c:	4b49      	ldr	r3, [pc, #292]	@ (8009944 <xTaskIncrementTick+0x150>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d00b      	beq.n	800983e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800982a:	f383 8811 	msr	BASEPRI, r3
 800982e:	f3bf 8f6f 	isb	sy
 8009832:	f3bf 8f4f 	dsb	sy
 8009836:	603b      	str	r3, [r7, #0]
}
 8009838:	bf00      	nop
 800983a:	bf00      	nop
 800983c:	e7fd      	b.n	800983a <xTaskIncrementTick+0x46>
 800983e:	4b41      	ldr	r3, [pc, #260]	@ (8009944 <xTaskIncrementTick+0x150>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	60fb      	str	r3, [r7, #12]
 8009844:	4b40      	ldr	r3, [pc, #256]	@ (8009948 <xTaskIncrementTick+0x154>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	4a3e      	ldr	r2, [pc, #248]	@ (8009944 <xTaskIncrementTick+0x150>)
 800984a:	6013      	str	r3, [r2, #0]
 800984c:	4a3e      	ldr	r2, [pc, #248]	@ (8009948 <xTaskIncrementTick+0x154>)
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	6013      	str	r3, [r2, #0]
 8009852:	4b3e      	ldr	r3, [pc, #248]	@ (800994c <xTaskIncrementTick+0x158>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	3301      	adds	r3, #1
 8009858:	4a3c      	ldr	r2, [pc, #240]	@ (800994c <xTaskIncrementTick+0x158>)
 800985a:	6013      	str	r3, [r2, #0]
 800985c:	f000 f976 	bl	8009b4c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009860:	4b3b      	ldr	r3, [pc, #236]	@ (8009950 <xTaskIncrementTick+0x15c>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	693a      	ldr	r2, [r7, #16]
 8009866:	429a      	cmp	r2, r3
 8009868:	d348      	bcc.n	80098fc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800986a:	4b36      	ldr	r3, [pc, #216]	@ (8009944 <xTaskIncrementTick+0x150>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d104      	bne.n	800987e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009874:	4b36      	ldr	r3, [pc, #216]	@ (8009950 <xTaskIncrementTick+0x15c>)
 8009876:	f04f 32ff 	mov.w	r2, #4294967295
 800987a:	601a      	str	r2, [r3, #0]
					break;
 800987c:	e03e      	b.n	80098fc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800987e:	4b31      	ldr	r3, [pc, #196]	@ (8009944 <xTaskIncrementTick+0x150>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	68db      	ldr	r3, [r3, #12]
 8009884:	68db      	ldr	r3, [r3, #12]
 8009886:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800988e:	693a      	ldr	r2, [r7, #16]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	429a      	cmp	r2, r3
 8009894:	d203      	bcs.n	800989e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009896:	4a2e      	ldr	r2, [pc, #184]	@ (8009950 <xTaskIncrementTick+0x15c>)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800989c:	e02e      	b.n	80098fc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	3304      	adds	r3, #4
 80098a2:	4618      	mov	r0, r3
 80098a4:	f7ff fd1e 	bl	80092e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d004      	beq.n	80098ba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	3318      	adds	r3, #24
 80098b4:	4618      	mov	r0, r3
 80098b6:	f7ff fd15 	bl	80092e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098be:	2201      	movs	r2, #1
 80098c0:	409a      	lsls	r2, r3
 80098c2:	4b24      	ldr	r3, [pc, #144]	@ (8009954 <xTaskIncrementTick+0x160>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4313      	orrs	r3, r2
 80098c8:	4a22      	ldr	r2, [pc, #136]	@ (8009954 <xTaskIncrementTick+0x160>)
 80098ca:	6013      	str	r3, [r2, #0]
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098d0:	4613      	mov	r3, r2
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	4413      	add	r3, r2
 80098d6:	009b      	lsls	r3, r3, #2
 80098d8:	4a1f      	ldr	r2, [pc, #124]	@ (8009958 <xTaskIncrementTick+0x164>)
 80098da:	441a      	add	r2, r3
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	3304      	adds	r3, #4
 80098e0:	4619      	mov	r1, r3
 80098e2:	4610      	mov	r0, r2
 80098e4:	f7ff fca1 	bl	800922a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ec:	4b1b      	ldr	r3, [pc, #108]	@ (800995c <xTaskIncrementTick+0x168>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098f2:	429a      	cmp	r2, r3
 80098f4:	d3b9      	bcc.n	800986a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80098f6:	2301      	movs	r3, #1
 80098f8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80098fa:	e7b6      	b.n	800986a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80098fc:	4b17      	ldr	r3, [pc, #92]	@ (800995c <xTaskIncrementTick+0x168>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009902:	4915      	ldr	r1, [pc, #84]	@ (8009958 <xTaskIncrementTick+0x164>)
 8009904:	4613      	mov	r3, r2
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	4413      	add	r3, r2
 800990a:	009b      	lsls	r3, r3, #2
 800990c:	440b      	add	r3, r1
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	2b01      	cmp	r3, #1
 8009912:	d901      	bls.n	8009918 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009914:	2301      	movs	r3, #1
 8009916:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009918:	4b11      	ldr	r3, [pc, #68]	@ (8009960 <xTaskIncrementTick+0x16c>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d007      	beq.n	8009930 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009920:	2301      	movs	r3, #1
 8009922:	617b      	str	r3, [r7, #20]
 8009924:	e004      	b.n	8009930 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009926:	4b0f      	ldr	r3, [pc, #60]	@ (8009964 <xTaskIncrementTick+0x170>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	3301      	adds	r3, #1
 800992c:	4a0d      	ldr	r2, [pc, #52]	@ (8009964 <xTaskIncrementTick+0x170>)
 800992e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009930:	697b      	ldr	r3, [r7, #20]
}
 8009932:	4618      	mov	r0, r3
 8009934:	3718      	adds	r7, #24
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}
 800993a:	bf00      	nop
 800993c:	20001458 	.word	0x20001458
 8009940:	20001434 	.word	0x20001434
 8009944:	200013e8 	.word	0x200013e8
 8009948:	200013ec 	.word	0x200013ec
 800994c:	20001448 	.word	0x20001448
 8009950:	20001450 	.word	0x20001450
 8009954:	20001438 	.word	0x20001438
 8009958:	20001334 	.word	0x20001334
 800995c:	20001330 	.word	0x20001330
 8009960:	20001444 	.word	0x20001444
 8009964:	20001440 	.word	0x20001440

08009968 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800996e:	4b27      	ldr	r3, [pc, #156]	@ (8009a0c <vTaskSwitchContext+0xa4>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d003      	beq.n	800997e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009976:	4b26      	ldr	r3, [pc, #152]	@ (8009a10 <vTaskSwitchContext+0xa8>)
 8009978:	2201      	movs	r2, #1
 800997a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800997c:	e040      	b.n	8009a00 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800997e:	4b24      	ldr	r3, [pc, #144]	@ (8009a10 <vTaskSwitchContext+0xa8>)
 8009980:	2200      	movs	r2, #0
 8009982:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009984:	4b23      	ldr	r3, [pc, #140]	@ (8009a14 <vTaskSwitchContext+0xac>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	fab3 f383 	clz	r3, r3
 8009990:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009992:	7afb      	ldrb	r3, [r7, #11]
 8009994:	f1c3 031f 	rsb	r3, r3, #31
 8009998:	617b      	str	r3, [r7, #20]
 800999a:	491f      	ldr	r1, [pc, #124]	@ (8009a18 <vTaskSwitchContext+0xb0>)
 800999c:	697a      	ldr	r2, [r7, #20]
 800999e:	4613      	mov	r3, r2
 80099a0:	009b      	lsls	r3, r3, #2
 80099a2:	4413      	add	r3, r2
 80099a4:	009b      	lsls	r3, r3, #2
 80099a6:	440b      	add	r3, r1
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d10b      	bne.n	80099c6 <vTaskSwitchContext+0x5e>
	__asm volatile
 80099ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099b2:	f383 8811 	msr	BASEPRI, r3
 80099b6:	f3bf 8f6f 	isb	sy
 80099ba:	f3bf 8f4f 	dsb	sy
 80099be:	607b      	str	r3, [r7, #4]
}
 80099c0:	bf00      	nop
 80099c2:	bf00      	nop
 80099c4:	e7fd      	b.n	80099c2 <vTaskSwitchContext+0x5a>
 80099c6:	697a      	ldr	r2, [r7, #20]
 80099c8:	4613      	mov	r3, r2
 80099ca:	009b      	lsls	r3, r3, #2
 80099cc:	4413      	add	r3, r2
 80099ce:	009b      	lsls	r3, r3, #2
 80099d0:	4a11      	ldr	r2, [pc, #68]	@ (8009a18 <vTaskSwitchContext+0xb0>)
 80099d2:	4413      	add	r3, r2
 80099d4:	613b      	str	r3, [r7, #16]
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	685a      	ldr	r2, [r3, #4]
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	605a      	str	r2, [r3, #4]
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	685a      	ldr	r2, [r3, #4]
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	3308      	adds	r3, #8
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d104      	bne.n	80099f6 <vTaskSwitchContext+0x8e>
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	685a      	ldr	r2, [r3, #4]
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	605a      	str	r2, [r3, #4]
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	685b      	ldr	r3, [r3, #4]
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	4a07      	ldr	r2, [pc, #28]	@ (8009a1c <vTaskSwitchContext+0xb4>)
 80099fe:	6013      	str	r3, [r2, #0]
}
 8009a00:	bf00      	nop
 8009a02:	371c      	adds	r7, #28
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr
 8009a0c:	20001458 	.word	0x20001458
 8009a10:	20001444 	.word	0x20001444
 8009a14:	20001438 	.word	0x20001438
 8009a18:	20001334 	.word	0x20001334
 8009a1c:	20001330 	.word	0x20001330

08009a20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b082      	sub	sp, #8
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009a28:	f000 f852 	bl	8009ad0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009a2c:	4b06      	ldr	r3, [pc, #24]	@ (8009a48 <prvIdleTask+0x28>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d9f9      	bls.n	8009a28 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009a34:	4b05      	ldr	r3, [pc, #20]	@ (8009a4c <prvIdleTask+0x2c>)
 8009a36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a3a:	601a      	str	r2, [r3, #0]
 8009a3c:	f3bf 8f4f 	dsb	sy
 8009a40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009a44:	e7f0      	b.n	8009a28 <prvIdleTask+0x8>
 8009a46:	bf00      	nop
 8009a48:	20001334 	.word	0x20001334
 8009a4c:	e000ed04 	.word	0xe000ed04

08009a50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b082      	sub	sp, #8
 8009a54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a56:	2300      	movs	r3, #0
 8009a58:	607b      	str	r3, [r7, #4]
 8009a5a:	e00c      	b.n	8009a76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009a5c:	687a      	ldr	r2, [r7, #4]
 8009a5e:	4613      	mov	r3, r2
 8009a60:	009b      	lsls	r3, r3, #2
 8009a62:	4413      	add	r3, r2
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	4a12      	ldr	r2, [pc, #72]	@ (8009ab0 <prvInitialiseTaskLists+0x60>)
 8009a68:	4413      	add	r3, r2
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f7ff fbb0 	bl	80091d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	3301      	adds	r3, #1
 8009a74:	607b      	str	r3, [r7, #4]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2b06      	cmp	r3, #6
 8009a7a:	d9ef      	bls.n	8009a5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009a7c:	480d      	ldr	r0, [pc, #52]	@ (8009ab4 <prvInitialiseTaskLists+0x64>)
 8009a7e:	f7ff fba7 	bl	80091d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009a82:	480d      	ldr	r0, [pc, #52]	@ (8009ab8 <prvInitialiseTaskLists+0x68>)
 8009a84:	f7ff fba4 	bl	80091d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009a88:	480c      	ldr	r0, [pc, #48]	@ (8009abc <prvInitialiseTaskLists+0x6c>)
 8009a8a:	f7ff fba1 	bl	80091d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009a8e:	480c      	ldr	r0, [pc, #48]	@ (8009ac0 <prvInitialiseTaskLists+0x70>)
 8009a90:	f7ff fb9e 	bl	80091d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009a94:	480b      	ldr	r0, [pc, #44]	@ (8009ac4 <prvInitialiseTaskLists+0x74>)
 8009a96:	f7ff fb9b 	bl	80091d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8009ac8 <prvInitialiseTaskLists+0x78>)
 8009a9c:	4a05      	ldr	r2, [pc, #20]	@ (8009ab4 <prvInitialiseTaskLists+0x64>)
 8009a9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8009acc <prvInitialiseTaskLists+0x7c>)
 8009aa2:	4a05      	ldr	r2, [pc, #20]	@ (8009ab8 <prvInitialiseTaskLists+0x68>)
 8009aa4:	601a      	str	r2, [r3, #0]
}
 8009aa6:	bf00      	nop
 8009aa8:	3708      	adds	r7, #8
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	20001334 	.word	0x20001334
 8009ab4:	200013c0 	.word	0x200013c0
 8009ab8:	200013d4 	.word	0x200013d4
 8009abc:	200013f0 	.word	0x200013f0
 8009ac0:	20001404 	.word	0x20001404
 8009ac4:	2000141c 	.word	0x2000141c
 8009ac8:	200013e8 	.word	0x200013e8
 8009acc:	200013ec 	.word	0x200013ec

08009ad0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b082      	sub	sp, #8
 8009ad4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009ad6:	e019      	b.n	8009b0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009ad8:	f000 fcbe 	bl	800a458 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009adc:	4b10      	ldr	r3, [pc, #64]	@ (8009b20 <prvCheckTasksWaitingTermination+0x50>)
 8009ade:	68db      	ldr	r3, [r3, #12]
 8009ae0:	68db      	ldr	r3, [r3, #12]
 8009ae2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	3304      	adds	r3, #4
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f7ff fbfb 	bl	80092e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009aee:	4b0d      	ldr	r3, [pc, #52]	@ (8009b24 <prvCheckTasksWaitingTermination+0x54>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	3b01      	subs	r3, #1
 8009af4:	4a0b      	ldr	r2, [pc, #44]	@ (8009b24 <prvCheckTasksWaitingTermination+0x54>)
 8009af6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009af8:	4b0b      	ldr	r3, [pc, #44]	@ (8009b28 <prvCheckTasksWaitingTermination+0x58>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	3b01      	subs	r3, #1
 8009afe:	4a0a      	ldr	r2, [pc, #40]	@ (8009b28 <prvCheckTasksWaitingTermination+0x58>)
 8009b00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009b02:	f000 fcdb 	bl	800a4bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 f810 	bl	8009b2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009b0c:	4b06      	ldr	r3, [pc, #24]	@ (8009b28 <prvCheckTasksWaitingTermination+0x58>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d1e1      	bne.n	8009ad8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009b14:	bf00      	nop
 8009b16:	bf00      	nop
 8009b18:	3708      	adds	r7, #8
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	20001404 	.word	0x20001404
 8009b24:	20001430 	.word	0x20001430
 8009b28:	20001418 	.word	0x20001418

08009b2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b082      	sub	sp, #8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b38:	4618      	mov	r0, r3
 8009b3a:	f000 fe7d 	bl	800a838 <vPortFree>
			vPortFree( pxTCB );
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f000 fe7a 	bl	800a838 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009b44:	bf00      	nop
 8009b46:	3708      	adds	r7, #8
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}

08009b4c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b52:	4b0c      	ldr	r3, [pc, #48]	@ (8009b84 <prvResetNextTaskUnblockTime+0x38>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d104      	bne.n	8009b66 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8009b88 <prvResetNextTaskUnblockTime+0x3c>)
 8009b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b62:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009b64:	e008      	b.n	8009b78 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b66:	4b07      	ldr	r3, [pc, #28]	@ (8009b84 <prvResetNextTaskUnblockTime+0x38>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	68db      	ldr	r3, [r3, #12]
 8009b6c:	68db      	ldr	r3, [r3, #12]
 8009b6e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	685b      	ldr	r3, [r3, #4]
 8009b74:	4a04      	ldr	r2, [pc, #16]	@ (8009b88 <prvResetNextTaskUnblockTime+0x3c>)
 8009b76:	6013      	str	r3, [r2, #0]
}
 8009b78:	bf00      	nop
 8009b7a:	370c      	adds	r7, #12
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b82:	4770      	bx	lr
 8009b84:	200013e8 	.word	0x200013e8
 8009b88:	20001450 	.word	0x20001450

08009b8c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b084      	sub	sp, #16
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8009b96:	f000 fc5f 	bl	800a458 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8009b9a:	4b1e      	ldr	r3, [pc, #120]	@ (8009c14 <ulTaskNotifyTake+0x88>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d113      	bne.n	8009bcc <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8009c14 <ulTaskNotifyTake+0x88>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	2201      	movs	r2, #1
 8009baa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d00b      	beq.n	8009bcc <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009bb4:	2101      	movs	r1, #1
 8009bb6:	6838      	ldr	r0, [r7, #0]
 8009bb8:	f000 fab4 	bl	800a124 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8009bbc:	4b16      	ldr	r3, [pc, #88]	@ (8009c18 <ulTaskNotifyTake+0x8c>)
 8009bbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bc2:	601a      	str	r2, [r3, #0]
 8009bc4:	f3bf 8f4f 	dsb	sy
 8009bc8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009bcc:	f000 fc76 	bl	800a4bc <vPortExitCritical>

		taskENTER_CRITICAL();
 8009bd0:	f000 fc42 	bl	800a458 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8009bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8009c14 <ulTaskNotifyTake+0x88>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bda:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00c      	beq.n	8009bfc <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d004      	beq.n	8009bf2 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8009be8:	4b0a      	ldr	r3, [pc, #40]	@ (8009c14 <ulTaskNotifyTake+0x88>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	2200      	movs	r2, #0
 8009bee:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009bf0:	e004      	b.n	8009bfc <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8009bf2:	4b08      	ldr	r3, [pc, #32]	@ (8009c14 <ulTaskNotifyTake+0x88>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	68fa      	ldr	r2, [r7, #12]
 8009bf8:	3a01      	subs	r2, #1
 8009bfa:	64da      	str	r2, [r3, #76]	@ 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009bfc:	4b05      	ldr	r3, [pc, #20]	@ (8009c14 <ulTaskNotifyTake+0x88>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2200      	movs	r2, #0
 8009c02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8009c06:	f000 fc59 	bl	800a4bc <vPortExitCritical>

		return ulReturn;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
	}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3710      	adds	r7, #16
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}
 8009c14:	20001330 	.word	0x20001330
 8009c18:	e000ed04 	.word	0xe000ed04

08009c1c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b086      	sub	sp, #24
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	607a      	str	r2, [r7, #4]
 8009c28:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8009c2a:	f000 fc15 	bl	800a458 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009c2e:	4b26      	ldr	r3, [pc, #152]	@ (8009cc8 <xTaskNotifyWait+0xac>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009c36:	b2db      	uxtb	r3, r3
 8009c38:	2b02      	cmp	r3, #2
 8009c3a:	d01a      	beq.n	8009c72 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8009c3c:	4b22      	ldr	r3, [pc, #136]	@ (8009cc8 <xTaskNotifyWait+0xac>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009c42:	68fa      	ldr	r2, [r7, #12]
 8009c44:	43d2      	mvns	r2, r2
 8009c46:	400a      	ands	r2, r1
 8009c48:	64da      	str	r2, [r3, #76]	@ 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009c4a:	4b1f      	ldr	r3, [pc, #124]	@ (8009cc8 <xTaskNotifyWait+0xac>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	2201      	movs	r2, #1
 8009c50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d00b      	beq.n	8009c72 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009c5a:	2101      	movs	r1, #1
 8009c5c:	6838      	ldr	r0, [r7, #0]
 8009c5e:	f000 fa61 	bl	800a124 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8009c62:	4b1a      	ldr	r3, [pc, #104]	@ (8009ccc <xTaskNotifyWait+0xb0>)
 8009c64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c68:	601a      	str	r2, [r3, #0]
 8009c6a:	f3bf 8f4f 	dsb	sy
 8009c6e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009c72:	f000 fc23 	bl	800a4bc <vPortExitCritical>

		taskENTER_CRITICAL();
 8009c76:	f000 fbef 	bl	800a458 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d004      	beq.n	8009c8a <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8009c80:	4b11      	ldr	r3, [pc, #68]	@ (8009cc8 <xTaskNotifyWait+0xac>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8009cc8 <xTaskNotifyWait+0xac>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009c92:	b2db      	uxtb	r3, r3
 8009c94:	2b02      	cmp	r3, #2
 8009c96:	d002      	beq.n	8009c9e <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8009c98:	2300      	movs	r3, #0
 8009c9a:	617b      	str	r3, [r7, #20]
 8009c9c:	e008      	b.n	8009cb0 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8009c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8009cc8 <xTaskNotifyWait+0xac>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009ca4:	68ba      	ldr	r2, [r7, #8]
 8009ca6:	43d2      	mvns	r2, r2
 8009ca8:	400a      	ands	r2, r1
 8009caa:	64da      	str	r2, [r3, #76]	@ 0x4c
				xReturn = pdTRUE;
 8009cac:	2301      	movs	r3, #1
 8009cae:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009cb0:	4b05      	ldr	r3, [pc, #20]	@ (8009cc8 <xTaskNotifyWait+0xac>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8009cba:	f000 fbff 	bl	800a4bc <vPortExitCritical>

		return xReturn;
 8009cbe:	697b      	ldr	r3, [r7, #20]
	}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3718      	adds	r7, #24
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}
 8009cc8:	20001330 	.word	0x20001330
 8009ccc:	e000ed04 	.word	0xe000ed04

08009cd0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b08a      	sub	sp, #40	@ 0x28
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	60f8      	str	r0, [r7, #12]
 8009cd8:	60b9      	str	r1, [r7, #8]
 8009cda:	603b      	str	r3, [r7, #0]
 8009cdc:	4613      	mov	r3, r2
 8009cde:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d10b      	bne.n	8009d02 <xTaskGenericNotify+0x32>
	__asm volatile
 8009cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cee:	f383 8811 	msr	BASEPRI, r3
 8009cf2:	f3bf 8f6f 	isb	sy
 8009cf6:	f3bf 8f4f 	dsb	sy
 8009cfa:	61bb      	str	r3, [r7, #24]
}
 8009cfc:	bf00      	nop
 8009cfe:	bf00      	nop
 8009d00:	e7fd      	b.n	8009cfe <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8009d06:	f000 fba7 	bl	800a458 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d003      	beq.n	8009d18 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009d10:	6a3b      	ldr	r3, [r7, #32]
 8009d12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009d18:	6a3b      	ldr	r3, [r7, #32]
 8009d1a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009d1e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009d20:	6a3b      	ldr	r3, [r7, #32]
 8009d22:	2202      	movs	r2, #2
 8009d24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 8009d28:	79fb      	ldrb	r3, [r7, #7]
 8009d2a:	2b04      	cmp	r3, #4
 8009d2c:	d827      	bhi.n	8009d7e <xTaskGenericNotify+0xae>
 8009d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d34 <xTaskGenericNotify+0x64>)
 8009d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d34:	08009da1 	.word	0x08009da1
 8009d38:	08009d49 	.word	0x08009d49
 8009d3c:	08009d57 	.word	0x08009d57
 8009d40:	08009d63 	.word	0x08009d63
 8009d44:	08009d6b 	.word	0x08009d6b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009d48:	6a3b      	ldr	r3, [r7, #32]
 8009d4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	431a      	orrs	r2, r3
 8009d50:	6a3b      	ldr	r3, [r7, #32]
 8009d52:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8009d54:	e027      	b.n	8009da6 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009d56:	6a3b      	ldr	r3, [r7, #32]
 8009d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d5a:	1c5a      	adds	r2, r3, #1
 8009d5c:	6a3b      	ldr	r3, [r7, #32]
 8009d5e:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8009d60:	e021      	b.n	8009da6 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009d62:	6a3b      	ldr	r3, [r7, #32]
 8009d64:	68ba      	ldr	r2, [r7, #8]
 8009d66:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8009d68:	e01d      	b.n	8009da6 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009d6a:	7ffb      	ldrb	r3, [r7, #31]
 8009d6c:	2b02      	cmp	r3, #2
 8009d6e:	d003      	beq.n	8009d78 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009d70:	6a3b      	ldr	r3, [r7, #32]
 8009d72:	68ba      	ldr	r2, [r7, #8]
 8009d74:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009d76:	e016      	b.n	8009da6 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8009d7c:	e013      	b.n	8009da6 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009d7e:	6a3b      	ldr	r3, [r7, #32]
 8009d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d86:	d00d      	beq.n	8009da4 <xTaskGenericNotify+0xd4>
	__asm volatile
 8009d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8c:	f383 8811 	msr	BASEPRI, r3
 8009d90:	f3bf 8f6f 	isb	sy
 8009d94:	f3bf 8f4f 	dsb	sy
 8009d98:	617b      	str	r3, [r7, #20]
}
 8009d9a:	bf00      	nop
 8009d9c:	bf00      	nop
 8009d9e:	e7fd      	b.n	8009d9c <xTaskGenericNotify+0xcc>
					break;
 8009da0:	bf00      	nop
 8009da2:	e000      	b.n	8009da6 <xTaskGenericNotify+0xd6>

					break;
 8009da4:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009da6:	7ffb      	ldrb	r3, [r7, #31]
 8009da8:	2b01      	cmp	r3, #1
 8009daa:	d13a      	bne.n	8009e22 <xTaskGenericNotify+0x152>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009dac:	6a3b      	ldr	r3, [r7, #32]
 8009dae:	3304      	adds	r3, #4
 8009db0:	4618      	mov	r0, r3
 8009db2:	f7ff fa97 	bl	80092e4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8009db6:	6a3b      	ldr	r3, [r7, #32]
 8009db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dba:	2201      	movs	r2, #1
 8009dbc:	409a      	lsls	r2, r3
 8009dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8009e30 <xTaskGenericNotify+0x160>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8009e30 <xTaskGenericNotify+0x160>)
 8009dc6:	6013      	str	r3, [r2, #0]
 8009dc8:	6a3b      	ldr	r3, [r7, #32]
 8009dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dcc:	4613      	mov	r3, r2
 8009dce:	009b      	lsls	r3, r3, #2
 8009dd0:	4413      	add	r3, r2
 8009dd2:	009b      	lsls	r3, r3, #2
 8009dd4:	4a17      	ldr	r2, [pc, #92]	@ (8009e34 <xTaskGenericNotify+0x164>)
 8009dd6:	441a      	add	r2, r3
 8009dd8:	6a3b      	ldr	r3, [r7, #32]
 8009dda:	3304      	adds	r3, #4
 8009ddc:	4619      	mov	r1, r3
 8009dde:	4610      	mov	r0, r2
 8009de0:	f7ff fa23 	bl	800922a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009de4:	6a3b      	ldr	r3, [r7, #32]
 8009de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d00b      	beq.n	8009e04 <xTaskGenericNotify+0x134>
	__asm volatile
 8009dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df0:	f383 8811 	msr	BASEPRI, r3
 8009df4:	f3bf 8f6f 	isb	sy
 8009df8:	f3bf 8f4f 	dsb	sy
 8009dfc:	613b      	str	r3, [r7, #16]
}
 8009dfe:	bf00      	nop
 8009e00:	bf00      	nop
 8009e02:	e7fd      	b.n	8009e00 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e04:	6a3b      	ldr	r3, [r7, #32]
 8009e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e08:	4b0b      	ldr	r3, [pc, #44]	@ (8009e38 <xTaskGenericNotify+0x168>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	d907      	bls.n	8009e22 <xTaskGenericNotify+0x152>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8009e12:	4b0a      	ldr	r3, [pc, #40]	@ (8009e3c <xTaskGenericNotify+0x16c>)
 8009e14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e18:	601a      	str	r2, [r3, #0]
 8009e1a:	f3bf 8f4f 	dsb	sy
 8009e1e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009e22:	f000 fb4b 	bl	800a4bc <vPortExitCritical>

		return xReturn;
 8009e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3728      	adds	r7, #40	@ 0x28
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}
 8009e30:	20001438 	.word	0x20001438
 8009e34:	20001334 	.word	0x20001334
 8009e38:	20001330 	.word	0x20001330
 8009e3c:	e000ed04 	.word	0xe000ed04

08009e40 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b08e      	sub	sp, #56	@ 0x38
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	60f8      	str	r0, [r7, #12]
 8009e48:	60b9      	str	r1, [r7, #8]
 8009e4a:	603b      	str	r3, [r7, #0]
 8009e4c:	4613      	mov	r3, r2
 8009e4e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009e50:	2301      	movs	r3, #1
 8009e52:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d10b      	bne.n	8009e72 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8009e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e5e:	f383 8811 	msr	BASEPRI, r3
 8009e62:	f3bf 8f6f 	isb	sy
 8009e66:	f3bf 8f4f 	dsb	sy
 8009e6a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009e6c:	bf00      	nop
 8009e6e:	bf00      	nop
 8009e70:	e7fd      	b.n	8009e6e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e72:	f000 fbd1 	bl	800a618 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	633b      	str	r3, [r7, #48]	@ 0x30

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009e7a:	f3ef 8211 	mrs	r2, BASEPRI
 8009e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
 8009e8e:	623a      	str	r2, [r7, #32]
 8009e90:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009e92:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d003      	beq.n	8009ea4 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ea6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb0:	2202      	movs	r2, #2
 8009eb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 8009eb6:	79fb      	ldrb	r3, [r7, #7]
 8009eb8:	2b04      	cmp	r3, #4
 8009eba:	d829      	bhi.n	8009f10 <xTaskGenericNotifyFromISR+0xd0>
 8009ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8009ec4 <xTaskGenericNotifyFromISR+0x84>)
 8009ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ec2:	bf00      	nop
 8009ec4:	08009f33 	.word	0x08009f33
 8009ec8:	08009ed9 	.word	0x08009ed9
 8009ecc:	08009ee7 	.word	0x08009ee7
 8009ed0:	08009ef3 	.word	0x08009ef3
 8009ed4:	08009efb 	.word	0x08009efb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	431a      	orrs	r2, r3
 8009ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ee2:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8009ee4:	e028      	b.n	8009f38 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009eea:	1c5a      	adds	r2, r3, #1
 8009eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eee:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8009ef0:	e022      	b.n	8009f38 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef4:	68ba      	ldr	r2, [r7, #8]
 8009ef6:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8009ef8:	e01e      	b.n	8009f38 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009efa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009efe:	2b02      	cmp	r3, #2
 8009f00:	d003      	beq.n	8009f0a <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f04:	68ba      	ldr	r2, [r7, #8]
 8009f06:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009f08:	e016      	b.n	8009f38 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8009f0e:	e013      	b.n	8009f38 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f18:	d00d      	beq.n	8009f36 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 8009f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f1e:	f383 8811 	msr	BASEPRI, r3
 8009f22:	f3bf 8f6f 	isb	sy
 8009f26:	f3bf 8f4f 	dsb	sy
 8009f2a:	61bb      	str	r3, [r7, #24]
}
 8009f2c:	bf00      	nop
 8009f2e:	bf00      	nop
 8009f30:	e7fd      	b.n	8009f2e <xTaskGenericNotifyFromISR+0xee>
					break;
 8009f32:	bf00      	nop
 8009f34:	e000      	b.n	8009f38 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8009f36:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009f38:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d146      	bne.n	8009fce <xTaskGenericNotifyFromISR+0x18e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d00b      	beq.n	8009f60 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8009f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f4c:	f383 8811 	msr	BASEPRI, r3
 8009f50:	f3bf 8f6f 	isb	sy
 8009f54:	f3bf 8f4f 	dsb	sy
 8009f58:	617b      	str	r3, [r7, #20]
}
 8009f5a:	bf00      	nop
 8009f5c:	bf00      	nop
 8009f5e:	e7fd      	b.n	8009f5c <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f60:	4b20      	ldr	r3, [pc, #128]	@ (8009fe4 <xTaskGenericNotifyFromISR+0x1a4>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d11c      	bne.n	8009fa2 <xTaskGenericNotifyFromISR+0x162>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f6a:	3304      	adds	r3, #4
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	f7ff f9b9 	bl	80092e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f76:	2201      	movs	r2, #1
 8009f78:	409a      	lsls	r2, r3
 8009f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8009fe8 <xTaskGenericNotifyFromISR+0x1a8>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	4313      	orrs	r3, r2
 8009f80:	4a19      	ldr	r2, [pc, #100]	@ (8009fe8 <xTaskGenericNotifyFromISR+0x1a8>)
 8009f82:	6013      	str	r3, [r2, #0]
 8009f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f88:	4613      	mov	r3, r2
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	4413      	add	r3, r2
 8009f8e:	009b      	lsls	r3, r3, #2
 8009f90:	4a16      	ldr	r2, [pc, #88]	@ (8009fec <xTaskGenericNotifyFromISR+0x1ac>)
 8009f92:	441a      	add	r2, r3
 8009f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f96:	3304      	adds	r3, #4
 8009f98:	4619      	mov	r1, r3
 8009f9a:	4610      	mov	r0, r2
 8009f9c:	f7ff f945 	bl	800922a <vListInsertEnd>
 8009fa0:	e005      	b.n	8009fae <xTaskGenericNotifyFromISR+0x16e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa4:	3318      	adds	r3, #24
 8009fa6:	4619      	mov	r1, r3
 8009fa8:	4811      	ldr	r0, [pc, #68]	@ (8009ff0 <xTaskGenericNotifyFromISR+0x1b0>)
 8009faa:	f7ff f93e 	bl	800922a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fb2:	4b10      	ldr	r3, [pc, #64]	@ (8009ff4 <xTaskGenericNotifyFromISR+0x1b4>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d908      	bls.n	8009fce <xTaskGenericNotifyFromISR+0x18e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009fbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d002      	beq.n	8009fc8 <xTaskGenericNotifyFromISR+0x188>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009fc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8009ff8 <xTaskGenericNotifyFromISR+0x1b8>)
 8009fca:	2201      	movs	r2, #1
 8009fcc:	601a      	str	r2, [r3, #0]
 8009fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fd0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009fd2:	693b      	ldr	r3, [r7, #16]
 8009fd4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009fd8:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009fda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3738      	adds	r7, #56	@ 0x38
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}
 8009fe4:	20001458 	.word	0x20001458
 8009fe8:	20001438 	.word	0x20001438
 8009fec:	20001334 	.word	0x20001334
 8009ff0:	200013f0 	.word	0x200013f0
 8009ff4:	20001330 	.word	0x20001330
 8009ff8:	20001444 	.word	0x20001444

08009ffc <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b08a      	sub	sp, #40	@ 0x28
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d10b      	bne.n	800a024 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800a00c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a010:	f383 8811 	msr	BASEPRI, r3
 800a014:	f3bf 8f6f 	isb	sy
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	61bb      	str	r3, [r7, #24]
}
 800a01e:	bf00      	nop
 800a020:	bf00      	nop
 800a022:	e7fd      	b.n	800a020 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a024:	f000 faf8 	bl	800a618 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 800a02c:	f3ef 8211 	mrs	r2, BASEPRI
 800a030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a034:	f383 8811 	msr	BASEPRI, r3
 800a038:	f3bf 8f6f 	isb	sy
 800a03c:	f3bf 8f4f 	dsb	sy
 800a040:	617a      	str	r2, [r7, #20]
 800a042:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a044:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a046:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a04e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a052:	2202      	movs	r2, #2
 800a054:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800a058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a05a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a05c:	1c5a      	adds	r2, r3, #1
 800a05e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a060:	64da      	str	r2, [r3, #76]	@ 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a062:	7ffb      	ldrb	r3, [r7, #31]
 800a064:	2b01      	cmp	r3, #1
 800a066:	d146      	bne.n	800a0f6 <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a06a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d00b      	beq.n	800a088 <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 800a070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a074:	f383 8811 	msr	BASEPRI, r3
 800a078:	f3bf 8f6f 	isb	sy
 800a07c:	f3bf 8f4f 	dsb	sy
 800a080:	60fb      	str	r3, [r7, #12]
}
 800a082:	bf00      	nop
 800a084:	bf00      	nop
 800a086:	e7fd      	b.n	800a084 <vTaskNotifyGiveFromISR+0x88>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a088:	4b20      	ldr	r3, [pc, #128]	@ (800a10c <vTaskNotifyGiveFromISR+0x110>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d11c      	bne.n	800a0ca <vTaskNotifyGiveFromISR+0xce>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a092:	3304      	adds	r3, #4
 800a094:	4618      	mov	r0, r3
 800a096:	f7ff f925 	bl	80092e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a09c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a09e:	2201      	movs	r2, #1
 800a0a0:	409a      	lsls	r2, r3
 800a0a2:	4b1b      	ldr	r3, [pc, #108]	@ (800a110 <vTaskNotifyGiveFromISR+0x114>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	4a19      	ldr	r2, [pc, #100]	@ (800a110 <vTaskNotifyGiveFromISR+0x114>)
 800a0aa:	6013      	str	r3, [r2, #0]
 800a0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0b0:	4613      	mov	r3, r2
 800a0b2:	009b      	lsls	r3, r3, #2
 800a0b4:	4413      	add	r3, r2
 800a0b6:	009b      	lsls	r3, r3, #2
 800a0b8:	4a16      	ldr	r2, [pc, #88]	@ (800a114 <vTaskNotifyGiveFromISR+0x118>)
 800a0ba:	441a      	add	r2, r3
 800a0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0be:	3304      	adds	r3, #4
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	4610      	mov	r0, r2
 800a0c4:	f7ff f8b1 	bl	800922a <vListInsertEnd>
 800a0c8:	e005      	b.n	800a0d6 <vTaskNotifyGiveFromISR+0xda>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a0ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0cc:	3318      	adds	r3, #24
 800a0ce:	4619      	mov	r1, r3
 800a0d0:	4811      	ldr	r0, [pc, #68]	@ (800a118 <vTaskNotifyGiveFromISR+0x11c>)
 800a0d2:	f7ff f8aa 	bl	800922a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a0d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0da:	4b10      	ldr	r3, [pc, #64]	@ (800a11c <vTaskNotifyGiveFromISR+0x120>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d908      	bls.n	800a0f6 <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d002      	beq.n	800a0f0 <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800a0f0:	4b0b      	ldr	r3, [pc, #44]	@ (800a120 <vTaskNotifyGiveFromISR+0x124>)
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	601a      	str	r2, [r3, #0]
 800a0f6:	6a3b      	ldr	r3, [r7, #32]
 800a0f8:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	f383 8811 	msr	BASEPRI, r3
}
 800a100:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800a102:	bf00      	nop
 800a104:	3728      	adds	r7, #40	@ 0x28
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	20001458 	.word	0x20001458
 800a110:	20001438 	.word	0x20001438
 800a114:	20001334 	.word	0x20001334
 800a118:	200013f0 	.word	0x200013f0
 800a11c:	20001330 	.word	0x20001330
 800a120:	20001444 	.word	0x20001444

0800a124 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b084      	sub	sp, #16
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
 800a12c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a12e:	4b29      	ldr	r3, [pc, #164]	@ (800a1d4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a134:	4b28      	ldr	r3, [pc, #160]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	3304      	adds	r3, #4
 800a13a:	4618      	mov	r0, r3
 800a13c:	f7ff f8d2 	bl	80092e4 <uxListRemove>
 800a140:	4603      	mov	r3, r0
 800a142:	2b00      	cmp	r3, #0
 800a144:	d10b      	bne.n	800a15e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a146:	4b24      	ldr	r3, [pc, #144]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14c:	2201      	movs	r2, #1
 800a14e:	fa02 f303 	lsl.w	r3, r2, r3
 800a152:	43da      	mvns	r2, r3
 800a154:	4b21      	ldr	r3, [pc, #132]	@ (800a1dc <prvAddCurrentTaskToDelayedList+0xb8>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	4013      	ands	r3, r2
 800a15a:	4a20      	ldr	r2, [pc, #128]	@ (800a1dc <prvAddCurrentTaskToDelayedList+0xb8>)
 800a15c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a164:	d10a      	bne.n	800a17c <prvAddCurrentTaskToDelayedList+0x58>
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d007      	beq.n	800a17c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a16c:	4b1a      	ldr	r3, [pc, #104]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	3304      	adds	r3, #4
 800a172:	4619      	mov	r1, r3
 800a174:	481a      	ldr	r0, [pc, #104]	@ (800a1e0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a176:	f7ff f858 	bl	800922a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a17a:	e026      	b.n	800a1ca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a17c:	68fa      	ldr	r2, [r7, #12]
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	4413      	add	r3, r2
 800a182:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a184:	4b14      	ldr	r3, [pc, #80]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	68ba      	ldr	r2, [r7, #8]
 800a18a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a18c:	68ba      	ldr	r2, [r7, #8]
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	429a      	cmp	r2, r3
 800a192:	d209      	bcs.n	800a1a8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a194:	4b13      	ldr	r3, [pc, #76]	@ (800a1e4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a196:	681a      	ldr	r2, [r3, #0]
 800a198:	4b0f      	ldr	r3, [pc, #60]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	3304      	adds	r3, #4
 800a19e:	4619      	mov	r1, r3
 800a1a0:	4610      	mov	r0, r2
 800a1a2:	f7ff f866 	bl	8009272 <vListInsert>
}
 800a1a6:	e010      	b.n	800a1ca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1a8:	4b0f      	ldr	r3, [pc, #60]	@ (800a1e8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a1aa:	681a      	ldr	r2, [r3, #0]
 800a1ac:	4b0a      	ldr	r3, [pc, #40]	@ (800a1d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	3304      	adds	r3, #4
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	4610      	mov	r0, r2
 800a1b6:	f7ff f85c 	bl	8009272 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a1ba:	4b0c      	ldr	r3, [pc, #48]	@ (800a1ec <prvAddCurrentTaskToDelayedList+0xc8>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	68ba      	ldr	r2, [r7, #8]
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d202      	bcs.n	800a1ca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a1c4:	4a09      	ldr	r2, [pc, #36]	@ (800a1ec <prvAddCurrentTaskToDelayedList+0xc8>)
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	6013      	str	r3, [r2, #0]
}
 800a1ca:	bf00      	nop
 800a1cc:	3710      	adds	r7, #16
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}
 800a1d2:	bf00      	nop
 800a1d4:	20001434 	.word	0x20001434
 800a1d8:	20001330 	.word	0x20001330
 800a1dc:	20001438 	.word	0x20001438
 800a1e0:	2000141c 	.word	0x2000141c
 800a1e4:	200013ec 	.word	0x200013ec
 800a1e8:	200013e8 	.word	0x200013e8
 800a1ec:	20001450 	.word	0x20001450

0800a1f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b085      	sub	sp, #20
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	60f8      	str	r0, [r7, #12]
 800a1f8:	60b9      	str	r1, [r7, #8]
 800a1fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	3b04      	subs	r3, #4
 800a200:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a208:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	3b04      	subs	r3, #4
 800a20e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	f023 0201 	bic.w	r2, r3, #1
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	3b04      	subs	r3, #4
 800a21e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a220:	4a0c      	ldr	r2, [pc, #48]	@ (800a254 <pxPortInitialiseStack+0x64>)
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	3b14      	subs	r3, #20
 800a22a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a22c:	687a      	ldr	r2, [r7, #4]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	3b04      	subs	r3, #4
 800a236:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f06f 0202 	mvn.w	r2, #2
 800a23e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	3b20      	subs	r3, #32
 800a244:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a246:	68fb      	ldr	r3, [r7, #12]
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3714      	adds	r7, #20
 800a24c:	46bd      	mov	sp, r7
 800a24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a252:	4770      	bx	lr
 800a254:	0800a259 	.word	0x0800a259

0800a258 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a258:	b480      	push	{r7}
 800a25a:	b085      	sub	sp, #20
 800a25c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a25e:	2300      	movs	r3, #0
 800a260:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a262:	4b13      	ldr	r3, [pc, #76]	@ (800a2b0 <prvTaskExitError+0x58>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a26a:	d00b      	beq.n	800a284 <prvTaskExitError+0x2c>
	__asm volatile
 800a26c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a270:	f383 8811 	msr	BASEPRI, r3
 800a274:	f3bf 8f6f 	isb	sy
 800a278:	f3bf 8f4f 	dsb	sy
 800a27c:	60fb      	str	r3, [r7, #12]
}
 800a27e:	bf00      	nop
 800a280:	bf00      	nop
 800a282:	e7fd      	b.n	800a280 <prvTaskExitError+0x28>
	__asm volatile
 800a284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a288:	f383 8811 	msr	BASEPRI, r3
 800a28c:	f3bf 8f6f 	isb	sy
 800a290:	f3bf 8f4f 	dsb	sy
 800a294:	60bb      	str	r3, [r7, #8]
}
 800a296:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a298:	bf00      	nop
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d0fc      	beq.n	800a29a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a2a0:	bf00      	nop
 800a2a2:	bf00      	nop
 800a2a4:	3714      	adds	r7, #20
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr
 800a2ae:	bf00      	nop
 800a2b0:	2000000c 	.word	0x2000000c
	...

0800a2c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a2c0:	4b07      	ldr	r3, [pc, #28]	@ (800a2e0 <pxCurrentTCBConst2>)
 800a2c2:	6819      	ldr	r1, [r3, #0]
 800a2c4:	6808      	ldr	r0, [r1, #0]
 800a2c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ca:	f380 8809 	msr	PSP, r0
 800a2ce:	f3bf 8f6f 	isb	sy
 800a2d2:	f04f 0000 	mov.w	r0, #0
 800a2d6:	f380 8811 	msr	BASEPRI, r0
 800a2da:	4770      	bx	lr
 800a2dc:	f3af 8000 	nop.w

0800a2e0 <pxCurrentTCBConst2>:
 800a2e0:	20001330 	.word	0x20001330
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a2e4:	bf00      	nop
 800a2e6:	bf00      	nop

0800a2e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a2e8:	4808      	ldr	r0, [pc, #32]	@ (800a30c <prvPortStartFirstTask+0x24>)
 800a2ea:	6800      	ldr	r0, [r0, #0]
 800a2ec:	6800      	ldr	r0, [r0, #0]
 800a2ee:	f380 8808 	msr	MSP, r0
 800a2f2:	f04f 0000 	mov.w	r0, #0
 800a2f6:	f380 8814 	msr	CONTROL, r0
 800a2fa:	b662      	cpsie	i
 800a2fc:	b661      	cpsie	f
 800a2fe:	f3bf 8f4f 	dsb	sy
 800a302:	f3bf 8f6f 	isb	sy
 800a306:	df00      	svc	0
 800a308:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a30a:	bf00      	nop
 800a30c:	e000ed08 	.word	0xe000ed08

0800a310 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a316:	4b47      	ldr	r3, [pc, #284]	@ (800a434 <xPortStartScheduler+0x124>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4a47      	ldr	r2, [pc, #284]	@ (800a438 <xPortStartScheduler+0x128>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d10b      	bne.n	800a338 <xPortStartScheduler+0x28>
	__asm volatile
 800a320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a324:	f383 8811 	msr	BASEPRI, r3
 800a328:	f3bf 8f6f 	isb	sy
 800a32c:	f3bf 8f4f 	dsb	sy
 800a330:	613b      	str	r3, [r7, #16]
}
 800a332:	bf00      	nop
 800a334:	bf00      	nop
 800a336:	e7fd      	b.n	800a334 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a338:	4b3e      	ldr	r3, [pc, #248]	@ (800a434 <xPortStartScheduler+0x124>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4a3f      	ldr	r2, [pc, #252]	@ (800a43c <xPortStartScheduler+0x12c>)
 800a33e:	4293      	cmp	r3, r2
 800a340:	d10b      	bne.n	800a35a <xPortStartScheduler+0x4a>
	__asm volatile
 800a342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a346:	f383 8811 	msr	BASEPRI, r3
 800a34a:	f3bf 8f6f 	isb	sy
 800a34e:	f3bf 8f4f 	dsb	sy
 800a352:	60fb      	str	r3, [r7, #12]
}
 800a354:	bf00      	nop
 800a356:	bf00      	nop
 800a358:	e7fd      	b.n	800a356 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a35a:	4b39      	ldr	r3, [pc, #228]	@ (800a440 <xPortStartScheduler+0x130>)
 800a35c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	781b      	ldrb	r3, [r3, #0]
 800a362:	b2db      	uxtb	r3, r3
 800a364:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	22ff      	movs	r2, #255	@ 0xff
 800a36a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a36c:	697b      	ldr	r3, [r7, #20]
 800a36e:	781b      	ldrb	r3, [r3, #0]
 800a370:	b2db      	uxtb	r3, r3
 800a372:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a374:	78fb      	ldrb	r3, [r7, #3]
 800a376:	b2db      	uxtb	r3, r3
 800a378:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a37c:	b2da      	uxtb	r2, r3
 800a37e:	4b31      	ldr	r3, [pc, #196]	@ (800a444 <xPortStartScheduler+0x134>)
 800a380:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a382:	4b31      	ldr	r3, [pc, #196]	@ (800a448 <xPortStartScheduler+0x138>)
 800a384:	2207      	movs	r2, #7
 800a386:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a388:	e009      	b.n	800a39e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a38a:	4b2f      	ldr	r3, [pc, #188]	@ (800a448 <xPortStartScheduler+0x138>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	3b01      	subs	r3, #1
 800a390:	4a2d      	ldr	r2, [pc, #180]	@ (800a448 <xPortStartScheduler+0x138>)
 800a392:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a394:	78fb      	ldrb	r3, [r7, #3]
 800a396:	b2db      	uxtb	r3, r3
 800a398:	005b      	lsls	r3, r3, #1
 800a39a:	b2db      	uxtb	r3, r3
 800a39c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a39e:	78fb      	ldrb	r3, [r7, #3]
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3a6:	2b80      	cmp	r3, #128	@ 0x80
 800a3a8:	d0ef      	beq.n	800a38a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a3aa:	4b27      	ldr	r3, [pc, #156]	@ (800a448 <xPortStartScheduler+0x138>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	f1c3 0307 	rsb	r3, r3, #7
 800a3b2:	2b04      	cmp	r3, #4
 800a3b4:	d00b      	beq.n	800a3ce <xPortStartScheduler+0xbe>
	__asm volatile
 800a3b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ba:	f383 8811 	msr	BASEPRI, r3
 800a3be:	f3bf 8f6f 	isb	sy
 800a3c2:	f3bf 8f4f 	dsb	sy
 800a3c6:	60bb      	str	r3, [r7, #8]
}
 800a3c8:	bf00      	nop
 800a3ca:	bf00      	nop
 800a3cc:	e7fd      	b.n	800a3ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a3ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a448 <xPortStartScheduler+0x138>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	021b      	lsls	r3, r3, #8
 800a3d4:	4a1c      	ldr	r2, [pc, #112]	@ (800a448 <xPortStartScheduler+0x138>)
 800a3d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a3d8:	4b1b      	ldr	r3, [pc, #108]	@ (800a448 <xPortStartScheduler+0x138>)
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a3e0:	4a19      	ldr	r2, [pc, #100]	@ (800a448 <xPortStartScheduler+0x138>)
 800a3e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	b2da      	uxtb	r2, r3
 800a3e8:	697b      	ldr	r3, [r7, #20]
 800a3ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a3ec:	4b17      	ldr	r3, [pc, #92]	@ (800a44c <xPortStartScheduler+0x13c>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4a16      	ldr	r2, [pc, #88]	@ (800a44c <xPortStartScheduler+0x13c>)
 800a3f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a3f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a3f8:	4b14      	ldr	r3, [pc, #80]	@ (800a44c <xPortStartScheduler+0x13c>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4a13      	ldr	r2, [pc, #76]	@ (800a44c <xPortStartScheduler+0x13c>)
 800a3fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a402:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a404:	f000 f8da 	bl	800a5bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a408:	4b11      	ldr	r3, [pc, #68]	@ (800a450 <xPortStartScheduler+0x140>)
 800a40a:	2200      	movs	r2, #0
 800a40c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a40e:	f000 f8f9 	bl	800a604 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a412:	4b10      	ldr	r3, [pc, #64]	@ (800a454 <xPortStartScheduler+0x144>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a0f      	ldr	r2, [pc, #60]	@ (800a454 <xPortStartScheduler+0x144>)
 800a418:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a41c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a41e:	f7ff ff63 	bl	800a2e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a422:	f7ff faa1 	bl	8009968 <vTaskSwitchContext>
	prvTaskExitError();
 800a426:	f7ff ff17 	bl	800a258 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a42a:	2300      	movs	r3, #0
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	3718      	adds	r7, #24
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}
 800a434:	e000ed00 	.word	0xe000ed00
 800a438:	410fc271 	.word	0x410fc271
 800a43c:	410fc270 	.word	0x410fc270
 800a440:	e000e400 	.word	0xe000e400
 800a444:	2000145c 	.word	0x2000145c
 800a448:	20001460 	.word	0x20001460
 800a44c:	e000ed20 	.word	0xe000ed20
 800a450:	2000000c 	.word	0x2000000c
 800a454:	e000ef34 	.word	0xe000ef34

0800a458 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
	__asm volatile
 800a45e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a462:	f383 8811 	msr	BASEPRI, r3
 800a466:	f3bf 8f6f 	isb	sy
 800a46a:	f3bf 8f4f 	dsb	sy
 800a46e:	607b      	str	r3, [r7, #4]
}
 800a470:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a472:	4b10      	ldr	r3, [pc, #64]	@ (800a4b4 <vPortEnterCritical+0x5c>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	3301      	adds	r3, #1
 800a478:	4a0e      	ldr	r2, [pc, #56]	@ (800a4b4 <vPortEnterCritical+0x5c>)
 800a47a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a47c:	4b0d      	ldr	r3, [pc, #52]	@ (800a4b4 <vPortEnterCritical+0x5c>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	2b01      	cmp	r3, #1
 800a482:	d110      	bne.n	800a4a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a484:	4b0c      	ldr	r3, [pc, #48]	@ (800a4b8 <vPortEnterCritical+0x60>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	b2db      	uxtb	r3, r3
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d00b      	beq.n	800a4a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a48e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a492:	f383 8811 	msr	BASEPRI, r3
 800a496:	f3bf 8f6f 	isb	sy
 800a49a:	f3bf 8f4f 	dsb	sy
 800a49e:	603b      	str	r3, [r7, #0]
}
 800a4a0:	bf00      	nop
 800a4a2:	bf00      	nop
 800a4a4:	e7fd      	b.n	800a4a2 <vPortEnterCritical+0x4a>
	}
}
 800a4a6:	bf00      	nop
 800a4a8:	370c      	adds	r7, #12
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b0:	4770      	bx	lr
 800a4b2:	bf00      	nop
 800a4b4:	2000000c 	.word	0x2000000c
 800a4b8:	e000ed04 	.word	0xe000ed04

0800a4bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a4c2:	4b12      	ldr	r3, [pc, #72]	@ (800a50c <vPortExitCritical+0x50>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d10b      	bne.n	800a4e2 <vPortExitCritical+0x26>
	__asm volatile
 800a4ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ce:	f383 8811 	msr	BASEPRI, r3
 800a4d2:	f3bf 8f6f 	isb	sy
 800a4d6:	f3bf 8f4f 	dsb	sy
 800a4da:	607b      	str	r3, [r7, #4]
}
 800a4dc:	bf00      	nop
 800a4de:	bf00      	nop
 800a4e0:	e7fd      	b.n	800a4de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a4e2:	4b0a      	ldr	r3, [pc, #40]	@ (800a50c <vPortExitCritical+0x50>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	3b01      	subs	r3, #1
 800a4e8:	4a08      	ldr	r2, [pc, #32]	@ (800a50c <vPortExitCritical+0x50>)
 800a4ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a4ec:	4b07      	ldr	r3, [pc, #28]	@ (800a50c <vPortExitCritical+0x50>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d105      	bne.n	800a500 <vPortExitCritical+0x44>
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	f383 8811 	msr	BASEPRI, r3
}
 800a4fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a500:	bf00      	nop
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr
 800a50c:	2000000c 	.word	0x2000000c

0800a510 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a510:	f3ef 8009 	mrs	r0, PSP
 800a514:	f3bf 8f6f 	isb	sy
 800a518:	4b15      	ldr	r3, [pc, #84]	@ (800a570 <pxCurrentTCBConst>)
 800a51a:	681a      	ldr	r2, [r3, #0]
 800a51c:	f01e 0f10 	tst.w	lr, #16
 800a520:	bf08      	it	eq
 800a522:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a526:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a52a:	6010      	str	r0, [r2, #0]
 800a52c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a530:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a534:	f380 8811 	msr	BASEPRI, r0
 800a538:	f3bf 8f4f 	dsb	sy
 800a53c:	f3bf 8f6f 	isb	sy
 800a540:	f7ff fa12 	bl	8009968 <vTaskSwitchContext>
 800a544:	f04f 0000 	mov.w	r0, #0
 800a548:	f380 8811 	msr	BASEPRI, r0
 800a54c:	bc09      	pop	{r0, r3}
 800a54e:	6819      	ldr	r1, [r3, #0]
 800a550:	6808      	ldr	r0, [r1, #0]
 800a552:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a556:	f01e 0f10 	tst.w	lr, #16
 800a55a:	bf08      	it	eq
 800a55c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a560:	f380 8809 	msr	PSP, r0
 800a564:	f3bf 8f6f 	isb	sy
 800a568:	4770      	bx	lr
 800a56a:	bf00      	nop
 800a56c:	f3af 8000 	nop.w

0800a570 <pxCurrentTCBConst>:
 800a570:	20001330 	.word	0x20001330
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a574:	bf00      	nop
 800a576:	bf00      	nop

0800a578 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b082      	sub	sp, #8
 800a57c:	af00      	add	r7, sp, #0
	__asm volatile
 800a57e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a582:	f383 8811 	msr	BASEPRI, r3
 800a586:	f3bf 8f6f 	isb	sy
 800a58a:	f3bf 8f4f 	dsb	sy
 800a58e:	607b      	str	r3, [r7, #4]
}
 800a590:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a592:	f7ff f92f 	bl	80097f4 <xTaskIncrementTick>
 800a596:	4603      	mov	r3, r0
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d003      	beq.n	800a5a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a59c:	4b06      	ldr	r3, [pc, #24]	@ (800a5b8 <SysTick_Handler+0x40>)
 800a59e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5a2:	601a      	str	r2, [r3, #0]
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	f383 8811 	msr	BASEPRI, r3
}
 800a5ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a5b0:	bf00      	nop
 800a5b2:	3708      	adds	r7, #8
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}
 800a5b8:	e000ed04 	.word	0xe000ed04

0800a5bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a5bc:	b480      	push	{r7}
 800a5be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a5c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a5f0 <vPortSetupTimerInterrupt+0x34>)
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a5c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a5f4 <vPortSetupTimerInterrupt+0x38>)
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a5cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a5f8 <vPortSetupTimerInterrupt+0x3c>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	4a0a      	ldr	r2, [pc, #40]	@ (800a5fc <vPortSetupTimerInterrupt+0x40>)
 800a5d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a5d6:	099b      	lsrs	r3, r3, #6
 800a5d8:	4a09      	ldr	r2, [pc, #36]	@ (800a600 <vPortSetupTimerInterrupt+0x44>)
 800a5da:	3b01      	subs	r3, #1
 800a5dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a5de:	4b04      	ldr	r3, [pc, #16]	@ (800a5f0 <vPortSetupTimerInterrupt+0x34>)
 800a5e0:	2207      	movs	r2, #7
 800a5e2:	601a      	str	r2, [r3, #0]
}
 800a5e4:	bf00      	nop
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop
 800a5f0:	e000e010 	.word	0xe000e010
 800a5f4:	e000e018 	.word	0xe000e018
 800a5f8:	20000000 	.word	0x20000000
 800a5fc:	10624dd3 	.word	0x10624dd3
 800a600:	e000e014 	.word	0xe000e014

0800a604 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a604:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a614 <vPortEnableVFP+0x10>
 800a608:	6801      	ldr	r1, [r0, #0]
 800a60a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a60e:	6001      	str	r1, [r0, #0]
 800a610:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a612:	bf00      	nop
 800a614:	e000ed88 	.word	0xe000ed88

0800a618 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a618:	b480      	push	{r7}
 800a61a:	b085      	sub	sp, #20
 800a61c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a61e:	f3ef 8305 	mrs	r3, IPSR
 800a622:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2b0f      	cmp	r3, #15
 800a628:	d915      	bls.n	800a656 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a62a:	4a18      	ldr	r2, [pc, #96]	@ (800a68c <vPortValidateInterruptPriority+0x74>)
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	4413      	add	r3, r2
 800a630:	781b      	ldrb	r3, [r3, #0]
 800a632:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a634:	4b16      	ldr	r3, [pc, #88]	@ (800a690 <vPortValidateInterruptPriority+0x78>)
 800a636:	781b      	ldrb	r3, [r3, #0]
 800a638:	7afa      	ldrb	r2, [r7, #11]
 800a63a:	429a      	cmp	r2, r3
 800a63c:	d20b      	bcs.n	800a656 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a63e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a642:	f383 8811 	msr	BASEPRI, r3
 800a646:	f3bf 8f6f 	isb	sy
 800a64a:	f3bf 8f4f 	dsb	sy
 800a64e:	607b      	str	r3, [r7, #4]
}
 800a650:	bf00      	nop
 800a652:	bf00      	nop
 800a654:	e7fd      	b.n	800a652 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a656:	4b0f      	ldr	r3, [pc, #60]	@ (800a694 <vPortValidateInterruptPriority+0x7c>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a65e:	4b0e      	ldr	r3, [pc, #56]	@ (800a698 <vPortValidateInterruptPriority+0x80>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	429a      	cmp	r2, r3
 800a664:	d90b      	bls.n	800a67e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a66a:	f383 8811 	msr	BASEPRI, r3
 800a66e:	f3bf 8f6f 	isb	sy
 800a672:	f3bf 8f4f 	dsb	sy
 800a676:	603b      	str	r3, [r7, #0]
}
 800a678:	bf00      	nop
 800a67a:	bf00      	nop
 800a67c:	e7fd      	b.n	800a67a <vPortValidateInterruptPriority+0x62>
	}
 800a67e:	bf00      	nop
 800a680:	3714      	adds	r7, #20
 800a682:	46bd      	mov	sp, r7
 800a684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a688:	4770      	bx	lr
 800a68a:	bf00      	nop
 800a68c:	e000e3f0 	.word	0xe000e3f0
 800a690:	2000145c 	.word	0x2000145c
 800a694:	e000ed0c 	.word	0xe000ed0c
 800a698:	20001460 	.word	0x20001460

0800a69c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b08a      	sub	sp, #40	@ 0x28
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a6a8:	f7fe fff8 	bl	800969c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a6ac:	4b5c      	ldr	r3, [pc, #368]	@ (800a820 <pvPortMalloc+0x184>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d101      	bne.n	800a6b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a6b4:	f000 f924 	bl	800a900 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a6b8:	4b5a      	ldr	r3, [pc, #360]	@ (800a824 <pvPortMalloc+0x188>)
 800a6ba:	681a      	ldr	r2, [r3, #0]
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	4013      	ands	r3, r2
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	f040 8095 	bne.w	800a7f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d01e      	beq.n	800a70a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a6cc:	2208      	movs	r2, #8
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	4413      	add	r3, r2
 800a6d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f003 0307 	and.w	r3, r3, #7
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d015      	beq.n	800a70a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	f023 0307 	bic.w	r3, r3, #7
 800a6e4:	3308      	adds	r3, #8
 800a6e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f003 0307 	and.w	r3, r3, #7
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d00b      	beq.n	800a70a <pvPortMalloc+0x6e>
	__asm volatile
 800a6f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6f6:	f383 8811 	msr	BASEPRI, r3
 800a6fa:	f3bf 8f6f 	isb	sy
 800a6fe:	f3bf 8f4f 	dsb	sy
 800a702:	617b      	str	r3, [r7, #20]
}
 800a704:	bf00      	nop
 800a706:	bf00      	nop
 800a708:	e7fd      	b.n	800a706 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d06f      	beq.n	800a7f0 <pvPortMalloc+0x154>
 800a710:	4b45      	ldr	r3, [pc, #276]	@ (800a828 <pvPortMalloc+0x18c>)
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	429a      	cmp	r2, r3
 800a718:	d86a      	bhi.n	800a7f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a71a:	4b44      	ldr	r3, [pc, #272]	@ (800a82c <pvPortMalloc+0x190>)
 800a71c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a71e:	4b43      	ldr	r3, [pc, #268]	@ (800a82c <pvPortMalloc+0x190>)
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a724:	e004      	b.n	800a730 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a728:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a732:	685b      	ldr	r3, [r3, #4]
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	429a      	cmp	r2, r3
 800a738:	d903      	bls.n	800a742 <pvPortMalloc+0xa6>
 800a73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d1f1      	bne.n	800a726 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a742:	4b37      	ldr	r3, [pc, #220]	@ (800a820 <pvPortMalloc+0x184>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a748:	429a      	cmp	r2, r3
 800a74a:	d051      	beq.n	800a7f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a74c:	6a3b      	ldr	r3, [r7, #32]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	2208      	movs	r2, #8
 800a752:	4413      	add	r3, r2
 800a754:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a758:	681a      	ldr	r2, [r3, #0]
 800a75a:	6a3b      	ldr	r3, [r7, #32]
 800a75c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a760:	685a      	ldr	r2, [r3, #4]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	1ad2      	subs	r2, r2, r3
 800a766:	2308      	movs	r3, #8
 800a768:	005b      	lsls	r3, r3, #1
 800a76a:	429a      	cmp	r2, r3
 800a76c:	d920      	bls.n	800a7b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a76e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	4413      	add	r3, r2
 800a774:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a776:	69bb      	ldr	r3, [r7, #24]
 800a778:	f003 0307 	and.w	r3, r3, #7
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d00b      	beq.n	800a798 <pvPortMalloc+0xfc>
	__asm volatile
 800a780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a784:	f383 8811 	msr	BASEPRI, r3
 800a788:	f3bf 8f6f 	isb	sy
 800a78c:	f3bf 8f4f 	dsb	sy
 800a790:	613b      	str	r3, [r7, #16]
}
 800a792:	bf00      	nop
 800a794:	bf00      	nop
 800a796:	e7fd      	b.n	800a794 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a79a:	685a      	ldr	r2, [r3, #4]
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	1ad2      	subs	r2, r2, r3
 800a7a0:	69bb      	ldr	r3, [r7, #24]
 800a7a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7a6:	687a      	ldr	r2, [r7, #4]
 800a7a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a7aa:	69b8      	ldr	r0, [r7, #24]
 800a7ac:	f000 f90a 	bl	800a9c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a7b0:	4b1d      	ldr	r3, [pc, #116]	@ (800a828 <pvPortMalloc+0x18c>)
 800a7b2:	681a      	ldr	r2, [r3, #0]
 800a7b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b6:	685b      	ldr	r3, [r3, #4]
 800a7b8:	1ad3      	subs	r3, r2, r3
 800a7ba:	4a1b      	ldr	r2, [pc, #108]	@ (800a828 <pvPortMalloc+0x18c>)
 800a7bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a7be:	4b1a      	ldr	r3, [pc, #104]	@ (800a828 <pvPortMalloc+0x18c>)
 800a7c0:	681a      	ldr	r2, [r3, #0]
 800a7c2:	4b1b      	ldr	r3, [pc, #108]	@ (800a830 <pvPortMalloc+0x194>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	429a      	cmp	r2, r3
 800a7c8:	d203      	bcs.n	800a7d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a7ca:	4b17      	ldr	r3, [pc, #92]	@ (800a828 <pvPortMalloc+0x18c>)
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	4a18      	ldr	r2, [pc, #96]	@ (800a830 <pvPortMalloc+0x194>)
 800a7d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a7d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d4:	685a      	ldr	r2, [r3, #4]
 800a7d6:	4b13      	ldr	r3, [pc, #76]	@ (800a824 <pvPortMalloc+0x188>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	431a      	orrs	r2, r3
 800a7dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a7e6:	4b13      	ldr	r3, [pc, #76]	@ (800a834 <pvPortMalloc+0x198>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	4a11      	ldr	r2, [pc, #68]	@ (800a834 <pvPortMalloc+0x198>)
 800a7ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a7f0:	f7fe ff62 	bl	80096b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7f4:	69fb      	ldr	r3, [r7, #28]
 800a7f6:	f003 0307 	and.w	r3, r3, #7
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d00b      	beq.n	800a816 <pvPortMalloc+0x17a>
	__asm volatile
 800a7fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a802:	f383 8811 	msr	BASEPRI, r3
 800a806:	f3bf 8f6f 	isb	sy
 800a80a:	f3bf 8f4f 	dsb	sy
 800a80e:	60fb      	str	r3, [r7, #12]
}
 800a810:	bf00      	nop
 800a812:	bf00      	nop
 800a814:	e7fd      	b.n	800a812 <pvPortMalloc+0x176>
	return pvReturn;
 800a816:	69fb      	ldr	r3, [r7, #28]
}
 800a818:	4618      	mov	r0, r3
 800a81a:	3728      	adds	r7, #40	@ 0x28
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	20003b7c 	.word	0x20003b7c
 800a824:	20003b90 	.word	0x20003b90
 800a828:	20003b80 	.word	0x20003b80
 800a82c:	20003b74 	.word	0x20003b74
 800a830:	20003b84 	.word	0x20003b84
 800a834:	20003b88 	.word	0x20003b88

0800a838 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b086      	sub	sp, #24
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d04f      	beq.n	800a8ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a84a:	2308      	movs	r3, #8
 800a84c:	425b      	negs	r3, r3
 800a84e:	697a      	ldr	r2, [r7, #20]
 800a850:	4413      	add	r3, r2
 800a852:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a854:	697b      	ldr	r3, [r7, #20]
 800a856:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	685a      	ldr	r2, [r3, #4]
 800a85c:	4b25      	ldr	r3, [pc, #148]	@ (800a8f4 <vPortFree+0xbc>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	4013      	ands	r3, r2
 800a862:	2b00      	cmp	r3, #0
 800a864:	d10b      	bne.n	800a87e <vPortFree+0x46>
	__asm volatile
 800a866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a86a:	f383 8811 	msr	BASEPRI, r3
 800a86e:	f3bf 8f6f 	isb	sy
 800a872:	f3bf 8f4f 	dsb	sy
 800a876:	60fb      	str	r3, [r7, #12]
}
 800a878:	bf00      	nop
 800a87a:	bf00      	nop
 800a87c:	e7fd      	b.n	800a87a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a87e:	693b      	ldr	r3, [r7, #16]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d00b      	beq.n	800a89e <vPortFree+0x66>
	__asm volatile
 800a886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a88a:	f383 8811 	msr	BASEPRI, r3
 800a88e:	f3bf 8f6f 	isb	sy
 800a892:	f3bf 8f4f 	dsb	sy
 800a896:	60bb      	str	r3, [r7, #8]
}
 800a898:	bf00      	nop
 800a89a:	bf00      	nop
 800a89c:	e7fd      	b.n	800a89a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a89e:	693b      	ldr	r3, [r7, #16]
 800a8a0:	685a      	ldr	r2, [r3, #4]
 800a8a2:	4b14      	ldr	r3, [pc, #80]	@ (800a8f4 <vPortFree+0xbc>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	4013      	ands	r3, r2
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d01e      	beq.n	800a8ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a8ac:	693b      	ldr	r3, [r7, #16]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d11a      	bne.n	800a8ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a8b4:	693b      	ldr	r3, [r7, #16]
 800a8b6:	685a      	ldr	r2, [r3, #4]
 800a8b8:	4b0e      	ldr	r3, [pc, #56]	@ (800a8f4 <vPortFree+0xbc>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	43db      	mvns	r3, r3
 800a8be:	401a      	ands	r2, r3
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a8c4:	f7fe feea 	bl	800969c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	685a      	ldr	r2, [r3, #4]
 800a8cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a8f8 <vPortFree+0xc0>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	4a09      	ldr	r2, [pc, #36]	@ (800a8f8 <vPortFree+0xc0>)
 800a8d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a8d6:	6938      	ldr	r0, [r7, #16]
 800a8d8:	f000 f874 	bl	800a9c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a8dc:	4b07      	ldr	r3, [pc, #28]	@ (800a8fc <vPortFree+0xc4>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	3301      	adds	r3, #1
 800a8e2:	4a06      	ldr	r2, [pc, #24]	@ (800a8fc <vPortFree+0xc4>)
 800a8e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a8e6:	f7fe fee7 	bl	80096b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a8ea:	bf00      	nop
 800a8ec:	3718      	adds	r7, #24
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}
 800a8f2:	bf00      	nop
 800a8f4:	20003b90 	.word	0x20003b90
 800a8f8:	20003b80 	.word	0x20003b80
 800a8fc:	20003b8c 	.word	0x20003b8c

0800a900 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a900:	b480      	push	{r7}
 800a902:	b085      	sub	sp, #20
 800a904:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a906:	f242 7310 	movw	r3, #10000	@ 0x2710
 800a90a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a90c:	4b27      	ldr	r3, [pc, #156]	@ (800a9ac <prvHeapInit+0xac>)
 800a90e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	f003 0307 	and.w	r3, r3, #7
 800a916:	2b00      	cmp	r3, #0
 800a918:	d00c      	beq.n	800a934 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	3307      	adds	r3, #7
 800a91e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	f023 0307 	bic.w	r3, r3, #7
 800a926:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a928:	68ba      	ldr	r2, [r7, #8]
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	1ad3      	subs	r3, r2, r3
 800a92e:	4a1f      	ldr	r2, [pc, #124]	@ (800a9ac <prvHeapInit+0xac>)
 800a930:	4413      	add	r3, r2
 800a932:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a938:	4a1d      	ldr	r2, [pc, #116]	@ (800a9b0 <prvHeapInit+0xb0>)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a93e:	4b1c      	ldr	r3, [pc, #112]	@ (800a9b0 <prvHeapInit+0xb0>)
 800a940:	2200      	movs	r2, #0
 800a942:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	68ba      	ldr	r2, [r7, #8]
 800a948:	4413      	add	r3, r2
 800a94a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a94c:	2208      	movs	r2, #8
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	1a9b      	subs	r3, r3, r2
 800a952:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	f023 0307 	bic.w	r3, r3, #7
 800a95a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	4a15      	ldr	r2, [pc, #84]	@ (800a9b4 <prvHeapInit+0xb4>)
 800a960:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a962:	4b14      	ldr	r3, [pc, #80]	@ (800a9b4 <prvHeapInit+0xb4>)
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	2200      	movs	r2, #0
 800a968:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a96a:	4b12      	ldr	r3, [pc, #72]	@ (800a9b4 <prvHeapInit+0xb4>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2200      	movs	r2, #0
 800a970:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	68fa      	ldr	r2, [r7, #12]
 800a97a:	1ad2      	subs	r2, r2, r3
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a980:	4b0c      	ldr	r3, [pc, #48]	@ (800a9b4 <prvHeapInit+0xb4>)
 800a982:	681a      	ldr	r2, [r3, #0]
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	685b      	ldr	r3, [r3, #4]
 800a98c:	4a0a      	ldr	r2, [pc, #40]	@ (800a9b8 <prvHeapInit+0xb8>)
 800a98e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	4a09      	ldr	r2, [pc, #36]	@ (800a9bc <prvHeapInit+0xbc>)
 800a996:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a998:	4b09      	ldr	r3, [pc, #36]	@ (800a9c0 <prvHeapInit+0xc0>)
 800a99a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a99e:	601a      	str	r2, [r3, #0]
}
 800a9a0:	bf00      	nop
 800a9a2:	3714      	adds	r7, #20
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr
 800a9ac:	20001464 	.word	0x20001464
 800a9b0:	20003b74 	.word	0x20003b74
 800a9b4:	20003b7c 	.word	0x20003b7c
 800a9b8:	20003b84 	.word	0x20003b84
 800a9bc:	20003b80 	.word	0x20003b80
 800a9c0:	20003b90 	.word	0x20003b90

0800a9c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	b085      	sub	sp, #20
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a9cc:	4b28      	ldr	r3, [pc, #160]	@ (800aa70 <prvInsertBlockIntoFreeList+0xac>)
 800a9ce:	60fb      	str	r3, [r7, #12]
 800a9d0:	e002      	b.n	800a9d8 <prvInsertBlockIntoFreeList+0x14>
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	60fb      	str	r3, [r7, #12]
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	687a      	ldr	r2, [r7, #4]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d8f7      	bhi.n	800a9d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	685b      	ldr	r3, [r3, #4]
 800a9ea:	68ba      	ldr	r2, [r7, #8]
 800a9ec:	4413      	add	r3, r2
 800a9ee:	687a      	ldr	r2, [r7, #4]
 800a9f0:	429a      	cmp	r2, r3
 800a9f2:	d108      	bne.n	800aa06 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	685a      	ldr	r2, [r3, #4]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	685b      	ldr	r3, [r3, #4]
 800a9fc:	441a      	add	r2, r3
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	68ba      	ldr	r2, [r7, #8]
 800aa10:	441a      	add	r2, r3
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	429a      	cmp	r2, r3
 800aa18:	d118      	bne.n	800aa4c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	4b15      	ldr	r3, [pc, #84]	@ (800aa74 <prvInsertBlockIntoFreeList+0xb0>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d00d      	beq.n	800aa42 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	685a      	ldr	r2, [r3, #4]
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	685b      	ldr	r3, [r3, #4]
 800aa30:	441a      	add	r2, r3
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	681a      	ldr	r2, [r3, #0]
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	601a      	str	r2, [r3, #0]
 800aa40:	e008      	b.n	800aa54 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aa42:	4b0c      	ldr	r3, [pc, #48]	@ (800aa74 <prvInsertBlockIntoFreeList+0xb0>)
 800aa44:	681a      	ldr	r2, [r3, #0]
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	601a      	str	r2, [r3, #0]
 800aa4a:	e003      	b.n	800aa54 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681a      	ldr	r2, [r3, #0]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d002      	beq.n	800aa62 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	687a      	ldr	r2, [r7, #4]
 800aa60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa62:	bf00      	nop
 800aa64:	3714      	adds	r7, #20
 800aa66:	46bd      	mov	sp, r7
 800aa68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6c:	4770      	bx	lr
 800aa6e:	bf00      	nop
 800aa70:	20003b74 	.word	0x20003b74
 800aa74:	20003b7c 	.word	0x20003b7c

0800aa78 <__cvt>:
 800aa78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa7c:	ec57 6b10 	vmov	r6, r7, d0
 800aa80:	2f00      	cmp	r7, #0
 800aa82:	460c      	mov	r4, r1
 800aa84:	4619      	mov	r1, r3
 800aa86:	463b      	mov	r3, r7
 800aa88:	bfbb      	ittet	lt
 800aa8a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800aa8e:	461f      	movlt	r7, r3
 800aa90:	2300      	movge	r3, #0
 800aa92:	232d      	movlt	r3, #45	@ 0x2d
 800aa94:	700b      	strb	r3, [r1, #0]
 800aa96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa98:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800aa9c:	4691      	mov	r9, r2
 800aa9e:	f023 0820 	bic.w	r8, r3, #32
 800aaa2:	bfbc      	itt	lt
 800aaa4:	4632      	movlt	r2, r6
 800aaa6:	4616      	movlt	r6, r2
 800aaa8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aaac:	d005      	beq.n	800aaba <__cvt+0x42>
 800aaae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aab2:	d100      	bne.n	800aab6 <__cvt+0x3e>
 800aab4:	3401      	adds	r4, #1
 800aab6:	2102      	movs	r1, #2
 800aab8:	e000      	b.n	800aabc <__cvt+0x44>
 800aaba:	2103      	movs	r1, #3
 800aabc:	ab03      	add	r3, sp, #12
 800aabe:	9301      	str	r3, [sp, #4]
 800aac0:	ab02      	add	r3, sp, #8
 800aac2:	9300      	str	r3, [sp, #0]
 800aac4:	ec47 6b10 	vmov	d0, r6, r7
 800aac8:	4653      	mov	r3, sl
 800aaca:	4622      	mov	r2, r4
 800aacc:	f001 f988 	bl	800bde0 <_dtoa_r>
 800aad0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aad4:	4605      	mov	r5, r0
 800aad6:	d119      	bne.n	800ab0c <__cvt+0x94>
 800aad8:	f019 0f01 	tst.w	r9, #1
 800aadc:	d00e      	beq.n	800aafc <__cvt+0x84>
 800aade:	eb00 0904 	add.w	r9, r0, r4
 800aae2:	2200      	movs	r2, #0
 800aae4:	2300      	movs	r3, #0
 800aae6:	4630      	mov	r0, r6
 800aae8:	4639      	mov	r1, r7
 800aaea:	f7f6 f815 	bl	8000b18 <__aeabi_dcmpeq>
 800aaee:	b108      	cbz	r0, 800aaf4 <__cvt+0x7c>
 800aaf0:	f8cd 900c 	str.w	r9, [sp, #12]
 800aaf4:	2230      	movs	r2, #48	@ 0x30
 800aaf6:	9b03      	ldr	r3, [sp, #12]
 800aaf8:	454b      	cmp	r3, r9
 800aafa:	d31e      	bcc.n	800ab3a <__cvt+0xc2>
 800aafc:	9b03      	ldr	r3, [sp, #12]
 800aafe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab00:	1b5b      	subs	r3, r3, r5
 800ab02:	4628      	mov	r0, r5
 800ab04:	6013      	str	r3, [r2, #0]
 800ab06:	b004      	add	sp, #16
 800ab08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ab10:	eb00 0904 	add.w	r9, r0, r4
 800ab14:	d1e5      	bne.n	800aae2 <__cvt+0x6a>
 800ab16:	7803      	ldrb	r3, [r0, #0]
 800ab18:	2b30      	cmp	r3, #48	@ 0x30
 800ab1a:	d10a      	bne.n	800ab32 <__cvt+0xba>
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	2300      	movs	r3, #0
 800ab20:	4630      	mov	r0, r6
 800ab22:	4639      	mov	r1, r7
 800ab24:	f7f5 fff8 	bl	8000b18 <__aeabi_dcmpeq>
 800ab28:	b918      	cbnz	r0, 800ab32 <__cvt+0xba>
 800ab2a:	f1c4 0401 	rsb	r4, r4, #1
 800ab2e:	f8ca 4000 	str.w	r4, [sl]
 800ab32:	f8da 3000 	ldr.w	r3, [sl]
 800ab36:	4499      	add	r9, r3
 800ab38:	e7d3      	b.n	800aae2 <__cvt+0x6a>
 800ab3a:	1c59      	adds	r1, r3, #1
 800ab3c:	9103      	str	r1, [sp, #12]
 800ab3e:	701a      	strb	r2, [r3, #0]
 800ab40:	e7d9      	b.n	800aaf6 <__cvt+0x7e>

0800ab42 <__exponent>:
 800ab42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab44:	2900      	cmp	r1, #0
 800ab46:	bfba      	itte	lt
 800ab48:	4249      	neglt	r1, r1
 800ab4a:	232d      	movlt	r3, #45	@ 0x2d
 800ab4c:	232b      	movge	r3, #43	@ 0x2b
 800ab4e:	2909      	cmp	r1, #9
 800ab50:	7002      	strb	r2, [r0, #0]
 800ab52:	7043      	strb	r3, [r0, #1]
 800ab54:	dd29      	ble.n	800abaa <__exponent+0x68>
 800ab56:	f10d 0307 	add.w	r3, sp, #7
 800ab5a:	461d      	mov	r5, r3
 800ab5c:	270a      	movs	r7, #10
 800ab5e:	461a      	mov	r2, r3
 800ab60:	fbb1 f6f7 	udiv	r6, r1, r7
 800ab64:	fb07 1416 	mls	r4, r7, r6, r1
 800ab68:	3430      	adds	r4, #48	@ 0x30
 800ab6a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ab6e:	460c      	mov	r4, r1
 800ab70:	2c63      	cmp	r4, #99	@ 0x63
 800ab72:	f103 33ff 	add.w	r3, r3, #4294967295
 800ab76:	4631      	mov	r1, r6
 800ab78:	dcf1      	bgt.n	800ab5e <__exponent+0x1c>
 800ab7a:	3130      	adds	r1, #48	@ 0x30
 800ab7c:	1e94      	subs	r4, r2, #2
 800ab7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ab82:	1c41      	adds	r1, r0, #1
 800ab84:	4623      	mov	r3, r4
 800ab86:	42ab      	cmp	r3, r5
 800ab88:	d30a      	bcc.n	800aba0 <__exponent+0x5e>
 800ab8a:	f10d 0309 	add.w	r3, sp, #9
 800ab8e:	1a9b      	subs	r3, r3, r2
 800ab90:	42ac      	cmp	r4, r5
 800ab92:	bf88      	it	hi
 800ab94:	2300      	movhi	r3, #0
 800ab96:	3302      	adds	r3, #2
 800ab98:	4403      	add	r3, r0
 800ab9a:	1a18      	subs	r0, r3, r0
 800ab9c:	b003      	add	sp, #12
 800ab9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aba0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800aba4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800aba8:	e7ed      	b.n	800ab86 <__exponent+0x44>
 800abaa:	2330      	movs	r3, #48	@ 0x30
 800abac:	3130      	adds	r1, #48	@ 0x30
 800abae:	7083      	strb	r3, [r0, #2]
 800abb0:	70c1      	strb	r1, [r0, #3]
 800abb2:	1d03      	adds	r3, r0, #4
 800abb4:	e7f1      	b.n	800ab9a <__exponent+0x58>
	...

0800abb8 <_printf_float>:
 800abb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abbc:	b08d      	sub	sp, #52	@ 0x34
 800abbe:	460c      	mov	r4, r1
 800abc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800abc4:	4616      	mov	r6, r2
 800abc6:	461f      	mov	r7, r3
 800abc8:	4605      	mov	r5, r0
 800abca:	f000 fff3 	bl	800bbb4 <_localeconv_r>
 800abce:	6803      	ldr	r3, [r0, #0]
 800abd0:	9304      	str	r3, [sp, #16]
 800abd2:	4618      	mov	r0, r3
 800abd4:	f7f5 fb74 	bl	80002c0 <strlen>
 800abd8:	2300      	movs	r3, #0
 800abda:	930a      	str	r3, [sp, #40]	@ 0x28
 800abdc:	f8d8 3000 	ldr.w	r3, [r8]
 800abe0:	9005      	str	r0, [sp, #20]
 800abe2:	3307      	adds	r3, #7
 800abe4:	f023 0307 	bic.w	r3, r3, #7
 800abe8:	f103 0208 	add.w	r2, r3, #8
 800abec:	f894 a018 	ldrb.w	sl, [r4, #24]
 800abf0:	f8d4 b000 	ldr.w	fp, [r4]
 800abf4:	f8c8 2000 	str.w	r2, [r8]
 800abf8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800abfc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ac00:	9307      	str	r3, [sp, #28]
 800ac02:	f8cd 8018 	str.w	r8, [sp, #24]
 800ac06:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ac0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac0e:	4b9c      	ldr	r3, [pc, #624]	@ (800ae80 <_printf_float+0x2c8>)
 800ac10:	f04f 32ff 	mov.w	r2, #4294967295
 800ac14:	f7f5 ffb2 	bl	8000b7c <__aeabi_dcmpun>
 800ac18:	bb70      	cbnz	r0, 800ac78 <_printf_float+0xc0>
 800ac1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac1e:	4b98      	ldr	r3, [pc, #608]	@ (800ae80 <_printf_float+0x2c8>)
 800ac20:	f04f 32ff 	mov.w	r2, #4294967295
 800ac24:	f7f5 ff8c 	bl	8000b40 <__aeabi_dcmple>
 800ac28:	bb30      	cbnz	r0, 800ac78 <_printf_float+0xc0>
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	4640      	mov	r0, r8
 800ac30:	4649      	mov	r1, r9
 800ac32:	f7f5 ff7b 	bl	8000b2c <__aeabi_dcmplt>
 800ac36:	b110      	cbz	r0, 800ac3e <_printf_float+0x86>
 800ac38:	232d      	movs	r3, #45	@ 0x2d
 800ac3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac3e:	4a91      	ldr	r2, [pc, #580]	@ (800ae84 <_printf_float+0x2cc>)
 800ac40:	4b91      	ldr	r3, [pc, #580]	@ (800ae88 <_printf_float+0x2d0>)
 800ac42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ac46:	bf94      	ite	ls
 800ac48:	4690      	movls	r8, r2
 800ac4a:	4698      	movhi	r8, r3
 800ac4c:	2303      	movs	r3, #3
 800ac4e:	6123      	str	r3, [r4, #16]
 800ac50:	f02b 0304 	bic.w	r3, fp, #4
 800ac54:	6023      	str	r3, [r4, #0]
 800ac56:	f04f 0900 	mov.w	r9, #0
 800ac5a:	9700      	str	r7, [sp, #0]
 800ac5c:	4633      	mov	r3, r6
 800ac5e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ac60:	4621      	mov	r1, r4
 800ac62:	4628      	mov	r0, r5
 800ac64:	f000 f9d2 	bl	800b00c <_printf_common>
 800ac68:	3001      	adds	r0, #1
 800ac6a:	f040 808d 	bne.w	800ad88 <_printf_float+0x1d0>
 800ac6e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac72:	b00d      	add	sp, #52	@ 0x34
 800ac74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac78:	4642      	mov	r2, r8
 800ac7a:	464b      	mov	r3, r9
 800ac7c:	4640      	mov	r0, r8
 800ac7e:	4649      	mov	r1, r9
 800ac80:	f7f5 ff7c 	bl	8000b7c <__aeabi_dcmpun>
 800ac84:	b140      	cbz	r0, 800ac98 <_printf_float+0xe0>
 800ac86:	464b      	mov	r3, r9
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	bfbc      	itt	lt
 800ac8c:	232d      	movlt	r3, #45	@ 0x2d
 800ac8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ac92:	4a7e      	ldr	r2, [pc, #504]	@ (800ae8c <_printf_float+0x2d4>)
 800ac94:	4b7e      	ldr	r3, [pc, #504]	@ (800ae90 <_printf_float+0x2d8>)
 800ac96:	e7d4      	b.n	800ac42 <_printf_float+0x8a>
 800ac98:	6863      	ldr	r3, [r4, #4]
 800ac9a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ac9e:	9206      	str	r2, [sp, #24]
 800aca0:	1c5a      	adds	r2, r3, #1
 800aca2:	d13b      	bne.n	800ad1c <_printf_float+0x164>
 800aca4:	2306      	movs	r3, #6
 800aca6:	6063      	str	r3, [r4, #4]
 800aca8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800acac:	2300      	movs	r3, #0
 800acae:	6022      	str	r2, [r4, #0]
 800acb0:	9303      	str	r3, [sp, #12]
 800acb2:	ab0a      	add	r3, sp, #40	@ 0x28
 800acb4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800acb8:	ab09      	add	r3, sp, #36	@ 0x24
 800acba:	9300      	str	r3, [sp, #0]
 800acbc:	6861      	ldr	r1, [r4, #4]
 800acbe:	ec49 8b10 	vmov	d0, r8, r9
 800acc2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800acc6:	4628      	mov	r0, r5
 800acc8:	f7ff fed6 	bl	800aa78 <__cvt>
 800accc:	9b06      	ldr	r3, [sp, #24]
 800acce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800acd0:	2b47      	cmp	r3, #71	@ 0x47
 800acd2:	4680      	mov	r8, r0
 800acd4:	d129      	bne.n	800ad2a <_printf_float+0x172>
 800acd6:	1cc8      	adds	r0, r1, #3
 800acd8:	db02      	blt.n	800ace0 <_printf_float+0x128>
 800acda:	6863      	ldr	r3, [r4, #4]
 800acdc:	4299      	cmp	r1, r3
 800acde:	dd41      	ble.n	800ad64 <_printf_float+0x1ac>
 800ace0:	f1aa 0a02 	sub.w	sl, sl, #2
 800ace4:	fa5f fa8a 	uxtb.w	sl, sl
 800ace8:	3901      	subs	r1, #1
 800acea:	4652      	mov	r2, sl
 800acec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800acf0:	9109      	str	r1, [sp, #36]	@ 0x24
 800acf2:	f7ff ff26 	bl	800ab42 <__exponent>
 800acf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800acf8:	1813      	adds	r3, r2, r0
 800acfa:	2a01      	cmp	r2, #1
 800acfc:	4681      	mov	r9, r0
 800acfe:	6123      	str	r3, [r4, #16]
 800ad00:	dc02      	bgt.n	800ad08 <_printf_float+0x150>
 800ad02:	6822      	ldr	r2, [r4, #0]
 800ad04:	07d2      	lsls	r2, r2, #31
 800ad06:	d501      	bpl.n	800ad0c <_printf_float+0x154>
 800ad08:	3301      	adds	r3, #1
 800ad0a:	6123      	str	r3, [r4, #16]
 800ad0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d0a2      	beq.n	800ac5a <_printf_float+0xa2>
 800ad14:	232d      	movs	r3, #45	@ 0x2d
 800ad16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad1a:	e79e      	b.n	800ac5a <_printf_float+0xa2>
 800ad1c:	9a06      	ldr	r2, [sp, #24]
 800ad1e:	2a47      	cmp	r2, #71	@ 0x47
 800ad20:	d1c2      	bne.n	800aca8 <_printf_float+0xf0>
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d1c0      	bne.n	800aca8 <_printf_float+0xf0>
 800ad26:	2301      	movs	r3, #1
 800ad28:	e7bd      	b.n	800aca6 <_printf_float+0xee>
 800ad2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ad2e:	d9db      	bls.n	800ace8 <_printf_float+0x130>
 800ad30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ad34:	d118      	bne.n	800ad68 <_printf_float+0x1b0>
 800ad36:	2900      	cmp	r1, #0
 800ad38:	6863      	ldr	r3, [r4, #4]
 800ad3a:	dd0b      	ble.n	800ad54 <_printf_float+0x19c>
 800ad3c:	6121      	str	r1, [r4, #16]
 800ad3e:	b913      	cbnz	r3, 800ad46 <_printf_float+0x18e>
 800ad40:	6822      	ldr	r2, [r4, #0]
 800ad42:	07d0      	lsls	r0, r2, #31
 800ad44:	d502      	bpl.n	800ad4c <_printf_float+0x194>
 800ad46:	3301      	adds	r3, #1
 800ad48:	440b      	add	r3, r1
 800ad4a:	6123      	str	r3, [r4, #16]
 800ad4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ad4e:	f04f 0900 	mov.w	r9, #0
 800ad52:	e7db      	b.n	800ad0c <_printf_float+0x154>
 800ad54:	b913      	cbnz	r3, 800ad5c <_printf_float+0x1a4>
 800ad56:	6822      	ldr	r2, [r4, #0]
 800ad58:	07d2      	lsls	r2, r2, #31
 800ad5a:	d501      	bpl.n	800ad60 <_printf_float+0x1a8>
 800ad5c:	3302      	adds	r3, #2
 800ad5e:	e7f4      	b.n	800ad4a <_printf_float+0x192>
 800ad60:	2301      	movs	r3, #1
 800ad62:	e7f2      	b.n	800ad4a <_printf_float+0x192>
 800ad64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ad68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad6a:	4299      	cmp	r1, r3
 800ad6c:	db05      	blt.n	800ad7a <_printf_float+0x1c2>
 800ad6e:	6823      	ldr	r3, [r4, #0]
 800ad70:	6121      	str	r1, [r4, #16]
 800ad72:	07d8      	lsls	r0, r3, #31
 800ad74:	d5ea      	bpl.n	800ad4c <_printf_float+0x194>
 800ad76:	1c4b      	adds	r3, r1, #1
 800ad78:	e7e7      	b.n	800ad4a <_printf_float+0x192>
 800ad7a:	2900      	cmp	r1, #0
 800ad7c:	bfd4      	ite	le
 800ad7e:	f1c1 0202 	rsble	r2, r1, #2
 800ad82:	2201      	movgt	r2, #1
 800ad84:	4413      	add	r3, r2
 800ad86:	e7e0      	b.n	800ad4a <_printf_float+0x192>
 800ad88:	6823      	ldr	r3, [r4, #0]
 800ad8a:	055a      	lsls	r2, r3, #21
 800ad8c:	d407      	bmi.n	800ad9e <_printf_float+0x1e6>
 800ad8e:	6923      	ldr	r3, [r4, #16]
 800ad90:	4642      	mov	r2, r8
 800ad92:	4631      	mov	r1, r6
 800ad94:	4628      	mov	r0, r5
 800ad96:	47b8      	blx	r7
 800ad98:	3001      	adds	r0, #1
 800ad9a:	d12b      	bne.n	800adf4 <_printf_float+0x23c>
 800ad9c:	e767      	b.n	800ac6e <_printf_float+0xb6>
 800ad9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ada2:	f240 80dd 	bls.w	800af60 <_printf_float+0x3a8>
 800ada6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800adaa:	2200      	movs	r2, #0
 800adac:	2300      	movs	r3, #0
 800adae:	f7f5 feb3 	bl	8000b18 <__aeabi_dcmpeq>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	d033      	beq.n	800ae1e <_printf_float+0x266>
 800adb6:	4a37      	ldr	r2, [pc, #220]	@ (800ae94 <_printf_float+0x2dc>)
 800adb8:	2301      	movs	r3, #1
 800adba:	4631      	mov	r1, r6
 800adbc:	4628      	mov	r0, r5
 800adbe:	47b8      	blx	r7
 800adc0:	3001      	adds	r0, #1
 800adc2:	f43f af54 	beq.w	800ac6e <_printf_float+0xb6>
 800adc6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800adca:	4543      	cmp	r3, r8
 800adcc:	db02      	blt.n	800add4 <_printf_float+0x21c>
 800adce:	6823      	ldr	r3, [r4, #0]
 800add0:	07d8      	lsls	r0, r3, #31
 800add2:	d50f      	bpl.n	800adf4 <_printf_float+0x23c>
 800add4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800add8:	4631      	mov	r1, r6
 800adda:	4628      	mov	r0, r5
 800addc:	47b8      	blx	r7
 800adde:	3001      	adds	r0, #1
 800ade0:	f43f af45 	beq.w	800ac6e <_printf_float+0xb6>
 800ade4:	f04f 0900 	mov.w	r9, #0
 800ade8:	f108 38ff 	add.w	r8, r8, #4294967295
 800adec:	f104 0a1a 	add.w	sl, r4, #26
 800adf0:	45c8      	cmp	r8, r9
 800adf2:	dc09      	bgt.n	800ae08 <_printf_float+0x250>
 800adf4:	6823      	ldr	r3, [r4, #0]
 800adf6:	079b      	lsls	r3, r3, #30
 800adf8:	f100 8103 	bmi.w	800b002 <_printf_float+0x44a>
 800adfc:	68e0      	ldr	r0, [r4, #12]
 800adfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae00:	4298      	cmp	r0, r3
 800ae02:	bfb8      	it	lt
 800ae04:	4618      	movlt	r0, r3
 800ae06:	e734      	b.n	800ac72 <_printf_float+0xba>
 800ae08:	2301      	movs	r3, #1
 800ae0a:	4652      	mov	r2, sl
 800ae0c:	4631      	mov	r1, r6
 800ae0e:	4628      	mov	r0, r5
 800ae10:	47b8      	blx	r7
 800ae12:	3001      	adds	r0, #1
 800ae14:	f43f af2b 	beq.w	800ac6e <_printf_float+0xb6>
 800ae18:	f109 0901 	add.w	r9, r9, #1
 800ae1c:	e7e8      	b.n	800adf0 <_printf_float+0x238>
 800ae1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	dc39      	bgt.n	800ae98 <_printf_float+0x2e0>
 800ae24:	4a1b      	ldr	r2, [pc, #108]	@ (800ae94 <_printf_float+0x2dc>)
 800ae26:	2301      	movs	r3, #1
 800ae28:	4631      	mov	r1, r6
 800ae2a:	4628      	mov	r0, r5
 800ae2c:	47b8      	blx	r7
 800ae2e:	3001      	adds	r0, #1
 800ae30:	f43f af1d 	beq.w	800ac6e <_printf_float+0xb6>
 800ae34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ae38:	ea59 0303 	orrs.w	r3, r9, r3
 800ae3c:	d102      	bne.n	800ae44 <_printf_float+0x28c>
 800ae3e:	6823      	ldr	r3, [r4, #0]
 800ae40:	07d9      	lsls	r1, r3, #31
 800ae42:	d5d7      	bpl.n	800adf4 <_printf_float+0x23c>
 800ae44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae48:	4631      	mov	r1, r6
 800ae4a:	4628      	mov	r0, r5
 800ae4c:	47b8      	blx	r7
 800ae4e:	3001      	adds	r0, #1
 800ae50:	f43f af0d 	beq.w	800ac6e <_printf_float+0xb6>
 800ae54:	f04f 0a00 	mov.w	sl, #0
 800ae58:	f104 0b1a 	add.w	fp, r4, #26
 800ae5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae5e:	425b      	negs	r3, r3
 800ae60:	4553      	cmp	r3, sl
 800ae62:	dc01      	bgt.n	800ae68 <_printf_float+0x2b0>
 800ae64:	464b      	mov	r3, r9
 800ae66:	e793      	b.n	800ad90 <_printf_float+0x1d8>
 800ae68:	2301      	movs	r3, #1
 800ae6a:	465a      	mov	r2, fp
 800ae6c:	4631      	mov	r1, r6
 800ae6e:	4628      	mov	r0, r5
 800ae70:	47b8      	blx	r7
 800ae72:	3001      	adds	r0, #1
 800ae74:	f43f aefb 	beq.w	800ac6e <_printf_float+0xb6>
 800ae78:	f10a 0a01 	add.w	sl, sl, #1
 800ae7c:	e7ee      	b.n	800ae5c <_printf_float+0x2a4>
 800ae7e:	bf00      	nop
 800ae80:	7fefffff 	.word	0x7fefffff
 800ae84:	0800f928 	.word	0x0800f928
 800ae88:	0800f92c 	.word	0x0800f92c
 800ae8c:	0800f930 	.word	0x0800f930
 800ae90:	0800f934 	.word	0x0800f934
 800ae94:	0800f938 	.word	0x0800f938
 800ae98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ae9e:	4553      	cmp	r3, sl
 800aea0:	bfa8      	it	ge
 800aea2:	4653      	movge	r3, sl
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	4699      	mov	r9, r3
 800aea8:	dc36      	bgt.n	800af18 <_printf_float+0x360>
 800aeaa:	f04f 0b00 	mov.w	fp, #0
 800aeae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aeb2:	f104 021a 	add.w	r2, r4, #26
 800aeb6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aeb8:	9306      	str	r3, [sp, #24]
 800aeba:	eba3 0309 	sub.w	r3, r3, r9
 800aebe:	455b      	cmp	r3, fp
 800aec0:	dc31      	bgt.n	800af26 <_printf_float+0x36e>
 800aec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aec4:	459a      	cmp	sl, r3
 800aec6:	dc3a      	bgt.n	800af3e <_printf_float+0x386>
 800aec8:	6823      	ldr	r3, [r4, #0]
 800aeca:	07da      	lsls	r2, r3, #31
 800aecc:	d437      	bmi.n	800af3e <_printf_float+0x386>
 800aece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aed0:	ebaa 0903 	sub.w	r9, sl, r3
 800aed4:	9b06      	ldr	r3, [sp, #24]
 800aed6:	ebaa 0303 	sub.w	r3, sl, r3
 800aeda:	4599      	cmp	r9, r3
 800aedc:	bfa8      	it	ge
 800aede:	4699      	movge	r9, r3
 800aee0:	f1b9 0f00 	cmp.w	r9, #0
 800aee4:	dc33      	bgt.n	800af4e <_printf_float+0x396>
 800aee6:	f04f 0800 	mov.w	r8, #0
 800aeea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aeee:	f104 0b1a 	add.w	fp, r4, #26
 800aef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aef4:	ebaa 0303 	sub.w	r3, sl, r3
 800aef8:	eba3 0309 	sub.w	r3, r3, r9
 800aefc:	4543      	cmp	r3, r8
 800aefe:	f77f af79 	ble.w	800adf4 <_printf_float+0x23c>
 800af02:	2301      	movs	r3, #1
 800af04:	465a      	mov	r2, fp
 800af06:	4631      	mov	r1, r6
 800af08:	4628      	mov	r0, r5
 800af0a:	47b8      	blx	r7
 800af0c:	3001      	adds	r0, #1
 800af0e:	f43f aeae 	beq.w	800ac6e <_printf_float+0xb6>
 800af12:	f108 0801 	add.w	r8, r8, #1
 800af16:	e7ec      	b.n	800aef2 <_printf_float+0x33a>
 800af18:	4642      	mov	r2, r8
 800af1a:	4631      	mov	r1, r6
 800af1c:	4628      	mov	r0, r5
 800af1e:	47b8      	blx	r7
 800af20:	3001      	adds	r0, #1
 800af22:	d1c2      	bne.n	800aeaa <_printf_float+0x2f2>
 800af24:	e6a3      	b.n	800ac6e <_printf_float+0xb6>
 800af26:	2301      	movs	r3, #1
 800af28:	4631      	mov	r1, r6
 800af2a:	4628      	mov	r0, r5
 800af2c:	9206      	str	r2, [sp, #24]
 800af2e:	47b8      	blx	r7
 800af30:	3001      	adds	r0, #1
 800af32:	f43f ae9c 	beq.w	800ac6e <_printf_float+0xb6>
 800af36:	9a06      	ldr	r2, [sp, #24]
 800af38:	f10b 0b01 	add.w	fp, fp, #1
 800af3c:	e7bb      	b.n	800aeb6 <_printf_float+0x2fe>
 800af3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af42:	4631      	mov	r1, r6
 800af44:	4628      	mov	r0, r5
 800af46:	47b8      	blx	r7
 800af48:	3001      	adds	r0, #1
 800af4a:	d1c0      	bne.n	800aece <_printf_float+0x316>
 800af4c:	e68f      	b.n	800ac6e <_printf_float+0xb6>
 800af4e:	9a06      	ldr	r2, [sp, #24]
 800af50:	464b      	mov	r3, r9
 800af52:	4442      	add	r2, r8
 800af54:	4631      	mov	r1, r6
 800af56:	4628      	mov	r0, r5
 800af58:	47b8      	blx	r7
 800af5a:	3001      	adds	r0, #1
 800af5c:	d1c3      	bne.n	800aee6 <_printf_float+0x32e>
 800af5e:	e686      	b.n	800ac6e <_printf_float+0xb6>
 800af60:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800af64:	f1ba 0f01 	cmp.w	sl, #1
 800af68:	dc01      	bgt.n	800af6e <_printf_float+0x3b6>
 800af6a:	07db      	lsls	r3, r3, #31
 800af6c:	d536      	bpl.n	800afdc <_printf_float+0x424>
 800af6e:	2301      	movs	r3, #1
 800af70:	4642      	mov	r2, r8
 800af72:	4631      	mov	r1, r6
 800af74:	4628      	mov	r0, r5
 800af76:	47b8      	blx	r7
 800af78:	3001      	adds	r0, #1
 800af7a:	f43f ae78 	beq.w	800ac6e <_printf_float+0xb6>
 800af7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af82:	4631      	mov	r1, r6
 800af84:	4628      	mov	r0, r5
 800af86:	47b8      	blx	r7
 800af88:	3001      	adds	r0, #1
 800af8a:	f43f ae70 	beq.w	800ac6e <_printf_float+0xb6>
 800af8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800af92:	2200      	movs	r2, #0
 800af94:	2300      	movs	r3, #0
 800af96:	f10a 3aff 	add.w	sl, sl, #4294967295
 800af9a:	f7f5 fdbd 	bl	8000b18 <__aeabi_dcmpeq>
 800af9e:	b9c0      	cbnz	r0, 800afd2 <_printf_float+0x41a>
 800afa0:	4653      	mov	r3, sl
 800afa2:	f108 0201 	add.w	r2, r8, #1
 800afa6:	4631      	mov	r1, r6
 800afa8:	4628      	mov	r0, r5
 800afaa:	47b8      	blx	r7
 800afac:	3001      	adds	r0, #1
 800afae:	d10c      	bne.n	800afca <_printf_float+0x412>
 800afb0:	e65d      	b.n	800ac6e <_printf_float+0xb6>
 800afb2:	2301      	movs	r3, #1
 800afb4:	465a      	mov	r2, fp
 800afb6:	4631      	mov	r1, r6
 800afb8:	4628      	mov	r0, r5
 800afba:	47b8      	blx	r7
 800afbc:	3001      	adds	r0, #1
 800afbe:	f43f ae56 	beq.w	800ac6e <_printf_float+0xb6>
 800afc2:	f108 0801 	add.w	r8, r8, #1
 800afc6:	45d0      	cmp	r8, sl
 800afc8:	dbf3      	blt.n	800afb2 <_printf_float+0x3fa>
 800afca:	464b      	mov	r3, r9
 800afcc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800afd0:	e6df      	b.n	800ad92 <_printf_float+0x1da>
 800afd2:	f04f 0800 	mov.w	r8, #0
 800afd6:	f104 0b1a 	add.w	fp, r4, #26
 800afda:	e7f4      	b.n	800afc6 <_printf_float+0x40e>
 800afdc:	2301      	movs	r3, #1
 800afde:	4642      	mov	r2, r8
 800afe0:	e7e1      	b.n	800afa6 <_printf_float+0x3ee>
 800afe2:	2301      	movs	r3, #1
 800afe4:	464a      	mov	r2, r9
 800afe6:	4631      	mov	r1, r6
 800afe8:	4628      	mov	r0, r5
 800afea:	47b8      	blx	r7
 800afec:	3001      	adds	r0, #1
 800afee:	f43f ae3e 	beq.w	800ac6e <_printf_float+0xb6>
 800aff2:	f108 0801 	add.w	r8, r8, #1
 800aff6:	68e3      	ldr	r3, [r4, #12]
 800aff8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800affa:	1a5b      	subs	r3, r3, r1
 800affc:	4543      	cmp	r3, r8
 800affe:	dcf0      	bgt.n	800afe2 <_printf_float+0x42a>
 800b000:	e6fc      	b.n	800adfc <_printf_float+0x244>
 800b002:	f04f 0800 	mov.w	r8, #0
 800b006:	f104 0919 	add.w	r9, r4, #25
 800b00a:	e7f4      	b.n	800aff6 <_printf_float+0x43e>

0800b00c <_printf_common>:
 800b00c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b010:	4616      	mov	r6, r2
 800b012:	4698      	mov	r8, r3
 800b014:	688a      	ldr	r2, [r1, #8]
 800b016:	690b      	ldr	r3, [r1, #16]
 800b018:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b01c:	4293      	cmp	r3, r2
 800b01e:	bfb8      	it	lt
 800b020:	4613      	movlt	r3, r2
 800b022:	6033      	str	r3, [r6, #0]
 800b024:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b028:	4607      	mov	r7, r0
 800b02a:	460c      	mov	r4, r1
 800b02c:	b10a      	cbz	r2, 800b032 <_printf_common+0x26>
 800b02e:	3301      	adds	r3, #1
 800b030:	6033      	str	r3, [r6, #0]
 800b032:	6823      	ldr	r3, [r4, #0]
 800b034:	0699      	lsls	r1, r3, #26
 800b036:	bf42      	ittt	mi
 800b038:	6833      	ldrmi	r3, [r6, #0]
 800b03a:	3302      	addmi	r3, #2
 800b03c:	6033      	strmi	r3, [r6, #0]
 800b03e:	6825      	ldr	r5, [r4, #0]
 800b040:	f015 0506 	ands.w	r5, r5, #6
 800b044:	d106      	bne.n	800b054 <_printf_common+0x48>
 800b046:	f104 0a19 	add.w	sl, r4, #25
 800b04a:	68e3      	ldr	r3, [r4, #12]
 800b04c:	6832      	ldr	r2, [r6, #0]
 800b04e:	1a9b      	subs	r3, r3, r2
 800b050:	42ab      	cmp	r3, r5
 800b052:	dc26      	bgt.n	800b0a2 <_printf_common+0x96>
 800b054:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b058:	6822      	ldr	r2, [r4, #0]
 800b05a:	3b00      	subs	r3, #0
 800b05c:	bf18      	it	ne
 800b05e:	2301      	movne	r3, #1
 800b060:	0692      	lsls	r2, r2, #26
 800b062:	d42b      	bmi.n	800b0bc <_printf_common+0xb0>
 800b064:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b068:	4641      	mov	r1, r8
 800b06a:	4638      	mov	r0, r7
 800b06c:	47c8      	blx	r9
 800b06e:	3001      	adds	r0, #1
 800b070:	d01e      	beq.n	800b0b0 <_printf_common+0xa4>
 800b072:	6823      	ldr	r3, [r4, #0]
 800b074:	6922      	ldr	r2, [r4, #16]
 800b076:	f003 0306 	and.w	r3, r3, #6
 800b07a:	2b04      	cmp	r3, #4
 800b07c:	bf02      	ittt	eq
 800b07e:	68e5      	ldreq	r5, [r4, #12]
 800b080:	6833      	ldreq	r3, [r6, #0]
 800b082:	1aed      	subeq	r5, r5, r3
 800b084:	68a3      	ldr	r3, [r4, #8]
 800b086:	bf0c      	ite	eq
 800b088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b08c:	2500      	movne	r5, #0
 800b08e:	4293      	cmp	r3, r2
 800b090:	bfc4      	itt	gt
 800b092:	1a9b      	subgt	r3, r3, r2
 800b094:	18ed      	addgt	r5, r5, r3
 800b096:	2600      	movs	r6, #0
 800b098:	341a      	adds	r4, #26
 800b09a:	42b5      	cmp	r5, r6
 800b09c:	d11a      	bne.n	800b0d4 <_printf_common+0xc8>
 800b09e:	2000      	movs	r0, #0
 800b0a0:	e008      	b.n	800b0b4 <_printf_common+0xa8>
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	4652      	mov	r2, sl
 800b0a6:	4641      	mov	r1, r8
 800b0a8:	4638      	mov	r0, r7
 800b0aa:	47c8      	blx	r9
 800b0ac:	3001      	adds	r0, #1
 800b0ae:	d103      	bne.n	800b0b8 <_printf_common+0xac>
 800b0b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b0b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0b8:	3501      	adds	r5, #1
 800b0ba:	e7c6      	b.n	800b04a <_printf_common+0x3e>
 800b0bc:	18e1      	adds	r1, r4, r3
 800b0be:	1c5a      	adds	r2, r3, #1
 800b0c0:	2030      	movs	r0, #48	@ 0x30
 800b0c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b0c6:	4422      	add	r2, r4
 800b0c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b0cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b0d0:	3302      	adds	r3, #2
 800b0d2:	e7c7      	b.n	800b064 <_printf_common+0x58>
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	4622      	mov	r2, r4
 800b0d8:	4641      	mov	r1, r8
 800b0da:	4638      	mov	r0, r7
 800b0dc:	47c8      	blx	r9
 800b0de:	3001      	adds	r0, #1
 800b0e0:	d0e6      	beq.n	800b0b0 <_printf_common+0xa4>
 800b0e2:	3601      	adds	r6, #1
 800b0e4:	e7d9      	b.n	800b09a <_printf_common+0x8e>
	...

0800b0e8 <_printf_i>:
 800b0e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0ec:	7e0f      	ldrb	r7, [r1, #24]
 800b0ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b0f0:	2f78      	cmp	r7, #120	@ 0x78
 800b0f2:	4691      	mov	r9, r2
 800b0f4:	4680      	mov	r8, r0
 800b0f6:	460c      	mov	r4, r1
 800b0f8:	469a      	mov	sl, r3
 800b0fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b0fe:	d807      	bhi.n	800b110 <_printf_i+0x28>
 800b100:	2f62      	cmp	r7, #98	@ 0x62
 800b102:	d80a      	bhi.n	800b11a <_printf_i+0x32>
 800b104:	2f00      	cmp	r7, #0
 800b106:	f000 80d2 	beq.w	800b2ae <_printf_i+0x1c6>
 800b10a:	2f58      	cmp	r7, #88	@ 0x58
 800b10c:	f000 80b9 	beq.w	800b282 <_printf_i+0x19a>
 800b110:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b114:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b118:	e03a      	b.n	800b190 <_printf_i+0xa8>
 800b11a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b11e:	2b15      	cmp	r3, #21
 800b120:	d8f6      	bhi.n	800b110 <_printf_i+0x28>
 800b122:	a101      	add	r1, pc, #4	@ (adr r1, 800b128 <_printf_i+0x40>)
 800b124:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b128:	0800b181 	.word	0x0800b181
 800b12c:	0800b195 	.word	0x0800b195
 800b130:	0800b111 	.word	0x0800b111
 800b134:	0800b111 	.word	0x0800b111
 800b138:	0800b111 	.word	0x0800b111
 800b13c:	0800b111 	.word	0x0800b111
 800b140:	0800b195 	.word	0x0800b195
 800b144:	0800b111 	.word	0x0800b111
 800b148:	0800b111 	.word	0x0800b111
 800b14c:	0800b111 	.word	0x0800b111
 800b150:	0800b111 	.word	0x0800b111
 800b154:	0800b295 	.word	0x0800b295
 800b158:	0800b1bf 	.word	0x0800b1bf
 800b15c:	0800b24f 	.word	0x0800b24f
 800b160:	0800b111 	.word	0x0800b111
 800b164:	0800b111 	.word	0x0800b111
 800b168:	0800b2b7 	.word	0x0800b2b7
 800b16c:	0800b111 	.word	0x0800b111
 800b170:	0800b1bf 	.word	0x0800b1bf
 800b174:	0800b111 	.word	0x0800b111
 800b178:	0800b111 	.word	0x0800b111
 800b17c:	0800b257 	.word	0x0800b257
 800b180:	6833      	ldr	r3, [r6, #0]
 800b182:	1d1a      	adds	r2, r3, #4
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	6032      	str	r2, [r6, #0]
 800b188:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b18c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b190:	2301      	movs	r3, #1
 800b192:	e09d      	b.n	800b2d0 <_printf_i+0x1e8>
 800b194:	6833      	ldr	r3, [r6, #0]
 800b196:	6820      	ldr	r0, [r4, #0]
 800b198:	1d19      	adds	r1, r3, #4
 800b19a:	6031      	str	r1, [r6, #0]
 800b19c:	0606      	lsls	r6, r0, #24
 800b19e:	d501      	bpl.n	800b1a4 <_printf_i+0xbc>
 800b1a0:	681d      	ldr	r5, [r3, #0]
 800b1a2:	e003      	b.n	800b1ac <_printf_i+0xc4>
 800b1a4:	0645      	lsls	r5, r0, #25
 800b1a6:	d5fb      	bpl.n	800b1a0 <_printf_i+0xb8>
 800b1a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b1ac:	2d00      	cmp	r5, #0
 800b1ae:	da03      	bge.n	800b1b8 <_printf_i+0xd0>
 800b1b0:	232d      	movs	r3, #45	@ 0x2d
 800b1b2:	426d      	negs	r5, r5
 800b1b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1b8:	4859      	ldr	r0, [pc, #356]	@ (800b320 <_printf_i+0x238>)
 800b1ba:	230a      	movs	r3, #10
 800b1bc:	e011      	b.n	800b1e2 <_printf_i+0xfa>
 800b1be:	6821      	ldr	r1, [r4, #0]
 800b1c0:	6833      	ldr	r3, [r6, #0]
 800b1c2:	0608      	lsls	r0, r1, #24
 800b1c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b1c8:	d402      	bmi.n	800b1d0 <_printf_i+0xe8>
 800b1ca:	0649      	lsls	r1, r1, #25
 800b1cc:	bf48      	it	mi
 800b1ce:	b2ad      	uxthmi	r5, r5
 800b1d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b1d2:	4853      	ldr	r0, [pc, #332]	@ (800b320 <_printf_i+0x238>)
 800b1d4:	6033      	str	r3, [r6, #0]
 800b1d6:	bf14      	ite	ne
 800b1d8:	230a      	movne	r3, #10
 800b1da:	2308      	moveq	r3, #8
 800b1dc:	2100      	movs	r1, #0
 800b1de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b1e2:	6866      	ldr	r6, [r4, #4]
 800b1e4:	60a6      	str	r6, [r4, #8]
 800b1e6:	2e00      	cmp	r6, #0
 800b1e8:	bfa2      	ittt	ge
 800b1ea:	6821      	ldrge	r1, [r4, #0]
 800b1ec:	f021 0104 	bicge.w	r1, r1, #4
 800b1f0:	6021      	strge	r1, [r4, #0]
 800b1f2:	b90d      	cbnz	r5, 800b1f8 <_printf_i+0x110>
 800b1f4:	2e00      	cmp	r6, #0
 800b1f6:	d04b      	beq.n	800b290 <_printf_i+0x1a8>
 800b1f8:	4616      	mov	r6, r2
 800b1fa:	fbb5 f1f3 	udiv	r1, r5, r3
 800b1fe:	fb03 5711 	mls	r7, r3, r1, r5
 800b202:	5dc7      	ldrb	r7, [r0, r7]
 800b204:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b208:	462f      	mov	r7, r5
 800b20a:	42bb      	cmp	r3, r7
 800b20c:	460d      	mov	r5, r1
 800b20e:	d9f4      	bls.n	800b1fa <_printf_i+0x112>
 800b210:	2b08      	cmp	r3, #8
 800b212:	d10b      	bne.n	800b22c <_printf_i+0x144>
 800b214:	6823      	ldr	r3, [r4, #0]
 800b216:	07df      	lsls	r7, r3, #31
 800b218:	d508      	bpl.n	800b22c <_printf_i+0x144>
 800b21a:	6923      	ldr	r3, [r4, #16]
 800b21c:	6861      	ldr	r1, [r4, #4]
 800b21e:	4299      	cmp	r1, r3
 800b220:	bfde      	ittt	le
 800b222:	2330      	movle	r3, #48	@ 0x30
 800b224:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b228:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b22c:	1b92      	subs	r2, r2, r6
 800b22e:	6122      	str	r2, [r4, #16]
 800b230:	f8cd a000 	str.w	sl, [sp]
 800b234:	464b      	mov	r3, r9
 800b236:	aa03      	add	r2, sp, #12
 800b238:	4621      	mov	r1, r4
 800b23a:	4640      	mov	r0, r8
 800b23c:	f7ff fee6 	bl	800b00c <_printf_common>
 800b240:	3001      	adds	r0, #1
 800b242:	d14a      	bne.n	800b2da <_printf_i+0x1f2>
 800b244:	f04f 30ff 	mov.w	r0, #4294967295
 800b248:	b004      	add	sp, #16
 800b24a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b24e:	6823      	ldr	r3, [r4, #0]
 800b250:	f043 0320 	orr.w	r3, r3, #32
 800b254:	6023      	str	r3, [r4, #0]
 800b256:	4833      	ldr	r0, [pc, #204]	@ (800b324 <_printf_i+0x23c>)
 800b258:	2778      	movs	r7, #120	@ 0x78
 800b25a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b25e:	6823      	ldr	r3, [r4, #0]
 800b260:	6831      	ldr	r1, [r6, #0]
 800b262:	061f      	lsls	r7, r3, #24
 800b264:	f851 5b04 	ldr.w	r5, [r1], #4
 800b268:	d402      	bmi.n	800b270 <_printf_i+0x188>
 800b26a:	065f      	lsls	r7, r3, #25
 800b26c:	bf48      	it	mi
 800b26e:	b2ad      	uxthmi	r5, r5
 800b270:	6031      	str	r1, [r6, #0]
 800b272:	07d9      	lsls	r1, r3, #31
 800b274:	bf44      	itt	mi
 800b276:	f043 0320 	orrmi.w	r3, r3, #32
 800b27a:	6023      	strmi	r3, [r4, #0]
 800b27c:	b11d      	cbz	r5, 800b286 <_printf_i+0x19e>
 800b27e:	2310      	movs	r3, #16
 800b280:	e7ac      	b.n	800b1dc <_printf_i+0xf4>
 800b282:	4827      	ldr	r0, [pc, #156]	@ (800b320 <_printf_i+0x238>)
 800b284:	e7e9      	b.n	800b25a <_printf_i+0x172>
 800b286:	6823      	ldr	r3, [r4, #0]
 800b288:	f023 0320 	bic.w	r3, r3, #32
 800b28c:	6023      	str	r3, [r4, #0]
 800b28e:	e7f6      	b.n	800b27e <_printf_i+0x196>
 800b290:	4616      	mov	r6, r2
 800b292:	e7bd      	b.n	800b210 <_printf_i+0x128>
 800b294:	6833      	ldr	r3, [r6, #0]
 800b296:	6825      	ldr	r5, [r4, #0]
 800b298:	6961      	ldr	r1, [r4, #20]
 800b29a:	1d18      	adds	r0, r3, #4
 800b29c:	6030      	str	r0, [r6, #0]
 800b29e:	062e      	lsls	r6, r5, #24
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	d501      	bpl.n	800b2a8 <_printf_i+0x1c0>
 800b2a4:	6019      	str	r1, [r3, #0]
 800b2a6:	e002      	b.n	800b2ae <_printf_i+0x1c6>
 800b2a8:	0668      	lsls	r0, r5, #25
 800b2aa:	d5fb      	bpl.n	800b2a4 <_printf_i+0x1bc>
 800b2ac:	8019      	strh	r1, [r3, #0]
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	6123      	str	r3, [r4, #16]
 800b2b2:	4616      	mov	r6, r2
 800b2b4:	e7bc      	b.n	800b230 <_printf_i+0x148>
 800b2b6:	6833      	ldr	r3, [r6, #0]
 800b2b8:	1d1a      	adds	r2, r3, #4
 800b2ba:	6032      	str	r2, [r6, #0]
 800b2bc:	681e      	ldr	r6, [r3, #0]
 800b2be:	6862      	ldr	r2, [r4, #4]
 800b2c0:	2100      	movs	r1, #0
 800b2c2:	4630      	mov	r0, r6
 800b2c4:	f7f4 ffac 	bl	8000220 <memchr>
 800b2c8:	b108      	cbz	r0, 800b2ce <_printf_i+0x1e6>
 800b2ca:	1b80      	subs	r0, r0, r6
 800b2cc:	6060      	str	r0, [r4, #4]
 800b2ce:	6863      	ldr	r3, [r4, #4]
 800b2d0:	6123      	str	r3, [r4, #16]
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2d8:	e7aa      	b.n	800b230 <_printf_i+0x148>
 800b2da:	6923      	ldr	r3, [r4, #16]
 800b2dc:	4632      	mov	r2, r6
 800b2de:	4649      	mov	r1, r9
 800b2e0:	4640      	mov	r0, r8
 800b2e2:	47d0      	blx	sl
 800b2e4:	3001      	adds	r0, #1
 800b2e6:	d0ad      	beq.n	800b244 <_printf_i+0x15c>
 800b2e8:	6823      	ldr	r3, [r4, #0]
 800b2ea:	079b      	lsls	r3, r3, #30
 800b2ec:	d413      	bmi.n	800b316 <_printf_i+0x22e>
 800b2ee:	68e0      	ldr	r0, [r4, #12]
 800b2f0:	9b03      	ldr	r3, [sp, #12]
 800b2f2:	4298      	cmp	r0, r3
 800b2f4:	bfb8      	it	lt
 800b2f6:	4618      	movlt	r0, r3
 800b2f8:	e7a6      	b.n	800b248 <_printf_i+0x160>
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	4632      	mov	r2, r6
 800b2fe:	4649      	mov	r1, r9
 800b300:	4640      	mov	r0, r8
 800b302:	47d0      	blx	sl
 800b304:	3001      	adds	r0, #1
 800b306:	d09d      	beq.n	800b244 <_printf_i+0x15c>
 800b308:	3501      	adds	r5, #1
 800b30a:	68e3      	ldr	r3, [r4, #12]
 800b30c:	9903      	ldr	r1, [sp, #12]
 800b30e:	1a5b      	subs	r3, r3, r1
 800b310:	42ab      	cmp	r3, r5
 800b312:	dcf2      	bgt.n	800b2fa <_printf_i+0x212>
 800b314:	e7eb      	b.n	800b2ee <_printf_i+0x206>
 800b316:	2500      	movs	r5, #0
 800b318:	f104 0619 	add.w	r6, r4, #25
 800b31c:	e7f5      	b.n	800b30a <_printf_i+0x222>
 800b31e:	bf00      	nop
 800b320:	0800f93a 	.word	0x0800f93a
 800b324:	0800f94b 	.word	0x0800f94b

0800b328 <_scanf_float>:
 800b328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b32c:	b087      	sub	sp, #28
 800b32e:	4617      	mov	r7, r2
 800b330:	9303      	str	r3, [sp, #12]
 800b332:	688b      	ldr	r3, [r1, #8]
 800b334:	1e5a      	subs	r2, r3, #1
 800b336:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b33a:	bf81      	itttt	hi
 800b33c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b340:	eb03 0b05 	addhi.w	fp, r3, r5
 800b344:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b348:	608b      	strhi	r3, [r1, #8]
 800b34a:	680b      	ldr	r3, [r1, #0]
 800b34c:	460a      	mov	r2, r1
 800b34e:	f04f 0500 	mov.w	r5, #0
 800b352:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b356:	f842 3b1c 	str.w	r3, [r2], #28
 800b35a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b35e:	4680      	mov	r8, r0
 800b360:	460c      	mov	r4, r1
 800b362:	bf98      	it	ls
 800b364:	f04f 0b00 	movls.w	fp, #0
 800b368:	9201      	str	r2, [sp, #4]
 800b36a:	4616      	mov	r6, r2
 800b36c:	46aa      	mov	sl, r5
 800b36e:	46a9      	mov	r9, r5
 800b370:	9502      	str	r5, [sp, #8]
 800b372:	68a2      	ldr	r2, [r4, #8]
 800b374:	b152      	cbz	r2, 800b38c <_scanf_float+0x64>
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	781b      	ldrb	r3, [r3, #0]
 800b37a:	2b4e      	cmp	r3, #78	@ 0x4e
 800b37c:	d864      	bhi.n	800b448 <_scanf_float+0x120>
 800b37e:	2b40      	cmp	r3, #64	@ 0x40
 800b380:	d83c      	bhi.n	800b3fc <_scanf_float+0xd4>
 800b382:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b386:	b2c8      	uxtb	r0, r1
 800b388:	280e      	cmp	r0, #14
 800b38a:	d93a      	bls.n	800b402 <_scanf_float+0xda>
 800b38c:	f1b9 0f00 	cmp.w	r9, #0
 800b390:	d003      	beq.n	800b39a <_scanf_float+0x72>
 800b392:	6823      	ldr	r3, [r4, #0]
 800b394:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b398:	6023      	str	r3, [r4, #0]
 800b39a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b39e:	f1ba 0f01 	cmp.w	sl, #1
 800b3a2:	f200 8117 	bhi.w	800b5d4 <_scanf_float+0x2ac>
 800b3a6:	9b01      	ldr	r3, [sp, #4]
 800b3a8:	429e      	cmp	r6, r3
 800b3aa:	f200 8108 	bhi.w	800b5be <_scanf_float+0x296>
 800b3ae:	2001      	movs	r0, #1
 800b3b0:	b007      	add	sp, #28
 800b3b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3b6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b3ba:	2a0d      	cmp	r2, #13
 800b3bc:	d8e6      	bhi.n	800b38c <_scanf_float+0x64>
 800b3be:	a101      	add	r1, pc, #4	@ (adr r1, 800b3c4 <_scanf_float+0x9c>)
 800b3c0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b3c4:	0800b50b 	.word	0x0800b50b
 800b3c8:	0800b38d 	.word	0x0800b38d
 800b3cc:	0800b38d 	.word	0x0800b38d
 800b3d0:	0800b38d 	.word	0x0800b38d
 800b3d4:	0800b56b 	.word	0x0800b56b
 800b3d8:	0800b543 	.word	0x0800b543
 800b3dc:	0800b38d 	.word	0x0800b38d
 800b3e0:	0800b38d 	.word	0x0800b38d
 800b3e4:	0800b519 	.word	0x0800b519
 800b3e8:	0800b38d 	.word	0x0800b38d
 800b3ec:	0800b38d 	.word	0x0800b38d
 800b3f0:	0800b38d 	.word	0x0800b38d
 800b3f4:	0800b38d 	.word	0x0800b38d
 800b3f8:	0800b4d1 	.word	0x0800b4d1
 800b3fc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b400:	e7db      	b.n	800b3ba <_scanf_float+0x92>
 800b402:	290e      	cmp	r1, #14
 800b404:	d8c2      	bhi.n	800b38c <_scanf_float+0x64>
 800b406:	a001      	add	r0, pc, #4	@ (adr r0, 800b40c <_scanf_float+0xe4>)
 800b408:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b40c:	0800b4c1 	.word	0x0800b4c1
 800b410:	0800b38d 	.word	0x0800b38d
 800b414:	0800b4c1 	.word	0x0800b4c1
 800b418:	0800b557 	.word	0x0800b557
 800b41c:	0800b38d 	.word	0x0800b38d
 800b420:	0800b469 	.word	0x0800b469
 800b424:	0800b4a7 	.word	0x0800b4a7
 800b428:	0800b4a7 	.word	0x0800b4a7
 800b42c:	0800b4a7 	.word	0x0800b4a7
 800b430:	0800b4a7 	.word	0x0800b4a7
 800b434:	0800b4a7 	.word	0x0800b4a7
 800b438:	0800b4a7 	.word	0x0800b4a7
 800b43c:	0800b4a7 	.word	0x0800b4a7
 800b440:	0800b4a7 	.word	0x0800b4a7
 800b444:	0800b4a7 	.word	0x0800b4a7
 800b448:	2b6e      	cmp	r3, #110	@ 0x6e
 800b44a:	d809      	bhi.n	800b460 <_scanf_float+0x138>
 800b44c:	2b60      	cmp	r3, #96	@ 0x60
 800b44e:	d8b2      	bhi.n	800b3b6 <_scanf_float+0x8e>
 800b450:	2b54      	cmp	r3, #84	@ 0x54
 800b452:	d07b      	beq.n	800b54c <_scanf_float+0x224>
 800b454:	2b59      	cmp	r3, #89	@ 0x59
 800b456:	d199      	bne.n	800b38c <_scanf_float+0x64>
 800b458:	2d07      	cmp	r5, #7
 800b45a:	d197      	bne.n	800b38c <_scanf_float+0x64>
 800b45c:	2508      	movs	r5, #8
 800b45e:	e02c      	b.n	800b4ba <_scanf_float+0x192>
 800b460:	2b74      	cmp	r3, #116	@ 0x74
 800b462:	d073      	beq.n	800b54c <_scanf_float+0x224>
 800b464:	2b79      	cmp	r3, #121	@ 0x79
 800b466:	e7f6      	b.n	800b456 <_scanf_float+0x12e>
 800b468:	6821      	ldr	r1, [r4, #0]
 800b46a:	05c8      	lsls	r0, r1, #23
 800b46c:	d51b      	bpl.n	800b4a6 <_scanf_float+0x17e>
 800b46e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b472:	6021      	str	r1, [r4, #0]
 800b474:	f109 0901 	add.w	r9, r9, #1
 800b478:	f1bb 0f00 	cmp.w	fp, #0
 800b47c:	d003      	beq.n	800b486 <_scanf_float+0x15e>
 800b47e:	3201      	adds	r2, #1
 800b480:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b484:	60a2      	str	r2, [r4, #8]
 800b486:	68a3      	ldr	r3, [r4, #8]
 800b488:	3b01      	subs	r3, #1
 800b48a:	60a3      	str	r3, [r4, #8]
 800b48c:	6923      	ldr	r3, [r4, #16]
 800b48e:	3301      	adds	r3, #1
 800b490:	6123      	str	r3, [r4, #16]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	3b01      	subs	r3, #1
 800b496:	2b00      	cmp	r3, #0
 800b498:	607b      	str	r3, [r7, #4]
 800b49a:	f340 8087 	ble.w	800b5ac <_scanf_float+0x284>
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	3301      	adds	r3, #1
 800b4a2:	603b      	str	r3, [r7, #0]
 800b4a4:	e765      	b.n	800b372 <_scanf_float+0x4a>
 800b4a6:	eb1a 0105 	adds.w	r1, sl, r5
 800b4aa:	f47f af6f 	bne.w	800b38c <_scanf_float+0x64>
 800b4ae:	6822      	ldr	r2, [r4, #0]
 800b4b0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b4b4:	6022      	str	r2, [r4, #0]
 800b4b6:	460d      	mov	r5, r1
 800b4b8:	468a      	mov	sl, r1
 800b4ba:	f806 3b01 	strb.w	r3, [r6], #1
 800b4be:	e7e2      	b.n	800b486 <_scanf_float+0x15e>
 800b4c0:	6822      	ldr	r2, [r4, #0]
 800b4c2:	0610      	lsls	r0, r2, #24
 800b4c4:	f57f af62 	bpl.w	800b38c <_scanf_float+0x64>
 800b4c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b4cc:	6022      	str	r2, [r4, #0]
 800b4ce:	e7f4      	b.n	800b4ba <_scanf_float+0x192>
 800b4d0:	f1ba 0f00 	cmp.w	sl, #0
 800b4d4:	d10e      	bne.n	800b4f4 <_scanf_float+0x1cc>
 800b4d6:	f1b9 0f00 	cmp.w	r9, #0
 800b4da:	d10e      	bne.n	800b4fa <_scanf_float+0x1d2>
 800b4dc:	6822      	ldr	r2, [r4, #0]
 800b4de:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b4e2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b4e6:	d108      	bne.n	800b4fa <_scanf_float+0x1d2>
 800b4e8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b4ec:	6022      	str	r2, [r4, #0]
 800b4ee:	f04f 0a01 	mov.w	sl, #1
 800b4f2:	e7e2      	b.n	800b4ba <_scanf_float+0x192>
 800b4f4:	f1ba 0f02 	cmp.w	sl, #2
 800b4f8:	d055      	beq.n	800b5a6 <_scanf_float+0x27e>
 800b4fa:	2d01      	cmp	r5, #1
 800b4fc:	d002      	beq.n	800b504 <_scanf_float+0x1dc>
 800b4fe:	2d04      	cmp	r5, #4
 800b500:	f47f af44 	bne.w	800b38c <_scanf_float+0x64>
 800b504:	3501      	adds	r5, #1
 800b506:	b2ed      	uxtb	r5, r5
 800b508:	e7d7      	b.n	800b4ba <_scanf_float+0x192>
 800b50a:	f1ba 0f01 	cmp.w	sl, #1
 800b50e:	f47f af3d 	bne.w	800b38c <_scanf_float+0x64>
 800b512:	f04f 0a02 	mov.w	sl, #2
 800b516:	e7d0      	b.n	800b4ba <_scanf_float+0x192>
 800b518:	b97d      	cbnz	r5, 800b53a <_scanf_float+0x212>
 800b51a:	f1b9 0f00 	cmp.w	r9, #0
 800b51e:	f47f af38 	bne.w	800b392 <_scanf_float+0x6a>
 800b522:	6822      	ldr	r2, [r4, #0]
 800b524:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b528:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b52c:	f040 8108 	bne.w	800b740 <_scanf_float+0x418>
 800b530:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b534:	6022      	str	r2, [r4, #0]
 800b536:	2501      	movs	r5, #1
 800b538:	e7bf      	b.n	800b4ba <_scanf_float+0x192>
 800b53a:	2d03      	cmp	r5, #3
 800b53c:	d0e2      	beq.n	800b504 <_scanf_float+0x1dc>
 800b53e:	2d05      	cmp	r5, #5
 800b540:	e7de      	b.n	800b500 <_scanf_float+0x1d8>
 800b542:	2d02      	cmp	r5, #2
 800b544:	f47f af22 	bne.w	800b38c <_scanf_float+0x64>
 800b548:	2503      	movs	r5, #3
 800b54a:	e7b6      	b.n	800b4ba <_scanf_float+0x192>
 800b54c:	2d06      	cmp	r5, #6
 800b54e:	f47f af1d 	bne.w	800b38c <_scanf_float+0x64>
 800b552:	2507      	movs	r5, #7
 800b554:	e7b1      	b.n	800b4ba <_scanf_float+0x192>
 800b556:	6822      	ldr	r2, [r4, #0]
 800b558:	0591      	lsls	r1, r2, #22
 800b55a:	f57f af17 	bpl.w	800b38c <_scanf_float+0x64>
 800b55e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b562:	6022      	str	r2, [r4, #0]
 800b564:	f8cd 9008 	str.w	r9, [sp, #8]
 800b568:	e7a7      	b.n	800b4ba <_scanf_float+0x192>
 800b56a:	6822      	ldr	r2, [r4, #0]
 800b56c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b570:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b574:	d006      	beq.n	800b584 <_scanf_float+0x25c>
 800b576:	0550      	lsls	r0, r2, #21
 800b578:	f57f af08 	bpl.w	800b38c <_scanf_float+0x64>
 800b57c:	f1b9 0f00 	cmp.w	r9, #0
 800b580:	f000 80de 	beq.w	800b740 <_scanf_float+0x418>
 800b584:	0591      	lsls	r1, r2, #22
 800b586:	bf58      	it	pl
 800b588:	9902      	ldrpl	r1, [sp, #8]
 800b58a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b58e:	bf58      	it	pl
 800b590:	eba9 0101 	subpl.w	r1, r9, r1
 800b594:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b598:	bf58      	it	pl
 800b59a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b59e:	6022      	str	r2, [r4, #0]
 800b5a0:	f04f 0900 	mov.w	r9, #0
 800b5a4:	e789      	b.n	800b4ba <_scanf_float+0x192>
 800b5a6:	f04f 0a03 	mov.w	sl, #3
 800b5aa:	e786      	b.n	800b4ba <_scanf_float+0x192>
 800b5ac:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b5b0:	4639      	mov	r1, r7
 800b5b2:	4640      	mov	r0, r8
 800b5b4:	4798      	blx	r3
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	f43f aedb 	beq.w	800b372 <_scanf_float+0x4a>
 800b5bc:	e6e6      	b.n	800b38c <_scanf_float+0x64>
 800b5be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b5c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b5c6:	463a      	mov	r2, r7
 800b5c8:	4640      	mov	r0, r8
 800b5ca:	4798      	blx	r3
 800b5cc:	6923      	ldr	r3, [r4, #16]
 800b5ce:	3b01      	subs	r3, #1
 800b5d0:	6123      	str	r3, [r4, #16]
 800b5d2:	e6e8      	b.n	800b3a6 <_scanf_float+0x7e>
 800b5d4:	1e6b      	subs	r3, r5, #1
 800b5d6:	2b06      	cmp	r3, #6
 800b5d8:	d824      	bhi.n	800b624 <_scanf_float+0x2fc>
 800b5da:	2d02      	cmp	r5, #2
 800b5dc:	d836      	bhi.n	800b64c <_scanf_float+0x324>
 800b5de:	9b01      	ldr	r3, [sp, #4]
 800b5e0:	429e      	cmp	r6, r3
 800b5e2:	f67f aee4 	bls.w	800b3ae <_scanf_float+0x86>
 800b5e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b5ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b5ee:	463a      	mov	r2, r7
 800b5f0:	4640      	mov	r0, r8
 800b5f2:	4798      	blx	r3
 800b5f4:	6923      	ldr	r3, [r4, #16]
 800b5f6:	3b01      	subs	r3, #1
 800b5f8:	6123      	str	r3, [r4, #16]
 800b5fa:	e7f0      	b.n	800b5de <_scanf_float+0x2b6>
 800b5fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b600:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b604:	463a      	mov	r2, r7
 800b606:	4640      	mov	r0, r8
 800b608:	4798      	blx	r3
 800b60a:	6923      	ldr	r3, [r4, #16]
 800b60c:	3b01      	subs	r3, #1
 800b60e:	6123      	str	r3, [r4, #16]
 800b610:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b614:	fa5f fa8a 	uxtb.w	sl, sl
 800b618:	f1ba 0f02 	cmp.w	sl, #2
 800b61c:	d1ee      	bne.n	800b5fc <_scanf_float+0x2d4>
 800b61e:	3d03      	subs	r5, #3
 800b620:	b2ed      	uxtb	r5, r5
 800b622:	1b76      	subs	r6, r6, r5
 800b624:	6823      	ldr	r3, [r4, #0]
 800b626:	05da      	lsls	r2, r3, #23
 800b628:	d530      	bpl.n	800b68c <_scanf_float+0x364>
 800b62a:	055b      	lsls	r3, r3, #21
 800b62c:	d511      	bpl.n	800b652 <_scanf_float+0x32a>
 800b62e:	9b01      	ldr	r3, [sp, #4]
 800b630:	429e      	cmp	r6, r3
 800b632:	f67f aebc 	bls.w	800b3ae <_scanf_float+0x86>
 800b636:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b63a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b63e:	463a      	mov	r2, r7
 800b640:	4640      	mov	r0, r8
 800b642:	4798      	blx	r3
 800b644:	6923      	ldr	r3, [r4, #16]
 800b646:	3b01      	subs	r3, #1
 800b648:	6123      	str	r3, [r4, #16]
 800b64a:	e7f0      	b.n	800b62e <_scanf_float+0x306>
 800b64c:	46aa      	mov	sl, r5
 800b64e:	46b3      	mov	fp, r6
 800b650:	e7de      	b.n	800b610 <_scanf_float+0x2e8>
 800b652:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b656:	6923      	ldr	r3, [r4, #16]
 800b658:	2965      	cmp	r1, #101	@ 0x65
 800b65a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b65e:	f106 35ff 	add.w	r5, r6, #4294967295
 800b662:	6123      	str	r3, [r4, #16]
 800b664:	d00c      	beq.n	800b680 <_scanf_float+0x358>
 800b666:	2945      	cmp	r1, #69	@ 0x45
 800b668:	d00a      	beq.n	800b680 <_scanf_float+0x358>
 800b66a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b66e:	463a      	mov	r2, r7
 800b670:	4640      	mov	r0, r8
 800b672:	4798      	blx	r3
 800b674:	6923      	ldr	r3, [r4, #16]
 800b676:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b67a:	3b01      	subs	r3, #1
 800b67c:	1eb5      	subs	r5, r6, #2
 800b67e:	6123      	str	r3, [r4, #16]
 800b680:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b684:	463a      	mov	r2, r7
 800b686:	4640      	mov	r0, r8
 800b688:	4798      	blx	r3
 800b68a:	462e      	mov	r6, r5
 800b68c:	6822      	ldr	r2, [r4, #0]
 800b68e:	f012 0210 	ands.w	r2, r2, #16
 800b692:	d001      	beq.n	800b698 <_scanf_float+0x370>
 800b694:	2000      	movs	r0, #0
 800b696:	e68b      	b.n	800b3b0 <_scanf_float+0x88>
 800b698:	7032      	strb	r2, [r6, #0]
 800b69a:	6823      	ldr	r3, [r4, #0]
 800b69c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b6a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b6a4:	d11c      	bne.n	800b6e0 <_scanf_float+0x3b8>
 800b6a6:	9b02      	ldr	r3, [sp, #8]
 800b6a8:	454b      	cmp	r3, r9
 800b6aa:	eba3 0209 	sub.w	r2, r3, r9
 800b6ae:	d123      	bne.n	800b6f8 <_scanf_float+0x3d0>
 800b6b0:	9901      	ldr	r1, [sp, #4]
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	4640      	mov	r0, r8
 800b6b6:	f002 fd0b 	bl	800e0d0 <_strtod_r>
 800b6ba:	9b03      	ldr	r3, [sp, #12]
 800b6bc:	6821      	ldr	r1, [r4, #0]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	f011 0f02 	tst.w	r1, #2
 800b6c4:	ec57 6b10 	vmov	r6, r7, d0
 800b6c8:	f103 0204 	add.w	r2, r3, #4
 800b6cc:	d01f      	beq.n	800b70e <_scanf_float+0x3e6>
 800b6ce:	9903      	ldr	r1, [sp, #12]
 800b6d0:	600a      	str	r2, [r1, #0]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	e9c3 6700 	strd	r6, r7, [r3]
 800b6d8:	68e3      	ldr	r3, [r4, #12]
 800b6da:	3301      	adds	r3, #1
 800b6dc:	60e3      	str	r3, [r4, #12]
 800b6de:	e7d9      	b.n	800b694 <_scanf_float+0x36c>
 800b6e0:	9b04      	ldr	r3, [sp, #16]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d0e4      	beq.n	800b6b0 <_scanf_float+0x388>
 800b6e6:	9905      	ldr	r1, [sp, #20]
 800b6e8:	230a      	movs	r3, #10
 800b6ea:	3101      	adds	r1, #1
 800b6ec:	4640      	mov	r0, r8
 800b6ee:	f002 fd6f 	bl	800e1d0 <_strtol_r>
 800b6f2:	9b04      	ldr	r3, [sp, #16]
 800b6f4:	9e05      	ldr	r6, [sp, #20]
 800b6f6:	1ac2      	subs	r2, r0, r3
 800b6f8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b6fc:	429e      	cmp	r6, r3
 800b6fe:	bf28      	it	cs
 800b700:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b704:	4910      	ldr	r1, [pc, #64]	@ (800b748 <_scanf_float+0x420>)
 800b706:	4630      	mov	r0, r6
 800b708:	f000 f954 	bl	800b9b4 <siprintf>
 800b70c:	e7d0      	b.n	800b6b0 <_scanf_float+0x388>
 800b70e:	f011 0f04 	tst.w	r1, #4
 800b712:	9903      	ldr	r1, [sp, #12]
 800b714:	600a      	str	r2, [r1, #0]
 800b716:	d1dc      	bne.n	800b6d2 <_scanf_float+0x3aa>
 800b718:	681d      	ldr	r5, [r3, #0]
 800b71a:	4632      	mov	r2, r6
 800b71c:	463b      	mov	r3, r7
 800b71e:	4630      	mov	r0, r6
 800b720:	4639      	mov	r1, r7
 800b722:	f7f5 fa2b 	bl	8000b7c <__aeabi_dcmpun>
 800b726:	b128      	cbz	r0, 800b734 <_scanf_float+0x40c>
 800b728:	4808      	ldr	r0, [pc, #32]	@ (800b74c <_scanf_float+0x424>)
 800b72a:	f000 fac9 	bl	800bcc0 <nanf>
 800b72e:	ed85 0a00 	vstr	s0, [r5]
 800b732:	e7d1      	b.n	800b6d8 <_scanf_float+0x3b0>
 800b734:	4630      	mov	r0, r6
 800b736:	4639      	mov	r1, r7
 800b738:	f7f5 fa7e 	bl	8000c38 <__aeabi_d2f>
 800b73c:	6028      	str	r0, [r5, #0]
 800b73e:	e7cb      	b.n	800b6d8 <_scanf_float+0x3b0>
 800b740:	f04f 0900 	mov.w	r9, #0
 800b744:	e629      	b.n	800b39a <_scanf_float+0x72>
 800b746:	bf00      	nop
 800b748:	0800f95c 	.word	0x0800f95c
 800b74c:	0800fcf5 	.word	0x0800fcf5

0800b750 <std>:
 800b750:	2300      	movs	r3, #0
 800b752:	b510      	push	{r4, lr}
 800b754:	4604      	mov	r4, r0
 800b756:	e9c0 3300 	strd	r3, r3, [r0]
 800b75a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b75e:	6083      	str	r3, [r0, #8]
 800b760:	8181      	strh	r1, [r0, #12]
 800b762:	6643      	str	r3, [r0, #100]	@ 0x64
 800b764:	81c2      	strh	r2, [r0, #14]
 800b766:	6183      	str	r3, [r0, #24]
 800b768:	4619      	mov	r1, r3
 800b76a:	2208      	movs	r2, #8
 800b76c:	305c      	adds	r0, #92	@ 0x5c
 800b76e:	f000 fa19 	bl	800bba4 <memset>
 800b772:	4b0d      	ldr	r3, [pc, #52]	@ (800b7a8 <std+0x58>)
 800b774:	6263      	str	r3, [r4, #36]	@ 0x24
 800b776:	4b0d      	ldr	r3, [pc, #52]	@ (800b7ac <std+0x5c>)
 800b778:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b77a:	4b0d      	ldr	r3, [pc, #52]	@ (800b7b0 <std+0x60>)
 800b77c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b77e:	4b0d      	ldr	r3, [pc, #52]	@ (800b7b4 <std+0x64>)
 800b780:	6323      	str	r3, [r4, #48]	@ 0x30
 800b782:	4b0d      	ldr	r3, [pc, #52]	@ (800b7b8 <std+0x68>)
 800b784:	6224      	str	r4, [r4, #32]
 800b786:	429c      	cmp	r4, r3
 800b788:	d006      	beq.n	800b798 <std+0x48>
 800b78a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b78e:	4294      	cmp	r4, r2
 800b790:	d002      	beq.n	800b798 <std+0x48>
 800b792:	33d0      	adds	r3, #208	@ 0xd0
 800b794:	429c      	cmp	r4, r3
 800b796:	d105      	bne.n	800b7a4 <std+0x54>
 800b798:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b79c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7a0:	f000 ba7c 	b.w	800bc9c <__retarget_lock_init_recursive>
 800b7a4:	bd10      	pop	{r4, pc}
 800b7a6:	bf00      	nop
 800b7a8:	0800b9f5 	.word	0x0800b9f5
 800b7ac:	0800ba17 	.word	0x0800ba17
 800b7b0:	0800ba4f 	.word	0x0800ba4f
 800b7b4:	0800ba73 	.word	0x0800ba73
 800b7b8:	20003b94 	.word	0x20003b94

0800b7bc <stdio_exit_handler>:
 800b7bc:	4a02      	ldr	r2, [pc, #8]	@ (800b7c8 <stdio_exit_handler+0xc>)
 800b7be:	4903      	ldr	r1, [pc, #12]	@ (800b7cc <stdio_exit_handler+0x10>)
 800b7c0:	4803      	ldr	r0, [pc, #12]	@ (800b7d0 <stdio_exit_handler+0x14>)
 800b7c2:	f000 b869 	b.w	800b898 <_fwalk_sglue>
 800b7c6:	bf00      	nop
 800b7c8:	20000010 	.word	0x20000010
 800b7cc:	0800e811 	.word	0x0800e811
 800b7d0:	20000020 	.word	0x20000020

0800b7d4 <cleanup_stdio>:
 800b7d4:	6841      	ldr	r1, [r0, #4]
 800b7d6:	4b0c      	ldr	r3, [pc, #48]	@ (800b808 <cleanup_stdio+0x34>)
 800b7d8:	4299      	cmp	r1, r3
 800b7da:	b510      	push	{r4, lr}
 800b7dc:	4604      	mov	r4, r0
 800b7de:	d001      	beq.n	800b7e4 <cleanup_stdio+0x10>
 800b7e0:	f003 f816 	bl	800e810 <_fflush_r>
 800b7e4:	68a1      	ldr	r1, [r4, #8]
 800b7e6:	4b09      	ldr	r3, [pc, #36]	@ (800b80c <cleanup_stdio+0x38>)
 800b7e8:	4299      	cmp	r1, r3
 800b7ea:	d002      	beq.n	800b7f2 <cleanup_stdio+0x1e>
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	f003 f80f 	bl	800e810 <_fflush_r>
 800b7f2:	68e1      	ldr	r1, [r4, #12]
 800b7f4:	4b06      	ldr	r3, [pc, #24]	@ (800b810 <cleanup_stdio+0x3c>)
 800b7f6:	4299      	cmp	r1, r3
 800b7f8:	d004      	beq.n	800b804 <cleanup_stdio+0x30>
 800b7fa:	4620      	mov	r0, r4
 800b7fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b800:	f003 b806 	b.w	800e810 <_fflush_r>
 800b804:	bd10      	pop	{r4, pc}
 800b806:	bf00      	nop
 800b808:	20003b94 	.word	0x20003b94
 800b80c:	20003bfc 	.word	0x20003bfc
 800b810:	20003c64 	.word	0x20003c64

0800b814 <global_stdio_init.part.0>:
 800b814:	b510      	push	{r4, lr}
 800b816:	4b0b      	ldr	r3, [pc, #44]	@ (800b844 <global_stdio_init.part.0+0x30>)
 800b818:	4c0b      	ldr	r4, [pc, #44]	@ (800b848 <global_stdio_init.part.0+0x34>)
 800b81a:	4a0c      	ldr	r2, [pc, #48]	@ (800b84c <global_stdio_init.part.0+0x38>)
 800b81c:	601a      	str	r2, [r3, #0]
 800b81e:	4620      	mov	r0, r4
 800b820:	2200      	movs	r2, #0
 800b822:	2104      	movs	r1, #4
 800b824:	f7ff ff94 	bl	800b750 <std>
 800b828:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b82c:	2201      	movs	r2, #1
 800b82e:	2109      	movs	r1, #9
 800b830:	f7ff ff8e 	bl	800b750 <std>
 800b834:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b838:	2202      	movs	r2, #2
 800b83a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b83e:	2112      	movs	r1, #18
 800b840:	f7ff bf86 	b.w	800b750 <std>
 800b844:	20003ccc 	.word	0x20003ccc
 800b848:	20003b94 	.word	0x20003b94
 800b84c:	0800b7bd 	.word	0x0800b7bd

0800b850 <__sfp_lock_acquire>:
 800b850:	4801      	ldr	r0, [pc, #4]	@ (800b858 <__sfp_lock_acquire+0x8>)
 800b852:	f000 ba24 	b.w	800bc9e <__retarget_lock_acquire_recursive>
 800b856:	bf00      	nop
 800b858:	20003cd5 	.word	0x20003cd5

0800b85c <__sfp_lock_release>:
 800b85c:	4801      	ldr	r0, [pc, #4]	@ (800b864 <__sfp_lock_release+0x8>)
 800b85e:	f000 ba1f 	b.w	800bca0 <__retarget_lock_release_recursive>
 800b862:	bf00      	nop
 800b864:	20003cd5 	.word	0x20003cd5

0800b868 <__sinit>:
 800b868:	b510      	push	{r4, lr}
 800b86a:	4604      	mov	r4, r0
 800b86c:	f7ff fff0 	bl	800b850 <__sfp_lock_acquire>
 800b870:	6a23      	ldr	r3, [r4, #32]
 800b872:	b11b      	cbz	r3, 800b87c <__sinit+0x14>
 800b874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b878:	f7ff bff0 	b.w	800b85c <__sfp_lock_release>
 800b87c:	4b04      	ldr	r3, [pc, #16]	@ (800b890 <__sinit+0x28>)
 800b87e:	6223      	str	r3, [r4, #32]
 800b880:	4b04      	ldr	r3, [pc, #16]	@ (800b894 <__sinit+0x2c>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d1f5      	bne.n	800b874 <__sinit+0xc>
 800b888:	f7ff ffc4 	bl	800b814 <global_stdio_init.part.0>
 800b88c:	e7f2      	b.n	800b874 <__sinit+0xc>
 800b88e:	bf00      	nop
 800b890:	0800b7d5 	.word	0x0800b7d5
 800b894:	20003ccc 	.word	0x20003ccc

0800b898 <_fwalk_sglue>:
 800b898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b89c:	4607      	mov	r7, r0
 800b89e:	4688      	mov	r8, r1
 800b8a0:	4614      	mov	r4, r2
 800b8a2:	2600      	movs	r6, #0
 800b8a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b8a8:	f1b9 0901 	subs.w	r9, r9, #1
 800b8ac:	d505      	bpl.n	800b8ba <_fwalk_sglue+0x22>
 800b8ae:	6824      	ldr	r4, [r4, #0]
 800b8b0:	2c00      	cmp	r4, #0
 800b8b2:	d1f7      	bne.n	800b8a4 <_fwalk_sglue+0xc>
 800b8b4:	4630      	mov	r0, r6
 800b8b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8ba:	89ab      	ldrh	r3, [r5, #12]
 800b8bc:	2b01      	cmp	r3, #1
 800b8be:	d907      	bls.n	800b8d0 <_fwalk_sglue+0x38>
 800b8c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b8c4:	3301      	adds	r3, #1
 800b8c6:	d003      	beq.n	800b8d0 <_fwalk_sglue+0x38>
 800b8c8:	4629      	mov	r1, r5
 800b8ca:	4638      	mov	r0, r7
 800b8cc:	47c0      	blx	r8
 800b8ce:	4306      	orrs	r6, r0
 800b8d0:	3568      	adds	r5, #104	@ 0x68
 800b8d2:	e7e9      	b.n	800b8a8 <_fwalk_sglue+0x10>

0800b8d4 <iprintf>:
 800b8d4:	b40f      	push	{r0, r1, r2, r3}
 800b8d6:	b507      	push	{r0, r1, r2, lr}
 800b8d8:	4906      	ldr	r1, [pc, #24]	@ (800b8f4 <iprintf+0x20>)
 800b8da:	ab04      	add	r3, sp, #16
 800b8dc:	6808      	ldr	r0, [r1, #0]
 800b8de:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8e2:	6881      	ldr	r1, [r0, #8]
 800b8e4:	9301      	str	r3, [sp, #4]
 800b8e6:	f002 fdf7 	bl	800e4d8 <_vfiprintf_r>
 800b8ea:	b003      	add	sp, #12
 800b8ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8f0:	b004      	add	sp, #16
 800b8f2:	4770      	bx	lr
 800b8f4:	2000001c 	.word	0x2000001c

0800b8f8 <_puts_r>:
 800b8f8:	6a03      	ldr	r3, [r0, #32]
 800b8fa:	b570      	push	{r4, r5, r6, lr}
 800b8fc:	6884      	ldr	r4, [r0, #8]
 800b8fe:	4605      	mov	r5, r0
 800b900:	460e      	mov	r6, r1
 800b902:	b90b      	cbnz	r3, 800b908 <_puts_r+0x10>
 800b904:	f7ff ffb0 	bl	800b868 <__sinit>
 800b908:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b90a:	07db      	lsls	r3, r3, #31
 800b90c:	d405      	bmi.n	800b91a <_puts_r+0x22>
 800b90e:	89a3      	ldrh	r3, [r4, #12]
 800b910:	0598      	lsls	r0, r3, #22
 800b912:	d402      	bmi.n	800b91a <_puts_r+0x22>
 800b914:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b916:	f000 f9c2 	bl	800bc9e <__retarget_lock_acquire_recursive>
 800b91a:	89a3      	ldrh	r3, [r4, #12]
 800b91c:	0719      	lsls	r1, r3, #28
 800b91e:	d502      	bpl.n	800b926 <_puts_r+0x2e>
 800b920:	6923      	ldr	r3, [r4, #16]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d135      	bne.n	800b992 <_puts_r+0x9a>
 800b926:	4621      	mov	r1, r4
 800b928:	4628      	mov	r0, r5
 800b92a:	f000 f8e5 	bl	800baf8 <__swsetup_r>
 800b92e:	b380      	cbz	r0, 800b992 <_puts_r+0x9a>
 800b930:	f04f 35ff 	mov.w	r5, #4294967295
 800b934:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b936:	07da      	lsls	r2, r3, #31
 800b938:	d405      	bmi.n	800b946 <_puts_r+0x4e>
 800b93a:	89a3      	ldrh	r3, [r4, #12]
 800b93c:	059b      	lsls	r3, r3, #22
 800b93e:	d402      	bmi.n	800b946 <_puts_r+0x4e>
 800b940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b942:	f000 f9ad 	bl	800bca0 <__retarget_lock_release_recursive>
 800b946:	4628      	mov	r0, r5
 800b948:	bd70      	pop	{r4, r5, r6, pc}
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	da04      	bge.n	800b958 <_puts_r+0x60>
 800b94e:	69a2      	ldr	r2, [r4, #24]
 800b950:	429a      	cmp	r2, r3
 800b952:	dc17      	bgt.n	800b984 <_puts_r+0x8c>
 800b954:	290a      	cmp	r1, #10
 800b956:	d015      	beq.n	800b984 <_puts_r+0x8c>
 800b958:	6823      	ldr	r3, [r4, #0]
 800b95a:	1c5a      	adds	r2, r3, #1
 800b95c:	6022      	str	r2, [r4, #0]
 800b95e:	7019      	strb	r1, [r3, #0]
 800b960:	68a3      	ldr	r3, [r4, #8]
 800b962:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b966:	3b01      	subs	r3, #1
 800b968:	60a3      	str	r3, [r4, #8]
 800b96a:	2900      	cmp	r1, #0
 800b96c:	d1ed      	bne.n	800b94a <_puts_r+0x52>
 800b96e:	2b00      	cmp	r3, #0
 800b970:	da11      	bge.n	800b996 <_puts_r+0x9e>
 800b972:	4622      	mov	r2, r4
 800b974:	210a      	movs	r1, #10
 800b976:	4628      	mov	r0, r5
 800b978:	f000 f87f 	bl	800ba7a <__swbuf_r>
 800b97c:	3001      	adds	r0, #1
 800b97e:	d0d7      	beq.n	800b930 <_puts_r+0x38>
 800b980:	250a      	movs	r5, #10
 800b982:	e7d7      	b.n	800b934 <_puts_r+0x3c>
 800b984:	4622      	mov	r2, r4
 800b986:	4628      	mov	r0, r5
 800b988:	f000 f877 	bl	800ba7a <__swbuf_r>
 800b98c:	3001      	adds	r0, #1
 800b98e:	d1e7      	bne.n	800b960 <_puts_r+0x68>
 800b990:	e7ce      	b.n	800b930 <_puts_r+0x38>
 800b992:	3e01      	subs	r6, #1
 800b994:	e7e4      	b.n	800b960 <_puts_r+0x68>
 800b996:	6823      	ldr	r3, [r4, #0]
 800b998:	1c5a      	adds	r2, r3, #1
 800b99a:	6022      	str	r2, [r4, #0]
 800b99c:	220a      	movs	r2, #10
 800b99e:	701a      	strb	r2, [r3, #0]
 800b9a0:	e7ee      	b.n	800b980 <_puts_r+0x88>
	...

0800b9a4 <puts>:
 800b9a4:	4b02      	ldr	r3, [pc, #8]	@ (800b9b0 <puts+0xc>)
 800b9a6:	4601      	mov	r1, r0
 800b9a8:	6818      	ldr	r0, [r3, #0]
 800b9aa:	f7ff bfa5 	b.w	800b8f8 <_puts_r>
 800b9ae:	bf00      	nop
 800b9b0:	2000001c 	.word	0x2000001c

0800b9b4 <siprintf>:
 800b9b4:	b40e      	push	{r1, r2, r3}
 800b9b6:	b500      	push	{lr}
 800b9b8:	b09c      	sub	sp, #112	@ 0x70
 800b9ba:	ab1d      	add	r3, sp, #116	@ 0x74
 800b9bc:	9002      	str	r0, [sp, #8]
 800b9be:	9006      	str	r0, [sp, #24]
 800b9c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b9c4:	4809      	ldr	r0, [pc, #36]	@ (800b9ec <siprintf+0x38>)
 800b9c6:	9107      	str	r1, [sp, #28]
 800b9c8:	9104      	str	r1, [sp, #16]
 800b9ca:	4909      	ldr	r1, [pc, #36]	@ (800b9f0 <siprintf+0x3c>)
 800b9cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9d0:	9105      	str	r1, [sp, #20]
 800b9d2:	6800      	ldr	r0, [r0, #0]
 800b9d4:	9301      	str	r3, [sp, #4]
 800b9d6:	a902      	add	r1, sp, #8
 800b9d8:	f002 fc58 	bl	800e28c <_svfiprintf_r>
 800b9dc:	9b02      	ldr	r3, [sp, #8]
 800b9de:	2200      	movs	r2, #0
 800b9e0:	701a      	strb	r2, [r3, #0]
 800b9e2:	b01c      	add	sp, #112	@ 0x70
 800b9e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9e8:	b003      	add	sp, #12
 800b9ea:	4770      	bx	lr
 800b9ec:	2000001c 	.word	0x2000001c
 800b9f0:	ffff0208 	.word	0xffff0208

0800b9f4 <__sread>:
 800b9f4:	b510      	push	{r4, lr}
 800b9f6:	460c      	mov	r4, r1
 800b9f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9fc:	f000 f900 	bl	800bc00 <_read_r>
 800ba00:	2800      	cmp	r0, #0
 800ba02:	bfab      	itete	ge
 800ba04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ba06:	89a3      	ldrhlt	r3, [r4, #12]
 800ba08:	181b      	addge	r3, r3, r0
 800ba0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ba0e:	bfac      	ite	ge
 800ba10:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ba12:	81a3      	strhlt	r3, [r4, #12]
 800ba14:	bd10      	pop	{r4, pc}

0800ba16 <__swrite>:
 800ba16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba1a:	461f      	mov	r7, r3
 800ba1c:	898b      	ldrh	r3, [r1, #12]
 800ba1e:	05db      	lsls	r3, r3, #23
 800ba20:	4605      	mov	r5, r0
 800ba22:	460c      	mov	r4, r1
 800ba24:	4616      	mov	r6, r2
 800ba26:	d505      	bpl.n	800ba34 <__swrite+0x1e>
 800ba28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba2c:	2302      	movs	r3, #2
 800ba2e:	2200      	movs	r2, #0
 800ba30:	f000 f8d4 	bl	800bbdc <_lseek_r>
 800ba34:	89a3      	ldrh	r3, [r4, #12]
 800ba36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ba3e:	81a3      	strh	r3, [r4, #12]
 800ba40:	4632      	mov	r2, r6
 800ba42:	463b      	mov	r3, r7
 800ba44:	4628      	mov	r0, r5
 800ba46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba4a:	f000 b8eb 	b.w	800bc24 <_write_r>

0800ba4e <__sseek>:
 800ba4e:	b510      	push	{r4, lr}
 800ba50:	460c      	mov	r4, r1
 800ba52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba56:	f000 f8c1 	bl	800bbdc <_lseek_r>
 800ba5a:	1c43      	adds	r3, r0, #1
 800ba5c:	89a3      	ldrh	r3, [r4, #12]
 800ba5e:	bf15      	itete	ne
 800ba60:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ba62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ba66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ba6a:	81a3      	strheq	r3, [r4, #12]
 800ba6c:	bf18      	it	ne
 800ba6e:	81a3      	strhne	r3, [r4, #12]
 800ba70:	bd10      	pop	{r4, pc}

0800ba72 <__sclose>:
 800ba72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba76:	f000 b8a1 	b.w	800bbbc <_close_r>

0800ba7a <__swbuf_r>:
 800ba7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba7c:	460e      	mov	r6, r1
 800ba7e:	4614      	mov	r4, r2
 800ba80:	4605      	mov	r5, r0
 800ba82:	b118      	cbz	r0, 800ba8c <__swbuf_r+0x12>
 800ba84:	6a03      	ldr	r3, [r0, #32]
 800ba86:	b90b      	cbnz	r3, 800ba8c <__swbuf_r+0x12>
 800ba88:	f7ff feee 	bl	800b868 <__sinit>
 800ba8c:	69a3      	ldr	r3, [r4, #24]
 800ba8e:	60a3      	str	r3, [r4, #8]
 800ba90:	89a3      	ldrh	r3, [r4, #12]
 800ba92:	071a      	lsls	r2, r3, #28
 800ba94:	d501      	bpl.n	800ba9a <__swbuf_r+0x20>
 800ba96:	6923      	ldr	r3, [r4, #16]
 800ba98:	b943      	cbnz	r3, 800baac <__swbuf_r+0x32>
 800ba9a:	4621      	mov	r1, r4
 800ba9c:	4628      	mov	r0, r5
 800ba9e:	f000 f82b 	bl	800baf8 <__swsetup_r>
 800baa2:	b118      	cbz	r0, 800baac <__swbuf_r+0x32>
 800baa4:	f04f 37ff 	mov.w	r7, #4294967295
 800baa8:	4638      	mov	r0, r7
 800baaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800baac:	6823      	ldr	r3, [r4, #0]
 800baae:	6922      	ldr	r2, [r4, #16]
 800bab0:	1a98      	subs	r0, r3, r2
 800bab2:	6963      	ldr	r3, [r4, #20]
 800bab4:	b2f6      	uxtb	r6, r6
 800bab6:	4283      	cmp	r3, r0
 800bab8:	4637      	mov	r7, r6
 800baba:	dc05      	bgt.n	800bac8 <__swbuf_r+0x4e>
 800babc:	4621      	mov	r1, r4
 800babe:	4628      	mov	r0, r5
 800bac0:	f002 fea6 	bl	800e810 <_fflush_r>
 800bac4:	2800      	cmp	r0, #0
 800bac6:	d1ed      	bne.n	800baa4 <__swbuf_r+0x2a>
 800bac8:	68a3      	ldr	r3, [r4, #8]
 800baca:	3b01      	subs	r3, #1
 800bacc:	60a3      	str	r3, [r4, #8]
 800bace:	6823      	ldr	r3, [r4, #0]
 800bad0:	1c5a      	adds	r2, r3, #1
 800bad2:	6022      	str	r2, [r4, #0]
 800bad4:	701e      	strb	r6, [r3, #0]
 800bad6:	6962      	ldr	r2, [r4, #20]
 800bad8:	1c43      	adds	r3, r0, #1
 800bada:	429a      	cmp	r2, r3
 800badc:	d004      	beq.n	800bae8 <__swbuf_r+0x6e>
 800bade:	89a3      	ldrh	r3, [r4, #12]
 800bae0:	07db      	lsls	r3, r3, #31
 800bae2:	d5e1      	bpl.n	800baa8 <__swbuf_r+0x2e>
 800bae4:	2e0a      	cmp	r6, #10
 800bae6:	d1df      	bne.n	800baa8 <__swbuf_r+0x2e>
 800bae8:	4621      	mov	r1, r4
 800baea:	4628      	mov	r0, r5
 800baec:	f002 fe90 	bl	800e810 <_fflush_r>
 800baf0:	2800      	cmp	r0, #0
 800baf2:	d0d9      	beq.n	800baa8 <__swbuf_r+0x2e>
 800baf4:	e7d6      	b.n	800baa4 <__swbuf_r+0x2a>
	...

0800baf8 <__swsetup_r>:
 800baf8:	b538      	push	{r3, r4, r5, lr}
 800bafa:	4b29      	ldr	r3, [pc, #164]	@ (800bba0 <__swsetup_r+0xa8>)
 800bafc:	4605      	mov	r5, r0
 800bafe:	6818      	ldr	r0, [r3, #0]
 800bb00:	460c      	mov	r4, r1
 800bb02:	b118      	cbz	r0, 800bb0c <__swsetup_r+0x14>
 800bb04:	6a03      	ldr	r3, [r0, #32]
 800bb06:	b90b      	cbnz	r3, 800bb0c <__swsetup_r+0x14>
 800bb08:	f7ff feae 	bl	800b868 <__sinit>
 800bb0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb10:	0719      	lsls	r1, r3, #28
 800bb12:	d422      	bmi.n	800bb5a <__swsetup_r+0x62>
 800bb14:	06da      	lsls	r2, r3, #27
 800bb16:	d407      	bmi.n	800bb28 <__swsetup_r+0x30>
 800bb18:	2209      	movs	r2, #9
 800bb1a:	602a      	str	r2, [r5, #0]
 800bb1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb20:	81a3      	strh	r3, [r4, #12]
 800bb22:	f04f 30ff 	mov.w	r0, #4294967295
 800bb26:	e033      	b.n	800bb90 <__swsetup_r+0x98>
 800bb28:	0758      	lsls	r0, r3, #29
 800bb2a:	d512      	bpl.n	800bb52 <__swsetup_r+0x5a>
 800bb2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb2e:	b141      	cbz	r1, 800bb42 <__swsetup_r+0x4a>
 800bb30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb34:	4299      	cmp	r1, r3
 800bb36:	d002      	beq.n	800bb3e <__swsetup_r+0x46>
 800bb38:	4628      	mov	r0, r5
 800bb3a:	f000 ff15 	bl	800c968 <_free_r>
 800bb3e:	2300      	movs	r3, #0
 800bb40:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb42:	89a3      	ldrh	r3, [r4, #12]
 800bb44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bb48:	81a3      	strh	r3, [r4, #12]
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	6063      	str	r3, [r4, #4]
 800bb4e:	6923      	ldr	r3, [r4, #16]
 800bb50:	6023      	str	r3, [r4, #0]
 800bb52:	89a3      	ldrh	r3, [r4, #12]
 800bb54:	f043 0308 	orr.w	r3, r3, #8
 800bb58:	81a3      	strh	r3, [r4, #12]
 800bb5a:	6923      	ldr	r3, [r4, #16]
 800bb5c:	b94b      	cbnz	r3, 800bb72 <__swsetup_r+0x7a>
 800bb5e:	89a3      	ldrh	r3, [r4, #12]
 800bb60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bb64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb68:	d003      	beq.n	800bb72 <__swsetup_r+0x7a>
 800bb6a:	4621      	mov	r1, r4
 800bb6c:	4628      	mov	r0, r5
 800bb6e:	f002 fe9d 	bl	800e8ac <__smakebuf_r>
 800bb72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb76:	f013 0201 	ands.w	r2, r3, #1
 800bb7a:	d00a      	beq.n	800bb92 <__swsetup_r+0x9a>
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	60a2      	str	r2, [r4, #8]
 800bb80:	6962      	ldr	r2, [r4, #20]
 800bb82:	4252      	negs	r2, r2
 800bb84:	61a2      	str	r2, [r4, #24]
 800bb86:	6922      	ldr	r2, [r4, #16]
 800bb88:	b942      	cbnz	r2, 800bb9c <__swsetup_r+0xa4>
 800bb8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bb8e:	d1c5      	bne.n	800bb1c <__swsetup_r+0x24>
 800bb90:	bd38      	pop	{r3, r4, r5, pc}
 800bb92:	0799      	lsls	r1, r3, #30
 800bb94:	bf58      	it	pl
 800bb96:	6962      	ldrpl	r2, [r4, #20]
 800bb98:	60a2      	str	r2, [r4, #8]
 800bb9a:	e7f4      	b.n	800bb86 <__swsetup_r+0x8e>
 800bb9c:	2000      	movs	r0, #0
 800bb9e:	e7f7      	b.n	800bb90 <__swsetup_r+0x98>
 800bba0:	2000001c 	.word	0x2000001c

0800bba4 <memset>:
 800bba4:	4402      	add	r2, r0
 800bba6:	4603      	mov	r3, r0
 800bba8:	4293      	cmp	r3, r2
 800bbaa:	d100      	bne.n	800bbae <memset+0xa>
 800bbac:	4770      	bx	lr
 800bbae:	f803 1b01 	strb.w	r1, [r3], #1
 800bbb2:	e7f9      	b.n	800bba8 <memset+0x4>

0800bbb4 <_localeconv_r>:
 800bbb4:	4800      	ldr	r0, [pc, #0]	@ (800bbb8 <_localeconv_r+0x4>)
 800bbb6:	4770      	bx	lr
 800bbb8:	2000015c 	.word	0x2000015c

0800bbbc <_close_r>:
 800bbbc:	b538      	push	{r3, r4, r5, lr}
 800bbbe:	4d06      	ldr	r5, [pc, #24]	@ (800bbd8 <_close_r+0x1c>)
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	4608      	mov	r0, r1
 800bbc6:	602b      	str	r3, [r5, #0]
 800bbc8:	f7f6 fe8e 	bl	80028e8 <_close>
 800bbcc:	1c43      	adds	r3, r0, #1
 800bbce:	d102      	bne.n	800bbd6 <_close_r+0x1a>
 800bbd0:	682b      	ldr	r3, [r5, #0]
 800bbd2:	b103      	cbz	r3, 800bbd6 <_close_r+0x1a>
 800bbd4:	6023      	str	r3, [r4, #0]
 800bbd6:	bd38      	pop	{r3, r4, r5, pc}
 800bbd8:	20003cd0 	.word	0x20003cd0

0800bbdc <_lseek_r>:
 800bbdc:	b538      	push	{r3, r4, r5, lr}
 800bbde:	4d07      	ldr	r5, [pc, #28]	@ (800bbfc <_lseek_r+0x20>)
 800bbe0:	4604      	mov	r4, r0
 800bbe2:	4608      	mov	r0, r1
 800bbe4:	4611      	mov	r1, r2
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	602a      	str	r2, [r5, #0]
 800bbea:	461a      	mov	r2, r3
 800bbec:	f7f6 fea3 	bl	8002936 <_lseek>
 800bbf0:	1c43      	adds	r3, r0, #1
 800bbf2:	d102      	bne.n	800bbfa <_lseek_r+0x1e>
 800bbf4:	682b      	ldr	r3, [r5, #0]
 800bbf6:	b103      	cbz	r3, 800bbfa <_lseek_r+0x1e>
 800bbf8:	6023      	str	r3, [r4, #0]
 800bbfa:	bd38      	pop	{r3, r4, r5, pc}
 800bbfc:	20003cd0 	.word	0x20003cd0

0800bc00 <_read_r>:
 800bc00:	b538      	push	{r3, r4, r5, lr}
 800bc02:	4d07      	ldr	r5, [pc, #28]	@ (800bc20 <_read_r+0x20>)
 800bc04:	4604      	mov	r4, r0
 800bc06:	4608      	mov	r0, r1
 800bc08:	4611      	mov	r1, r2
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	602a      	str	r2, [r5, #0]
 800bc0e:	461a      	mov	r2, r3
 800bc10:	f7f6 fe31 	bl	8002876 <_read>
 800bc14:	1c43      	adds	r3, r0, #1
 800bc16:	d102      	bne.n	800bc1e <_read_r+0x1e>
 800bc18:	682b      	ldr	r3, [r5, #0]
 800bc1a:	b103      	cbz	r3, 800bc1e <_read_r+0x1e>
 800bc1c:	6023      	str	r3, [r4, #0]
 800bc1e:	bd38      	pop	{r3, r4, r5, pc}
 800bc20:	20003cd0 	.word	0x20003cd0

0800bc24 <_write_r>:
 800bc24:	b538      	push	{r3, r4, r5, lr}
 800bc26:	4d07      	ldr	r5, [pc, #28]	@ (800bc44 <_write_r+0x20>)
 800bc28:	4604      	mov	r4, r0
 800bc2a:	4608      	mov	r0, r1
 800bc2c:	4611      	mov	r1, r2
 800bc2e:	2200      	movs	r2, #0
 800bc30:	602a      	str	r2, [r5, #0]
 800bc32:	461a      	mov	r2, r3
 800bc34:	f7f6 fe3c 	bl	80028b0 <_write>
 800bc38:	1c43      	adds	r3, r0, #1
 800bc3a:	d102      	bne.n	800bc42 <_write_r+0x1e>
 800bc3c:	682b      	ldr	r3, [r5, #0]
 800bc3e:	b103      	cbz	r3, 800bc42 <_write_r+0x1e>
 800bc40:	6023      	str	r3, [r4, #0]
 800bc42:	bd38      	pop	{r3, r4, r5, pc}
 800bc44:	20003cd0 	.word	0x20003cd0

0800bc48 <__errno>:
 800bc48:	4b01      	ldr	r3, [pc, #4]	@ (800bc50 <__errno+0x8>)
 800bc4a:	6818      	ldr	r0, [r3, #0]
 800bc4c:	4770      	bx	lr
 800bc4e:	bf00      	nop
 800bc50:	2000001c 	.word	0x2000001c

0800bc54 <__libc_init_array>:
 800bc54:	b570      	push	{r4, r5, r6, lr}
 800bc56:	4d0d      	ldr	r5, [pc, #52]	@ (800bc8c <__libc_init_array+0x38>)
 800bc58:	4c0d      	ldr	r4, [pc, #52]	@ (800bc90 <__libc_init_array+0x3c>)
 800bc5a:	1b64      	subs	r4, r4, r5
 800bc5c:	10a4      	asrs	r4, r4, #2
 800bc5e:	2600      	movs	r6, #0
 800bc60:	42a6      	cmp	r6, r4
 800bc62:	d109      	bne.n	800bc78 <__libc_init_array+0x24>
 800bc64:	4d0b      	ldr	r5, [pc, #44]	@ (800bc94 <__libc_init_array+0x40>)
 800bc66:	4c0c      	ldr	r4, [pc, #48]	@ (800bc98 <__libc_init_array+0x44>)
 800bc68:	f003 fc82 	bl	800f570 <_init>
 800bc6c:	1b64      	subs	r4, r4, r5
 800bc6e:	10a4      	asrs	r4, r4, #2
 800bc70:	2600      	movs	r6, #0
 800bc72:	42a6      	cmp	r6, r4
 800bc74:	d105      	bne.n	800bc82 <__libc_init_array+0x2e>
 800bc76:	bd70      	pop	{r4, r5, r6, pc}
 800bc78:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc7c:	4798      	blx	r3
 800bc7e:	3601      	adds	r6, #1
 800bc80:	e7ee      	b.n	800bc60 <__libc_init_array+0xc>
 800bc82:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc86:	4798      	blx	r3
 800bc88:	3601      	adds	r6, #1
 800bc8a:	e7f2      	b.n	800bc72 <__libc_init_array+0x1e>
 800bc8c:	0800fda0 	.word	0x0800fda0
 800bc90:	0800fda0 	.word	0x0800fda0
 800bc94:	0800fda0 	.word	0x0800fda0
 800bc98:	0800fda4 	.word	0x0800fda4

0800bc9c <__retarget_lock_init_recursive>:
 800bc9c:	4770      	bx	lr

0800bc9e <__retarget_lock_acquire_recursive>:
 800bc9e:	4770      	bx	lr

0800bca0 <__retarget_lock_release_recursive>:
 800bca0:	4770      	bx	lr

0800bca2 <memcpy>:
 800bca2:	440a      	add	r2, r1
 800bca4:	4291      	cmp	r1, r2
 800bca6:	f100 33ff 	add.w	r3, r0, #4294967295
 800bcaa:	d100      	bne.n	800bcae <memcpy+0xc>
 800bcac:	4770      	bx	lr
 800bcae:	b510      	push	{r4, lr}
 800bcb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bcb8:	4291      	cmp	r1, r2
 800bcba:	d1f9      	bne.n	800bcb0 <memcpy+0xe>
 800bcbc:	bd10      	pop	{r4, pc}
	...

0800bcc0 <nanf>:
 800bcc0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bcc8 <nanf+0x8>
 800bcc4:	4770      	bx	lr
 800bcc6:	bf00      	nop
 800bcc8:	7fc00000 	.word	0x7fc00000

0800bccc <quorem>:
 800bccc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcd0:	6903      	ldr	r3, [r0, #16]
 800bcd2:	690c      	ldr	r4, [r1, #16]
 800bcd4:	42a3      	cmp	r3, r4
 800bcd6:	4607      	mov	r7, r0
 800bcd8:	db7e      	blt.n	800bdd8 <quorem+0x10c>
 800bcda:	3c01      	subs	r4, #1
 800bcdc:	f101 0814 	add.w	r8, r1, #20
 800bce0:	00a3      	lsls	r3, r4, #2
 800bce2:	f100 0514 	add.w	r5, r0, #20
 800bce6:	9300      	str	r3, [sp, #0]
 800bce8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bcec:	9301      	str	r3, [sp, #4]
 800bcee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bcf2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	429a      	cmp	r2, r3
 800bcfa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bcfe:	fbb2 f6f3 	udiv	r6, r2, r3
 800bd02:	d32e      	bcc.n	800bd62 <quorem+0x96>
 800bd04:	f04f 0a00 	mov.w	sl, #0
 800bd08:	46c4      	mov	ip, r8
 800bd0a:	46ae      	mov	lr, r5
 800bd0c:	46d3      	mov	fp, sl
 800bd0e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bd12:	b298      	uxth	r0, r3
 800bd14:	fb06 a000 	mla	r0, r6, r0, sl
 800bd18:	0c02      	lsrs	r2, r0, #16
 800bd1a:	0c1b      	lsrs	r3, r3, #16
 800bd1c:	fb06 2303 	mla	r3, r6, r3, r2
 800bd20:	f8de 2000 	ldr.w	r2, [lr]
 800bd24:	b280      	uxth	r0, r0
 800bd26:	b292      	uxth	r2, r2
 800bd28:	1a12      	subs	r2, r2, r0
 800bd2a:	445a      	add	r2, fp
 800bd2c:	f8de 0000 	ldr.w	r0, [lr]
 800bd30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd34:	b29b      	uxth	r3, r3
 800bd36:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bd3a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bd3e:	b292      	uxth	r2, r2
 800bd40:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bd44:	45e1      	cmp	r9, ip
 800bd46:	f84e 2b04 	str.w	r2, [lr], #4
 800bd4a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bd4e:	d2de      	bcs.n	800bd0e <quorem+0x42>
 800bd50:	9b00      	ldr	r3, [sp, #0]
 800bd52:	58eb      	ldr	r3, [r5, r3]
 800bd54:	b92b      	cbnz	r3, 800bd62 <quorem+0x96>
 800bd56:	9b01      	ldr	r3, [sp, #4]
 800bd58:	3b04      	subs	r3, #4
 800bd5a:	429d      	cmp	r5, r3
 800bd5c:	461a      	mov	r2, r3
 800bd5e:	d32f      	bcc.n	800bdc0 <quorem+0xf4>
 800bd60:	613c      	str	r4, [r7, #16]
 800bd62:	4638      	mov	r0, r7
 800bd64:	f001 f9c4 	bl	800d0f0 <__mcmp>
 800bd68:	2800      	cmp	r0, #0
 800bd6a:	db25      	blt.n	800bdb8 <quorem+0xec>
 800bd6c:	4629      	mov	r1, r5
 800bd6e:	2000      	movs	r0, #0
 800bd70:	f858 2b04 	ldr.w	r2, [r8], #4
 800bd74:	f8d1 c000 	ldr.w	ip, [r1]
 800bd78:	fa1f fe82 	uxth.w	lr, r2
 800bd7c:	fa1f f38c 	uxth.w	r3, ip
 800bd80:	eba3 030e 	sub.w	r3, r3, lr
 800bd84:	4403      	add	r3, r0
 800bd86:	0c12      	lsrs	r2, r2, #16
 800bd88:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bd8c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bd90:	b29b      	uxth	r3, r3
 800bd92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd96:	45c1      	cmp	r9, r8
 800bd98:	f841 3b04 	str.w	r3, [r1], #4
 800bd9c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bda0:	d2e6      	bcs.n	800bd70 <quorem+0xa4>
 800bda2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bda6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bdaa:	b922      	cbnz	r2, 800bdb6 <quorem+0xea>
 800bdac:	3b04      	subs	r3, #4
 800bdae:	429d      	cmp	r5, r3
 800bdb0:	461a      	mov	r2, r3
 800bdb2:	d30b      	bcc.n	800bdcc <quorem+0x100>
 800bdb4:	613c      	str	r4, [r7, #16]
 800bdb6:	3601      	adds	r6, #1
 800bdb8:	4630      	mov	r0, r6
 800bdba:	b003      	add	sp, #12
 800bdbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdc0:	6812      	ldr	r2, [r2, #0]
 800bdc2:	3b04      	subs	r3, #4
 800bdc4:	2a00      	cmp	r2, #0
 800bdc6:	d1cb      	bne.n	800bd60 <quorem+0x94>
 800bdc8:	3c01      	subs	r4, #1
 800bdca:	e7c6      	b.n	800bd5a <quorem+0x8e>
 800bdcc:	6812      	ldr	r2, [r2, #0]
 800bdce:	3b04      	subs	r3, #4
 800bdd0:	2a00      	cmp	r2, #0
 800bdd2:	d1ef      	bne.n	800bdb4 <quorem+0xe8>
 800bdd4:	3c01      	subs	r4, #1
 800bdd6:	e7ea      	b.n	800bdae <quorem+0xe2>
 800bdd8:	2000      	movs	r0, #0
 800bdda:	e7ee      	b.n	800bdba <quorem+0xee>
 800bddc:	0000      	movs	r0, r0
	...

0800bde0 <_dtoa_r>:
 800bde0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde4:	69c7      	ldr	r7, [r0, #28]
 800bde6:	b099      	sub	sp, #100	@ 0x64
 800bde8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bdec:	ec55 4b10 	vmov	r4, r5, d0
 800bdf0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800bdf2:	9109      	str	r1, [sp, #36]	@ 0x24
 800bdf4:	4683      	mov	fp, r0
 800bdf6:	920e      	str	r2, [sp, #56]	@ 0x38
 800bdf8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bdfa:	b97f      	cbnz	r7, 800be1c <_dtoa_r+0x3c>
 800bdfc:	2010      	movs	r0, #16
 800bdfe:	f000 fdfd 	bl	800c9fc <malloc>
 800be02:	4602      	mov	r2, r0
 800be04:	f8cb 001c 	str.w	r0, [fp, #28]
 800be08:	b920      	cbnz	r0, 800be14 <_dtoa_r+0x34>
 800be0a:	4ba7      	ldr	r3, [pc, #668]	@ (800c0a8 <_dtoa_r+0x2c8>)
 800be0c:	21ef      	movs	r1, #239	@ 0xef
 800be0e:	48a7      	ldr	r0, [pc, #668]	@ (800c0ac <_dtoa_r+0x2cc>)
 800be10:	f002 fdee 	bl	800e9f0 <__assert_func>
 800be14:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800be18:	6007      	str	r7, [r0, #0]
 800be1a:	60c7      	str	r7, [r0, #12]
 800be1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800be20:	6819      	ldr	r1, [r3, #0]
 800be22:	b159      	cbz	r1, 800be3c <_dtoa_r+0x5c>
 800be24:	685a      	ldr	r2, [r3, #4]
 800be26:	604a      	str	r2, [r1, #4]
 800be28:	2301      	movs	r3, #1
 800be2a:	4093      	lsls	r3, r2
 800be2c:	608b      	str	r3, [r1, #8]
 800be2e:	4658      	mov	r0, fp
 800be30:	f000 feda 	bl	800cbe8 <_Bfree>
 800be34:	f8db 301c 	ldr.w	r3, [fp, #28]
 800be38:	2200      	movs	r2, #0
 800be3a:	601a      	str	r2, [r3, #0]
 800be3c:	1e2b      	subs	r3, r5, #0
 800be3e:	bfb9      	ittee	lt
 800be40:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800be44:	9303      	strlt	r3, [sp, #12]
 800be46:	2300      	movge	r3, #0
 800be48:	6033      	strge	r3, [r6, #0]
 800be4a:	9f03      	ldr	r7, [sp, #12]
 800be4c:	4b98      	ldr	r3, [pc, #608]	@ (800c0b0 <_dtoa_r+0x2d0>)
 800be4e:	bfbc      	itt	lt
 800be50:	2201      	movlt	r2, #1
 800be52:	6032      	strlt	r2, [r6, #0]
 800be54:	43bb      	bics	r3, r7
 800be56:	d112      	bne.n	800be7e <_dtoa_r+0x9e>
 800be58:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800be5a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800be5e:	6013      	str	r3, [r2, #0]
 800be60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800be64:	4323      	orrs	r3, r4
 800be66:	f000 854d 	beq.w	800c904 <_dtoa_r+0xb24>
 800be6a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be6c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c0c4 <_dtoa_r+0x2e4>
 800be70:	2b00      	cmp	r3, #0
 800be72:	f000 854f 	beq.w	800c914 <_dtoa_r+0xb34>
 800be76:	f10a 0303 	add.w	r3, sl, #3
 800be7a:	f000 bd49 	b.w	800c910 <_dtoa_r+0xb30>
 800be7e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800be82:	2200      	movs	r2, #0
 800be84:	ec51 0b17 	vmov	r0, r1, d7
 800be88:	2300      	movs	r3, #0
 800be8a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800be8e:	f7f4 fe43 	bl	8000b18 <__aeabi_dcmpeq>
 800be92:	4680      	mov	r8, r0
 800be94:	b158      	cbz	r0, 800beae <_dtoa_r+0xce>
 800be96:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800be98:	2301      	movs	r3, #1
 800be9a:	6013      	str	r3, [r2, #0]
 800be9c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be9e:	b113      	cbz	r3, 800bea6 <_dtoa_r+0xc6>
 800bea0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bea2:	4b84      	ldr	r3, [pc, #528]	@ (800c0b4 <_dtoa_r+0x2d4>)
 800bea4:	6013      	str	r3, [r2, #0]
 800bea6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800c0c8 <_dtoa_r+0x2e8>
 800beaa:	f000 bd33 	b.w	800c914 <_dtoa_r+0xb34>
 800beae:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800beb2:	aa16      	add	r2, sp, #88	@ 0x58
 800beb4:	a917      	add	r1, sp, #92	@ 0x5c
 800beb6:	4658      	mov	r0, fp
 800beb8:	f001 fa3a 	bl	800d330 <__d2b>
 800bebc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bec0:	4681      	mov	r9, r0
 800bec2:	2e00      	cmp	r6, #0
 800bec4:	d077      	beq.n	800bfb6 <_dtoa_r+0x1d6>
 800bec6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bec8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800becc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bed0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bed4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bed8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bedc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bee0:	4619      	mov	r1, r3
 800bee2:	2200      	movs	r2, #0
 800bee4:	4b74      	ldr	r3, [pc, #464]	@ (800c0b8 <_dtoa_r+0x2d8>)
 800bee6:	f7f4 f9f7 	bl	80002d8 <__aeabi_dsub>
 800beea:	a369      	add	r3, pc, #420	@ (adr r3, 800c090 <_dtoa_r+0x2b0>)
 800beec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef0:	f7f4 fbaa 	bl	8000648 <__aeabi_dmul>
 800bef4:	a368      	add	r3, pc, #416	@ (adr r3, 800c098 <_dtoa_r+0x2b8>)
 800bef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800befa:	f7f4 f9ef 	bl	80002dc <__adddf3>
 800befe:	4604      	mov	r4, r0
 800bf00:	4630      	mov	r0, r6
 800bf02:	460d      	mov	r5, r1
 800bf04:	f7f4 fb36 	bl	8000574 <__aeabi_i2d>
 800bf08:	a365      	add	r3, pc, #404	@ (adr r3, 800c0a0 <_dtoa_r+0x2c0>)
 800bf0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf0e:	f7f4 fb9b 	bl	8000648 <__aeabi_dmul>
 800bf12:	4602      	mov	r2, r0
 800bf14:	460b      	mov	r3, r1
 800bf16:	4620      	mov	r0, r4
 800bf18:	4629      	mov	r1, r5
 800bf1a:	f7f4 f9df 	bl	80002dc <__adddf3>
 800bf1e:	4604      	mov	r4, r0
 800bf20:	460d      	mov	r5, r1
 800bf22:	f7f4 fe41 	bl	8000ba8 <__aeabi_d2iz>
 800bf26:	2200      	movs	r2, #0
 800bf28:	4607      	mov	r7, r0
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	4620      	mov	r0, r4
 800bf2e:	4629      	mov	r1, r5
 800bf30:	f7f4 fdfc 	bl	8000b2c <__aeabi_dcmplt>
 800bf34:	b140      	cbz	r0, 800bf48 <_dtoa_r+0x168>
 800bf36:	4638      	mov	r0, r7
 800bf38:	f7f4 fb1c 	bl	8000574 <__aeabi_i2d>
 800bf3c:	4622      	mov	r2, r4
 800bf3e:	462b      	mov	r3, r5
 800bf40:	f7f4 fdea 	bl	8000b18 <__aeabi_dcmpeq>
 800bf44:	b900      	cbnz	r0, 800bf48 <_dtoa_r+0x168>
 800bf46:	3f01      	subs	r7, #1
 800bf48:	2f16      	cmp	r7, #22
 800bf4a:	d851      	bhi.n	800bff0 <_dtoa_r+0x210>
 800bf4c:	4b5b      	ldr	r3, [pc, #364]	@ (800c0bc <_dtoa_r+0x2dc>)
 800bf4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bf52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bf5a:	f7f4 fde7 	bl	8000b2c <__aeabi_dcmplt>
 800bf5e:	2800      	cmp	r0, #0
 800bf60:	d048      	beq.n	800bff4 <_dtoa_r+0x214>
 800bf62:	3f01      	subs	r7, #1
 800bf64:	2300      	movs	r3, #0
 800bf66:	9312      	str	r3, [sp, #72]	@ 0x48
 800bf68:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bf6a:	1b9b      	subs	r3, r3, r6
 800bf6c:	1e5a      	subs	r2, r3, #1
 800bf6e:	bf44      	itt	mi
 800bf70:	f1c3 0801 	rsbmi	r8, r3, #1
 800bf74:	2300      	movmi	r3, #0
 800bf76:	9208      	str	r2, [sp, #32]
 800bf78:	bf54      	ite	pl
 800bf7a:	f04f 0800 	movpl.w	r8, #0
 800bf7e:	9308      	strmi	r3, [sp, #32]
 800bf80:	2f00      	cmp	r7, #0
 800bf82:	db39      	blt.n	800bff8 <_dtoa_r+0x218>
 800bf84:	9b08      	ldr	r3, [sp, #32]
 800bf86:	970f      	str	r7, [sp, #60]	@ 0x3c
 800bf88:	443b      	add	r3, r7
 800bf8a:	9308      	str	r3, [sp, #32]
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf92:	2b09      	cmp	r3, #9
 800bf94:	d864      	bhi.n	800c060 <_dtoa_r+0x280>
 800bf96:	2b05      	cmp	r3, #5
 800bf98:	bfc4      	itt	gt
 800bf9a:	3b04      	subgt	r3, #4
 800bf9c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800bf9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfa0:	f1a3 0302 	sub.w	r3, r3, #2
 800bfa4:	bfcc      	ite	gt
 800bfa6:	2400      	movgt	r4, #0
 800bfa8:	2401      	movle	r4, #1
 800bfaa:	2b03      	cmp	r3, #3
 800bfac:	d863      	bhi.n	800c076 <_dtoa_r+0x296>
 800bfae:	e8df f003 	tbb	[pc, r3]
 800bfb2:	372a      	.short	0x372a
 800bfb4:	5535      	.short	0x5535
 800bfb6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800bfba:	441e      	add	r6, r3
 800bfbc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bfc0:	2b20      	cmp	r3, #32
 800bfc2:	bfc1      	itttt	gt
 800bfc4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bfc8:	409f      	lslgt	r7, r3
 800bfca:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bfce:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bfd2:	bfd6      	itet	le
 800bfd4:	f1c3 0320 	rsble	r3, r3, #32
 800bfd8:	ea47 0003 	orrgt.w	r0, r7, r3
 800bfdc:	fa04 f003 	lslle.w	r0, r4, r3
 800bfe0:	f7f4 fab8 	bl	8000554 <__aeabi_ui2d>
 800bfe4:	2201      	movs	r2, #1
 800bfe6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bfea:	3e01      	subs	r6, #1
 800bfec:	9214      	str	r2, [sp, #80]	@ 0x50
 800bfee:	e777      	b.n	800bee0 <_dtoa_r+0x100>
 800bff0:	2301      	movs	r3, #1
 800bff2:	e7b8      	b.n	800bf66 <_dtoa_r+0x186>
 800bff4:	9012      	str	r0, [sp, #72]	@ 0x48
 800bff6:	e7b7      	b.n	800bf68 <_dtoa_r+0x188>
 800bff8:	427b      	negs	r3, r7
 800bffa:	930a      	str	r3, [sp, #40]	@ 0x28
 800bffc:	2300      	movs	r3, #0
 800bffe:	eba8 0807 	sub.w	r8, r8, r7
 800c002:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c004:	e7c4      	b.n	800bf90 <_dtoa_r+0x1b0>
 800c006:	2300      	movs	r3, #0
 800c008:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c00a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	dc35      	bgt.n	800c07c <_dtoa_r+0x29c>
 800c010:	2301      	movs	r3, #1
 800c012:	9300      	str	r3, [sp, #0]
 800c014:	9307      	str	r3, [sp, #28]
 800c016:	461a      	mov	r2, r3
 800c018:	920e      	str	r2, [sp, #56]	@ 0x38
 800c01a:	e00b      	b.n	800c034 <_dtoa_r+0x254>
 800c01c:	2301      	movs	r3, #1
 800c01e:	e7f3      	b.n	800c008 <_dtoa_r+0x228>
 800c020:	2300      	movs	r3, #0
 800c022:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c024:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c026:	18fb      	adds	r3, r7, r3
 800c028:	9300      	str	r3, [sp, #0]
 800c02a:	3301      	adds	r3, #1
 800c02c:	2b01      	cmp	r3, #1
 800c02e:	9307      	str	r3, [sp, #28]
 800c030:	bfb8      	it	lt
 800c032:	2301      	movlt	r3, #1
 800c034:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c038:	2100      	movs	r1, #0
 800c03a:	2204      	movs	r2, #4
 800c03c:	f102 0514 	add.w	r5, r2, #20
 800c040:	429d      	cmp	r5, r3
 800c042:	d91f      	bls.n	800c084 <_dtoa_r+0x2a4>
 800c044:	6041      	str	r1, [r0, #4]
 800c046:	4658      	mov	r0, fp
 800c048:	f000 fd8e 	bl	800cb68 <_Balloc>
 800c04c:	4682      	mov	sl, r0
 800c04e:	2800      	cmp	r0, #0
 800c050:	d13c      	bne.n	800c0cc <_dtoa_r+0x2ec>
 800c052:	4b1b      	ldr	r3, [pc, #108]	@ (800c0c0 <_dtoa_r+0x2e0>)
 800c054:	4602      	mov	r2, r0
 800c056:	f240 11af 	movw	r1, #431	@ 0x1af
 800c05a:	e6d8      	b.n	800be0e <_dtoa_r+0x2e>
 800c05c:	2301      	movs	r3, #1
 800c05e:	e7e0      	b.n	800c022 <_dtoa_r+0x242>
 800c060:	2401      	movs	r4, #1
 800c062:	2300      	movs	r3, #0
 800c064:	9309      	str	r3, [sp, #36]	@ 0x24
 800c066:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c068:	f04f 33ff 	mov.w	r3, #4294967295
 800c06c:	9300      	str	r3, [sp, #0]
 800c06e:	9307      	str	r3, [sp, #28]
 800c070:	2200      	movs	r2, #0
 800c072:	2312      	movs	r3, #18
 800c074:	e7d0      	b.n	800c018 <_dtoa_r+0x238>
 800c076:	2301      	movs	r3, #1
 800c078:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c07a:	e7f5      	b.n	800c068 <_dtoa_r+0x288>
 800c07c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c07e:	9300      	str	r3, [sp, #0]
 800c080:	9307      	str	r3, [sp, #28]
 800c082:	e7d7      	b.n	800c034 <_dtoa_r+0x254>
 800c084:	3101      	adds	r1, #1
 800c086:	0052      	lsls	r2, r2, #1
 800c088:	e7d8      	b.n	800c03c <_dtoa_r+0x25c>
 800c08a:	bf00      	nop
 800c08c:	f3af 8000 	nop.w
 800c090:	636f4361 	.word	0x636f4361
 800c094:	3fd287a7 	.word	0x3fd287a7
 800c098:	8b60c8b3 	.word	0x8b60c8b3
 800c09c:	3fc68a28 	.word	0x3fc68a28
 800c0a0:	509f79fb 	.word	0x509f79fb
 800c0a4:	3fd34413 	.word	0x3fd34413
 800c0a8:	0800f96e 	.word	0x0800f96e
 800c0ac:	0800f985 	.word	0x0800f985
 800c0b0:	7ff00000 	.word	0x7ff00000
 800c0b4:	0800f939 	.word	0x0800f939
 800c0b8:	3ff80000 	.word	0x3ff80000
 800c0bc:	0800fa80 	.word	0x0800fa80
 800c0c0:	0800f9dd 	.word	0x0800f9dd
 800c0c4:	0800f96a 	.word	0x0800f96a
 800c0c8:	0800f938 	.word	0x0800f938
 800c0cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c0d0:	6018      	str	r0, [r3, #0]
 800c0d2:	9b07      	ldr	r3, [sp, #28]
 800c0d4:	2b0e      	cmp	r3, #14
 800c0d6:	f200 80a4 	bhi.w	800c222 <_dtoa_r+0x442>
 800c0da:	2c00      	cmp	r4, #0
 800c0dc:	f000 80a1 	beq.w	800c222 <_dtoa_r+0x442>
 800c0e0:	2f00      	cmp	r7, #0
 800c0e2:	dd33      	ble.n	800c14c <_dtoa_r+0x36c>
 800c0e4:	4bad      	ldr	r3, [pc, #692]	@ (800c39c <_dtoa_r+0x5bc>)
 800c0e6:	f007 020f 	and.w	r2, r7, #15
 800c0ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0ee:	ed93 7b00 	vldr	d7, [r3]
 800c0f2:	05f8      	lsls	r0, r7, #23
 800c0f4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c0f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c0fc:	d516      	bpl.n	800c12c <_dtoa_r+0x34c>
 800c0fe:	4ba8      	ldr	r3, [pc, #672]	@ (800c3a0 <_dtoa_r+0x5c0>)
 800c100:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c104:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c108:	f7f4 fbc8 	bl	800089c <__aeabi_ddiv>
 800c10c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c110:	f004 040f 	and.w	r4, r4, #15
 800c114:	2603      	movs	r6, #3
 800c116:	4da2      	ldr	r5, [pc, #648]	@ (800c3a0 <_dtoa_r+0x5c0>)
 800c118:	b954      	cbnz	r4, 800c130 <_dtoa_r+0x350>
 800c11a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c11e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c122:	f7f4 fbbb 	bl	800089c <__aeabi_ddiv>
 800c126:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c12a:	e028      	b.n	800c17e <_dtoa_r+0x39e>
 800c12c:	2602      	movs	r6, #2
 800c12e:	e7f2      	b.n	800c116 <_dtoa_r+0x336>
 800c130:	07e1      	lsls	r1, r4, #31
 800c132:	d508      	bpl.n	800c146 <_dtoa_r+0x366>
 800c134:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c138:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c13c:	f7f4 fa84 	bl	8000648 <__aeabi_dmul>
 800c140:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c144:	3601      	adds	r6, #1
 800c146:	1064      	asrs	r4, r4, #1
 800c148:	3508      	adds	r5, #8
 800c14a:	e7e5      	b.n	800c118 <_dtoa_r+0x338>
 800c14c:	f000 80d2 	beq.w	800c2f4 <_dtoa_r+0x514>
 800c150:	427c      	negs	r4, r7
 800c152:	4b92      	ldr	r3, [pc, #584]	@ (800c39c <_dtoa_r+0x5bc>)
 800c154:	4d92      	ldr	r5, [pc, #584]	@ (800c3a0 <_dtoa_r+0x5c0>)
 800c156:	f004 020f 	and.w	r2, r4, #15
 800c15a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c162:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c166:	f7f4 fa6f 	bl	8000648 <__aeabi_dmul>
 800c16a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c16e:	1124      	asrs	r4, r4, #4
 800c170:	2300      	movs	r3, #0
 800c172:	2602      	movs	r6, #2
 800c174:	2c00      	cmp	r4, #0
 800c176:	f040 80b2 	bne.w	800c2de <_dtoa_r+0x4fe>
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d1d3      	bne.n	800c126 <_dtoa_r+0x346>
 800c17e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c180:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c184:	2b00      	cmp	r3, #0
 800c186:	f000 80b7 	beq.w	800c2f8 <_dtoa_r+0x518>
 800c18a:	4b86      	ldr	r3, [pc, #536]	@ (800c3a4 <_dtoa_r+0x5c4>)
 800c18c:	2200      	movs	r2, #0
 800c18e:	4620      	mov	r0, r4
 800c190:	4629      	mov	r1, r5
 800c192:	f7f4 fccb 	bl	8000b2c <__aeabi_dcmplt>
 800c196:	2800      	cmp	r0, #0
 800c198:	f000 80ae 	beq.w	800c2f8 <_dtoa_r+0x518>
 800c19c:	9b07      	ldr	r3, [sp, #28]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	f000 80aa 	beq.w	800c2f8 <_dtoa_r+0x518>
 800c1a4:	9b00      	ldr	r3, [sp, #0]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	dd37      	ble.n	800c21a <_dtoa_r+0x43a>
 800c1aa:	1e7b      	subs	r3, r7, #1
 800c1ac:	9304      	str	r3, [sp, #16]
 800c1ae:	4620      	mov	r0, r4
 800c1b0:	4b7d      	ldr	r3, [pc, #500]	@ (800c3a8 <_dtoa_r+0x5c8>)
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	4629      	mov	r1, r5
 800c1b6:	f7f4 fa47 	bl	8000648 <__aeabi_dmul>
 800c1ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1be:	9c00      	ldr	r4, [sp, #0]
 800c1c0:	3601      	adds	r6, #1
 800c1c2:	4630      	mov	r0, r6
 800c1c4:	f7f4 f9d6 	bl	8000574 <__aeabi_i2d>
 800c1c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1cc:	f7f4 fa3c 	bl	8000648 <__aeabi_dmul>
 800c1d0:	4b76      	ldr	r3, [pc, #472]	@ (800c3ac <_dtoa_r+0x5cc>)
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	f7f4 f882 	bl	80002dc <__adddf3>
 800c1d8:	4605      	mov	r5, r0
 800c1da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c1de:	2c00      	cmp	r4, #0
 800c1e0:	f040 808d 	bne.w	800c2fe <_dtoa_r+0x51e>
 800c1e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1e8:	4b71      	ldr	r3, [pc, #452]	@ (800c3b0 <_dtoa_r+0x5d0>)
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	f7f4 f874 	bl	80002d8 <__aeabi_dsub>
 800c1f0:	4602      	mov	r2, r0
 800c1f2:	460b      	mov	r3, r1
 800c1f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c1f8:	462a      	mov	r2, r5
 800c1fa:	4633      	mov	r3, r6
 800c1fc:	f7f4 fcb4 	bl	8000b68 <__aeabi_dcmpgt>
 800c200:	2800      	cmp	r0, #0
 800c202:	f040 828b 	bne.w	800c71c <_dtoa_r+0x93c>
 800c206:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c20a:	462a      	mov	r2, r5
 800c20c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c210:	f7f4 fc8c 	bl	8000b2c <__aeabi_dcmplt>
 800c214:	2800      	cmp	r0, #0
 800c216:	f040 8128 	bne.w	800c46a <_dtoa_r+0x68a>
 800c21a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c21e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c222:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c224:	2b00      	cmp	r3, #0
 800c226:	f2c0 815a 	blt.w	800c4de <_dtoa_r+0x6fe>
 800c22a:	2f0e      	cmp	r7, #14
 800c22c:	f300 8157 	bgt.w	800c4de <_dtoa_r+0x6fe>
 800c230:	4b5a      	ldr	r3, [pc, #360]	@ (800c39c <_dtoa_r+0x5bc>)
 800c232:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c236:	ed93 7b00 	vldr	d7, [r3]
 800c23a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	ed8d 7b00 	vstr	d7, [sp]
 800c242:	da03      	bge.n	800c24c <_dtoa_r+0x46c>
 800c244:	9b07      	ldr	r3, [sp, #28]
 800c246:	2b00      	cmp	r3, #0
 800c248:	f340 8101 	ble.w	800c44e <_dtoa_r+0x66e>
 800c24c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c250:	4656      	mov	r6, sl
 800c252:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c256:	4620      	mov	r0, r4
 800c258:	4629      	mov	r1, r5
 800c25a:	f7f4 fb1f 	bl	800089c <__aeabi_ddiv>
 800c25e:	f7f4 fca3 	bl	8000ba8 <__aeabi_d2iz>
 800c262:	4680      	mov	r8, r0
 800c264:	f7f4 f986 	bl	8000574 <__aeabi_i2d>
 800c268:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c26c:	f7f4 f9ec 	bl	8000648 <__aeabi_dmul>
 800c270:	4602      	mov	r2, r0
 800c272:	460b      	mov	r3, r1
 800c274:	4620      	mov	r0, r4
 800c276:	4629      	mov	r1, r5
 800c278:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c27c:	f7f4 f82c 	bl	80002d8 <__aeabi_dsub>
 800c280:	f806 4b01 	strb.w	r4, [r6], #1
 800c284:	9d07      	ldr	r5, [sp, #28]
 800c286:	eba6 040a 	sub.w	r4, r6, sl
 800c28a:	42a5      	cmp	r5, r4
 800c28c:	4602      	mov	r2, r0
 800c28e:	460b      	mov	r3, r1
 800c290:	f040 8117 	bne.w	800c4c2 <_dtoa_r+0x6e2>
 800c294:	f7f4 f822 	bl	80002dc <__adddf3>
 800c298:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c29c:	4604      	mov	r4, r0
 800c29e:	460d      	mov	r5, r1
 800c2a0:	f7f4 fc62 	bl	8000b68 <__aeabi_dcmpgt>
 800c2a4:	2800      	cmp	r0, #0
 800c2a6:	f040 80f9 	bne.w	800c49c <_dtoa_r+0x6bc>
 800c2aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c2ae:	4620      	mov	r0, r4
 800c2b0:	4629      	mov	r1, r5
 800c2b2:	f7f4 fc31 	bl	8000b18 <__aeabi_dcmpeq>
 800c2b6:	b118      	cbz	r0, 800c2c0 <_dtoa_r+0x4e0>
 800c2b8:	f018 0f01 	tst.w	r8, #1
 800c2bc:	f040 80ee 	bne.w	800c49c <_dtoa_r+0x6bc>
 800c2c0:	4649      	mov	r1, r9
 800c2c2:	4658      	mov	r0, fp
 800c2c4:	f000 fc90 	bl	800cbe8 <_Bfree>
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	7033      	strb	r3, [r6, #0]
 800c2cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c2ce:	3701      	adds	r7, #1
 800c2d0:	601f      	str	r7, [r3, #0]
 800c2d2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	f000 831d 	beq.w	800c914 <_dtoa_r+0xb34>
 800c2da:	601e      	str	r6, [r3, #0]
 800c2dc:	e31a      	b.n	800c914 <_dtoa_r+0xb34>
 800c2de:	07e2      	lsls	r2, r4, #31
 800c2e0:	d505      	bpl.n	800c2ee <_dtoa_r+0x50e>
 800c2e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c2e6:	f7f4 f9af 	bl	8000648 <__aeabi_dmul>
 800c2ea:	3601      	adds	r6, #1
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	1064      	asrs	r4, r4, #1
 800c2f0:	3508      	adds	r5, #8
 800c2f2:	e73f      	b.n	800c174 <_dtoa_r+0x394>
 800c2f4:	2602      	movs	r6, #2
 800c2f6:	e742      	b.n	800c17e <_dtoa_r+0x39e>
 800c2f8:	9c07      	ldr	r4, [sp, #28]
 800c2fa:	9704      	str	r7, [sp, #16]
 800c2fc:	e761      	b.n	800c1c2 <_dtoa_r+0x3e2>
 800c2fe:	4b27      	ldr	r3, [pc, #156]	@ (800c39c <_dtoa_r+0x5bc>)
 800c300:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c302:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c306:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c30a:	4454      	add	r4, sl
 800c30c:	2900      	cmp	r1, #0
 800c30e:	d053      	beq.n	800c3b8 <_dtoa_r+0x5d8>
 800c310:	4928      	ldr	r1, [pc, #160]	@ (800c3b4 <_dtoa_r+0x5d4>)
 800c312:	2000      	movs	r0, #0
 800c314:	f7f4 fac2 	bl	800089c <__aeabi_ddiv>
 800c318:	4633      	mov	r3, r6
 800c31a:	462a      	mov	r2, r5
 800c31c:	f7f3 ffdc 	bl	80002d8 <__aeabi_dsub>
 800c320:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c324:	4656      	mov	r6, sl
 800c326:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c32a:	f7f4 fc3d 	bl	8000ba8 <__aeabi_d2iz>
 800c32e:	4605      	mov	r5, r0
 800c330:	f7f4 f920 	bl	8000574 <__aeabi_i2d>
 800c334:	4602      	mov	r2, r0
 800c336:	460b      	mov	r3, r1
 800c338:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c33c:	f7f3 ffcc 	bl	80002d8 <__aeabi_dsub>
 800c340:	3530      	adds	r5, #48	@ 0x30
 800c342:	4602      	mov	r2, r0
 800c344:	460b      	mov	r3, r1
 800c346:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c34a:	f806 5b01 	strb.w	r5, [r6], #1
 800c34e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c352:	f7f4 fbeb 	bl	8000b2c <__aeabi_dcmplt>
 800c356:	2800      	cmp	r0, #0
 800c358:	d171      	bne.n	800c43e <_dtoa_r+0x65e>
 800c35a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c35e:	4911      	ldr	r1, [pc, #68]	@ (800c3a4 <_dtoa_r+0x5c4>)
 800c360:	2000      	movs	r0, #0
 800c362:	f7f3 ffb9 	bl	80002d8 <__aeabi_dsub>
 800c366:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c36a:	f7f4 fbdf 	bl	8000b2c <__aeabi_dcmplt>
 800c36e:	2800      	cmp	r0, #0
 800c370:	f040 8095 	bne.w	800c49e <_dtoa_r+0x6be>
 800c374:	42a6      	cmp	r6, r4
 800c376:	f43f af50 	beq.w	800c21a <_dtoa_r+0x43a>
 800c37a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c37e:	4b0a      	ldr	r3, [pc, #40]	@ (800c3a8 <_dtoa_r+0x5c8>)
 800c380:	2200      	movs	r2, #0
 800c382:	f7f4 f961 	bl	8000648 <__aeabi_dmul>
 800c386:	4b08      	ldr	r3, [pc, #32]	@ (800c3a8 <_dtoa_r+0x5c8>)
 800c388:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c38c:	2200      	movs	r2, #0
 800c38e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c392:	f7f4 f959 	bl	8000648 <__aeabi_dmul>
 800c396:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c39a:	e7c4      	b.n	800c326 <_dtoa_r+0x546>
 800c39c:	0800fa80 	.word	0x0800fa80
 800c3a0:	0800fa58 	.word	0x0800fa58
 800c3a4:	3ff00000 	.word	0x3ff00000
 800c3a8:	40240000 	.word	0x40240000
 800c3ac:	401c0000 	.word	0x401c0000
 800c3b0:	40140000 	.word	0x40140000
 800c3b4:	3fe00000 	.word	0x3fe00000
 800c3b8:	4631      	mov	r1, r6
 800c3ba:	4628      	mov	r0, r5
 800c3bc:	f7f4 f944 	bl	8000648 <__aeabi_dmul>
 800c3c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c3c4:	9415      	str	r4, [sp, #84]	@ 0x54
 800c3c6:	4656      	mov	r6, sl
 800c3c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3cc:	f7f4 fbec 	bl	8000ba8 <__aeabi_d2iz>
 800c3d0:	4605      	mov	r5, r0
 800c3d2:	f7f4 f8cf 	bl	8000574 <__aeabi_i2d>
 800c3d6:	4602      	mov	r2, r0
 800c3d8:	460b      	mov	r3, r1
 800c3da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3de:	f7f3 ff7b 	bl	80002d8 <__aeabi_dsub>
 800c3e2:	3530      	adds	r5, #48	@ 0x30
 800c3e4:	f806 5b01 	strb.w	r5, [r6], #1
 800c3e8:	4602      	mov	r2, r0
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	42a6      	cmp	r6, r4
 800c3ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c3f2:	f04f 0200 	mov.w	r2, #0
 800c3f6:	d124      	bne.n	800c442 <_dtoa_r+0x662>
 800c3f8:	4bac      	ldr	r3, [pc, #688]	@ (800c6ac <_dtoa_r+0x8cc>)
 800c3fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c3fe:	f7f3 ff6d 	bl	80002dc <__adddf3>
 800c402:	4602      	mov	r2, r0
 800c404:	460b      	mov	r3, r1
 800c406:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c40a:	f7f4 fbad 	bl	8000b68 <__aeabi_dcmpgt>
 800c40e:	2800      	cmp	r0, #0
 800c410:	d145      	bne.n	800c49e <_dtoa_r+0x6be>
 800c412:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c416:	49a5      	ldr	r1, [pc, #660]	@ (800c6ac <_dtoa_r+0x8cc>)
 800c418:	2000      	movs	r0, #0
 800c41a:	f7f3 ff5d 	bl	80002d8 <__aeabi_dsub>
 800c41e:	4602      	mov	r2, r0
 800c420:	460b      	mov	r3, r1
 800c422:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c426:	f7f4 fb81 	bl	8000b2c <__aeabi_dcmplt>
 800c42a:	2800      	cmp	r0, #0
 800c42c:	f43f aef5 	beq.w	800c21a <_dtoa_r+0x43a>
 800c430:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c432:	1e73      	subs	r3, r6, #1
 800c434:	9315      	str	r3, [sp, #84]	@ 0x54
 800c436:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c43a:	2b30      	cmp	r3, #48	@ 0x30
 800c43c:	d0f8      	beq.n	800c430 <_dtoa_r+0x650>
 800c43e:	9f04      	ldr	r7, [sp, #16]
 800c440:	e73e      	b.n	800c2c0 <_dtoa_r+0x4e0>
 800c442:	4b9b      	ldr	r3, [pc, #620]	@ (800c6b0 <_dtoa_r+0x8d0>)
 800c444:	f7f4 f900 	bl	8000648 <__aeabi_dmul>
 800c448:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c44c:	e7bc      	b.n	800c3c8 <_dtoa_r+0x5e8>
 800c44e:	d10c      	bne.n	800c46a <_dtoa_r+0x68a>
 800c450:	4b98      	ldr	r3, [pc, #608]	@ (800c6b4 <_dtoa_r+0x8d4>)
 800c452:	2200      	movs	r2, #0
 800c454:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c458:	f7f4 f8f6 	bl	8000648 <__aeabi_dmul>
 800c45c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c460:	f7f4 fb78 	bl	8000b54 <__aeabi_dcmpge>
 800c464:	2800      	cmp	r0, #0
 800c466:	f000 8157 	beq.w	800c718 <_dtoa_r+0x938>
 800c46a:	2400      	movs	r4, #0
 800c46c:	4625      	mov	r5, r4
 800c46e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c470:	43db      	mvns	r3, r3
 800c472:	9304      	str	r3, [sp, #16]
 800c474:	4656      	mov	r6, sl
 800c476:	2700      	movs	r7, #0
 800c478:	4621      	mov	r1, r4
 800c47a:	4658      	mov	r0, fp
 800c47c:	f000 fbb4 	bl	800cbe8 <_Bfree>
 800c480:	2d00      	cmp	r5, #0
 800c482:	d0dc      	beq.n	800c43e <_dtoa_r+0x65e>
 800c484:	b12f      	cbz	r7, 800c492 <_dtoa_r+0x6b2>
 800c486:	42af      	cmp	r7, r5
 800c488:	d003      	beq.n	800c492 <_dtoa_r+0x6b2>
 800c48a:	4639      	mov	r1, r7
 800c48c:	4658      	mov	r0, fp
 800c48e:	f000 fbab 	bl	800cbe8 <_Bfree>
 800c492:	4629      	mov	r1, r5
 800c494:	4658      	mov	r0, fp
 800c496:	f000 fba7 	bl	800cbe8 <_Bfree>
 800c49a:	e7d0      	b.n	800c43e <_dtoa_r+0x65e>
 800c49c:	9704      	str	r7, [sp, #16]
 800c49e:	4633      	mov	r3, r6
 800c4a0:	461e      	mov	r6, r3
 800c4a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4a6:	2a39      	cmp	r2, #57	@ 0x39
 800c4a8:	d107      	bne.n	800c4ba <_dtoa_r+0x6da>
 800c4aa:	459a      	cmp	sl, r3
 800c4ac:	d1f8      	bne.n	800c4a0 <_dtoa_r+0x6c0>
 800c4ae:	9a04      	ldr	r2, [sp, #16]
 800c4b0:	3201      	adds	r2, #1
 800c4b2:	9204      	str	r2, [sp, #16]
 800c4b4:	2230      	movs	r2, #48	@ 0x30
 800c4b6:	f88a 2000 	strb.w	r2, [sl]
 800c4ba:	781a      	ldrb	r2, [r3, #0]
 800c4bc:	3201      	adds	r2, #1
 800c4be:	701a      	strb	r2, [r3, #0]
 800c4c0:	e7bd      	b.n	800c43e <_dtoa_r+0x65e>
 800c4c2:	4b7b      	ldr	r3, [pc, #492]	@ (800c6b0 <_dtoa_r+0x8d0>)
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	f7f4 f8bf 	bl	8000648 <__aeabi_dmul>
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	4604      	mov	r4, r0
 800c4d0:	460d      	mov	r5, r1
 800c4d2:	f7f4 fb21 	bl	8000b18 <__aeabi_dcmpeq>
 800c4d6:	2800      	cmp	r0, #0
 800c4d8:	f43f aebb 	beq.w	800c252 <_dtoa_r+0x472>
 800c4dc:	e6f0      	b.n	800c2c0 <_dtoa_r+0x4e0>
 800c4de:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c4e0:	2a00      	cmp	r2, #0
 800c4e2:	f000 80db 	beq.w	800c69c <_dtoa_r+0x8bc>
 800c4e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4e8:	2a01      	cmp	r2, #1
 800c4ea:	f300 80bf 	bgt.w	800c66c <_dtoa_r+0x88c>
 800c4ee:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c4f0:	2a00      	cmp	r2, #0
 800c4f2:	f000 80b7 	beq.w	800c664 <_dtoa_r+0x884>
 800c4f6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c4fa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c4fc:	4646      	mov	r6, r8
 800c4fe:	9a08      	ldr	r2, [sp, #32]
 800c500:	2101      	movs	r1, #1
 800c502:	441a      	add	r2, r3
 800c504:	4658      	mov	r0, fp
 800c506:	4498      	add	r8, r3
 800c508:	9208      	str	r2, [sp, #32]
 800c50a:	f000 fc6b 	bl	800cde4 <__i2b>
 800c50e:	4605      	mov	r5, r0
 800c510:	b15e      	cbz	r6, 800c52a <_dtoa_r+0x74a>
 800c512:	9b08      	ldr	r3, [sp, #32]
 800c514:	2b00      	cmp	r3, #0
 800c516:	dd08      	ble.n	800c52a <_dtoa_r+0x74a>
 800c518:	42b3      	cmp	r3, r6
 800c51a:	9a08      	ldr	r2, [sp, #32]
 800c51c:	bfa8      	it	ge
 800c51e:	4633      	movge	r3, r6
 800c520:	eba8 0803 	sub.w	r8, r8, r3
 800c524:	1af6      	subs	r6, r6, r3
 800c526:	1ad3      	subs	r3, r2, r3
 800c528:	9308      	str	r3, [sp, #32]
 800c52a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c52c:	b1f3      	cbz	r3, 800c56c <_dtoa_r+0x78c>
 800c52e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c530:	2b00      	cmp	r3, #0
 800c532:	f000 80b7 	beq.w	800c6a4 <_dtoa_r+0x8c4>
 800c536:	b18c      	cbz	r4, 800c55c <_dtoa_r+0x77c>
 800c538:	4629      	mov	r1, r5
 800c53a:	4622      	mov	r2, r4
 800c53c:	4658      	mov	r0, fp
 800c53e:	f000 fd11 	bl	800cf64 <__pow5mult>
 800c542:	464a      	mov	r2, r9
 800c544:	4601      	mov	r1, r0
 800c546:	4605      	mov	r5, r0
 800c548:	4658      	mov	r0, fp
 800c54a:	f000 fc61 	bl	800ce10 <__multiply>
 800c54e:	4649      	mov	r1, r9
 800c550:	9004      	str	r0, [sp, #16]
 800c552:	4658      	mov	r0, fp
 800c554:	f000 fb48 	bl	800cbe8 <_Bfree>
 800c558:	9b04      	ldr	r3, [sp, #16]
 800c55a:	4699      	mov	r9, r3
 800c55c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c55e:	1b1a      	subs	r2, r3, r4
 800c560:	d004      	beq.n	800c56c <_dtoa_r+0x78c>
 800c562:	4649      	mov	r1, r9
 800c564:	4658      	mov	r0, fp
 800c566:	f000 fcfd 	bl	800cf64 <__pow5mult>
 800c56a:	4681      	mov	r9, r0
 800c56c:	2101      	movs	r1, #1
 800c56e:	4658      	mov	r0, fp
 800c570:	f000 fc38 	bl	800cde4 <__i2b>
 800c574:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c576:	4604      	mov	r4, r0
 800c578:	2b00      	cmp	r3, #0
 800c57a:	f000 81cf 	beq.w	800c91c <_dtoa_r+0xb3c>
 800c57e:	461a      	mov	r2, r3
 800c580:	4601      	mov	r1, r0
 800c582:	4658      	mov	r0, fp
 800c584:	f000 fcee 	bl	800cf64 <__pow5mult>
 800c588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c58a:	2b01      	cmp	r3, #1
 800c58c:	4604      	mov	r4, r0
 800c58e:	f300 8095 	bgt.w	800c6bc <_dtoa_r+0x8dc>
 800c592:	9b02      	ldr	r3, [sp, #8]
 800c594:	2b00      	cmp	r3, #0
 800c596:	f040 8087 	bne.w	800c6a8 <_dtoa_r+0x8c8>
 800c59a:	9b03      	ldr	r3, [sp, #12]
 800c59c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	f040 8089 	bne.w	800c6b8 <_dtoa_r+0x8d8>
 800c5a6:	9b03      	ldr	r3, [sp, #12]
 800c5a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c5ac:	0d1b      	lsrs	r3, r3, #20
 800c5ae:	051b      	lsls	r3, r3, #20
 800c5b0:	b12b      	cbz	r3, 800c5be <_dtoa_r+0x7de>
 800c5b2:	9b08      	ldr	r3, [sp, #32]
 800c5b4:	3301      	adds	r3, #1
 800c5b6:	9308      	str	r3, [sp, #32]
 800c5b8:	f108 0801 	add.w	r8, r8, #1
 800c5bc:	2301      	movs	r3, #1
 800c5be:	930a      	str	r3, [sp, #40]	@ 0x28
 800c5c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	f000 81b0 	beq.w	800c928 <_dtoa_r+0xb48>
 800c5c8:	6923      	ldr	r3, [r4, #16]
 800c5ca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c5ce:	6918      	ldr	r0, [r3, #16]
 800c5d0:	f000 fbbc 	bl	800cd4c <__hi0bits>
 800c5d4:	f1c0 0020 	rsb	r0, r0, #32
 800c5d8:	9b08      	ldr	r3, [sp, #32]
 800c5da:	4418      	add	r0, r3
 800c5dc:	f010 001f 	ands.w	r0, r0, #31
 800c5e0:	d077      	beq.n	800c6d2 <_dtoa_r+0x8f2>
 800c5e2:	f1c0 0320 	rsb	r3, r0, #32
 800c5e6:	2b04      	cmp	r3, #4
 800c5e8:	dd6b      	ble.n	800c6c2 <_dtoa_r+0x8e2>
 800c5ea:	9b08      	ldr	r3, [sp, #32]
 800c5ec:	f1c0 001c 	rsb	r0, r0, #28
 800c5f0:	4403      	add	r3, r0
 800c5f2:	4480      	add	r8, r0
 800c5f4:	4406      	add	r6, r0
 800c5f6:	9308      	str	r3, [sp, #32]
 800c5f8:	f1b8 0f00 	cmp.w	r8, #0
 800c5fc:	dd05      	ble.n	800c60a <_dtoa_r+0x82a>
 800c5fe:	4649      	mov	r1, r9
 800c600:	4642      	mov	r2, r8
 800c602:	4658      	mov	r0, fp
 800c604:	f000 fd08 	bl	800d018 <__lshift>
 800c608:	4681      	mov	r9, r0
 800c60a:	9b08      	ldr	r3, [sp, #32]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	dd05      	ble.n	800c61c <_dtoa_r+0x83c>
 800c610:	4621      	mov	r1, r4
 800c612:	461a      	mov	r2, r3
 800c614:	4658      	mov	r0, fp
 800c616:	f000 fcff 	bl	800d018 <__lshift>
 800c61a:	4604      	mov	r4, r0
 800c61c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d059      	beq.n	800c6d6 <_dtoa_r+0x8f6>
 800c622:	4621      	mov	r1, r4
 800c624:	4648      	mov	r0, r9
 800c626:	f000 fd63 	bl	800d0f0 <__mcmp>
 800c62a:	2800      	cmp	r0, #0
 800c62c:	da53      	bge.n	800c6d6 <_dtoa_r+0x8f6>
 800c62e:	1e7b      	subs	r3, r7, #1
 800c630:	9304      	str	r3, [sp, #16]
 800c632:	4649      	mov	r1, r9
 800c634:	2300      	movs	r3, #0
 800c636:	220a      	movs	r2, #10
 800c638:	4658      	mov	r0, fp
 800c63a:	f000 faf7 	bl	800cc2c <__multadd>
 800c63e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c640:	4681      	mov	r9, r0
 800c642:	2b00      	cmp	r3, #0
 800c644:	f000 8172 	beq.w	800c92c <_dtoa_r+0xb4c>
 800c648:	2300      	movs	r3, #0
 800c64a:	4629      	mov	r1, r5
 800c64c:	220a      	movs	r2, #10
 800c64e:	4658      	mov	r0, fp
 800c650:	f000 faec 	bl	800cc2c <__multadd>
 800c654:	9b00      	ldr	r3, [sp, #0]
 800c656:	2b00      	cmp	r3, #0
 800c658:	4605      	mov	r5, r0
 800c65a:	dc67      	bgt.n	800c72c <_dtoa_r+0x94c>
 800c65c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c65e:	2b02      	cmp	r3, #2
 800c660:	dc41      	bgt.n	800c6e6 <_dtoa_r+0x906>
 800c662:	e063      	b.n	800c72c <_dtoa_r+0x94c>
 800c664:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c666:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c66a:	e746      	b.n	800c4fa <_dtoa_r+0x71a>
 800c66c:	9b07      	ldr	r3, [sp, #28]
 800c66e:	1e5c      	subs	r4, r3, #1
 800c670:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c672:	42a3      	cmp	r3, r4
 800c674:	bfbf      	itttt	lt
 800c676:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c678:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c67a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c67c:	1ae3      	sublt	r3, r4, r3
 800c67e:	bfb4      	ite	lt
 800c680:	18d2      	addlt	r2, r2, r3
 800c682:	1b1c      	subge	r4, r3, r4
 800c684:	9b07      	ldr	r3, [sp, #28]
 800c686:	bfbc      	itt	lt
 800c688:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c68a:	2400      	movlt	r4, #0
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	bfb5      	itete	lt
 800c690:	eba8 0603 	sublt.w	r6, r8, r3
 800c694:	9b07      	ldrge	r3, [sp, #28]
 800c696:	2300      	movlt	r3, #0
 800c698:	4646      	movge	r6, r8
 800c69a:	e730      	b.n	800c4fe <_dtoa_r+0x71e>
 800c69c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c69e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c6a0:	4646      	mov	r6, r8
 800c6a2:	e735      	b.n	800c510 <_dtoa_r+0x730>
 800c6a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c6a6:	e75c      	b.n	800c562 <_dtoa_r+0x782>
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	e788      	b.n	800c5be <_dtoa_r+0x7de>
 800c6ac:	3fe00000 	.word	0x3fe00000
 800c6b0:	40240000 	.word	0x40240000
 800c6b4:	40140000 	.word	0x40140000
 800c6b8:	9b02      	ldr	r3, [sp, #8]
 800c6ba:	e780      	b.n	800c5be <_dtoa_r+0x7de>
 800c6bc:	2300      	movs	r3, #0
 800c6be:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6c0:	e782      	b.n	800c5c8 <_dtoa_r+0x7e8>
 800c6c2:	d099      	beq.n	800c5f8 <_dtoa_r+0x818>
 800c6c4:	9a08      	ldr	r2, [sp, #32]
 800c6c6:	331c      	adds	r3, #28
 800c6c8:	441a      	add	r2, r3
 800c6ca:	4498      	add	r8, r3
 800c6cc:	441e      	add	r6, r3
 800c6ce:	9208      	str	r2, [sp, #32]
 800c6d0:	e792      	b.n	800c5f8 <_dtoa_r+0x818>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	e7f6      	b.n	800c6c4 <_dtoa_r+0x8e4>
 800c6d6:	9b07      	ldr	r3, [sp, #28]
 800c6d8:	9704      	str	r7, [sp, #16]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	dc20      	bgt.n	800c720 <_dtoa_r+0x940>
 800c6de:	9300      	str	r3, [sp, #0]
 800c6e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6e2:	2b02      	cmp	r3, #2
 800c6e4:	dd1e      	ble.n	800c724 <_dtoa_r+0x944>
 800c6e6:	9b00      	ldr	r3, [sp, #0]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	f47f aec0 	bne.w	800c46e <_dtoa_r+0x68e>
 800c6ee:	4621      	mov	r1, r4
 800c6f0:	2205      	movs	r2, #5
 800c6f2:	4658      	mov	r0, fp
 800c6f4:	f000 fa9a 	bl	800cc2c <__multadd>
 800c6f8:	4601      	mov	r1, r0
 800c6fa:	4604      	mov	r4, r0
 800c6fc:	4648      	mov	r0, r9
 800c6fe:	f000 fcf7 	bl	800d0f0 <__mcmp>
 800c702:	2800      	cmp	r0, #0
 800c704:	f77f aeb3 	ble.w	800c46e <_dtoa_r+0x68e>
 800c708:	4656      	mov	r6, sl
 800c70a:	2331      	movs	r3, #49	@ 0x31
 800c70c:	f806 3b01 	strb.w	r3, [r6], #1
 800c710:	9b04      	ldr	r3, [sp, #16]
 800c712:	3301      	adds	r3, #1
 800c714:	9304      	str	r3, [sp, #16]
 800c716:	e6ae      	b.n	800c476 <_dtoa_r+0x696>
 800c718:	9c07      	ldr	r4, [sp, #28]
 800c71a:	9704      	str	r7, [sp, #16]
 800c71c:	4625      	mov	r5, r4
 800c71e:	e7f3      	b.n	800c708 <_dtoa_r+0x928>
 800c720:	9b07      	ldr	r3, [sp, #28]
 800c722:	9300      	str	r3, [sp, #0]
 800c724:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c726:	2b00      	cmp	r3, #0
 800c728:	f000 8104 	beq.w	800c934 <_dtoa_r+0xb54>
 800c72c:	2e00      	cmp	r6, #0
 800c72e:	dd05      	ble.n	800c73c <_dtoa_r+0x95c>
 800c730:	4629      	mov	r1, r5
 800c732:	4632      	mov	r2, r6
 800c734:	4658      	mov	r0, fp
 800c736:	f000 fc6f 	bl	800d018 <__lshift>
 800c73a:	4605      	mov	r5, r0
 800c73c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d05a      	beq.n	800c7f8 <_dtoa_r+0xa18>
 800c742:	6869      	ldr	r1, [r5, #4]
 800c744:	4658      	mov	r0, fp
 800c746:	f000 fa0f 	bl	800cb68 <_Balloc>
 800c74a:	4606      	mov	r6, r0
 800c74c:	b928      	cbnz	r0, 800c75a <_dtoa_r+0x97a>
 800c74e:	4b84      	ldr	r3, [pc, #528]	@ (800c960 <_dtoa_r+0xb80>)
 800c750:	4602      	mov	r2, r0
 800c752:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c756:	f7ff bb5a 	b.w	800be0e <_dtoa_r+0x2e>
 800c75a:	692a      	ldr	r2, [r5, #16]
 800c75c:	3202      	adds	r2, #2
 800c75e:	0092      	lsls	r2, r2, #2
 800c760:	f105 010c 	add.w	r1, r5, #12
 800c764:	300c      	adds	r0, #12
 800c766:	f7ff fa9c 	bl	800bca2 <memcpy>
 800c76a:	2201      	movs	r2, #1
 800c76c:	4631      	mov	r1, r6
 800c76e:	4658      	mov	r0, fp
 800c770:	f000 fc52 	bl	800d018 <__lshift>
 800c774:	f10a 0301 	add.w	r3, sl, #1
 800c778:	9307      	str	r3, [sp, #28]
 800c77a:	9b00      	ldr	r3, [sp, #0]
 800c77c:	4453      	add	r3, sl
 800c77e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c780:	9b02      	ldr	r3, [sp, #8]
 800c782:	f003 0301 	and.w	r3, r3, #1
 800c786:	462f      	mov	r7, r5
 800c788:	930a      	str	r3, [sp, #40]	@ 0x28
 800c78a:	4605      	mov	r5, r0
 800c78c:	9b07      	ldr	r3, [sp, #28]
 800c78e:	4621      	mov	r1, r4
 800c790:	3b01      	subs	r3, #1
 800c792:	4648      	mov	r0, r9
 800c794:	9300      	str	r3, [sp, #0]
 800c796:	f7ff fa99 	bl	800bccc <quorem>
 800c79a:	4639      	mov	r1, r7
 800c79c:	9002      	str	r0, [sp, #8]
 800c79e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c7a2:	4648      	mov	r0, r9
 800c7a4:	f000 fca4 	bl	800d0f0 <__mcmp>
 800c7a8:	462a      	mov	r2, r5
 800c7aa:	9008      	str	r0, [sp, #32]
 800c7ac:	4621      	mov	r1, r4
 800c7ae:	4658      	mov	r0, fp
 800c7b0:	f000 fcba 	bl	800d128 <__mdiff>
 800c7b4:	68c2      	ldr	r2, [r0, #12]
 800c7b6:	4606      	mov	r6, r0
 800c7b8:	bb02      	cbnz	r2, 800c7fc <_dtoa_r+0xa1c>
 800c7ba:	4601      	mov	r1, r0
 800c7bc:	4648      	mov	r0, r9
 800c7be:	f000 fc97 	bl	800d0f0 <__mcmp>
 800c7c2:	4602      	mov	r2, r0
 800c7c4:	4631      	mov	r1, r6
 800c7c6:	4658      	mov	r0, fp
 800c7c8:	920e      	str	r2, [sp, #56]	@ 0x38
 800c7ca:	f000 fa0d 	bl	800cbe8 <_Bfree>
 800c7ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7d0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7d2:	9e07      	ldr	r6, [sp, #28]
 800c7d4:	ea43 0102 	orr.w	r1, r3, r2
 800c7d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7da:	4319      	orrs	r1, r3
 800c7dc:	d110      	bne.n	800c800 <_dtoa_r+0xa20>
 800c7de:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c7e2:	d029      	beq.n	800c838 <_dtoa_r+0xa58>
 800c7e4:	9b08      	ldr	r3, [sp, #32]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	dd02      	ble.n	800c7f0 <_dtoa_r+0xa10>
 800c7ea:	9b02      	ldr	r3, [sp, #8]
 800c7ec:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c7f0:	9b00      	ldr	r3, [sp, #0]
 800c7f2:	f883 8000 	strb.w	r8, [r3]
 800c7f6:	e63f      	b.n	800c478 <_dtoa_r+0x698>
 800c7f8:	4628      	mov	r0, r5
 800c7fa:	e7bb      	b.n	800c774 <_dtoa_r+0x994>
 800c7fc:	2201      	movs	r2, #1
 800c7fe:	e7e1      	b.n	800c7c4 <_dtoa_r+0x9e4>
 800c800:	9b08      	ldr	r3, [sp, #32]
 800c802:	2b00      	cmp	r3, #0
 800c804:	db04      	blt.n	800c810 <_dtoa_r+0xa30>
 800c806:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c808:	430b      	orrs	r3, r1
 800c80a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c80c:	430b      	orrs	r3, r1
 800c80e:	d120      	bne.n	800c852 <_dtoa_r+0xa72>
 800c810:	2a00      	cmp	r2, #0
 800c812:	dded      	ble.n	800c7f0 <_dtoa_r+0xa10>
 800c814:	4649      	mov	r1, r9
 800c816:	2201      	movs	r2, #1
 800c818:	4658      	mov	r0, fp
 800c81a:	f000 fbfd 	bl	800d018 <__lshift>
 800c81e:	4621      	mov	r1, r4
 800c820:	4681      	mov	r9, r0
 800c822:	f000 fc65 	bl	800d0f0 <__mcmp>
 800c826:	2800      	cmp	r0, #0
 800c828:	dc03      	bgt.n	800c832 <_dtoa_r+0xa52>
 800c82a:	d1e1      	bne.n	800c7f0 <_dtoa_r+0xa10>
 800c82c:	f018 0f01 	tst.w	r8, #1
 800c830:	d0de      	beq.n	800c7f0 <_dtoa_r+0xa10>
 800c832:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c836:	d1d8      	bne.n	800c7ea <_dtoa_r+0xa0a>
 800c838:	9a00      	ldr	r2, [sp, #0]
 800c83a:	2339      	movs	r3, #57	@ 0x39
 800c83c:	7013      	strb	r3, [r2, #0]
 800c83e:	4633      	mov	r3, r6
 800c840:	461e      	mov	r6, r3
 800c842:	3b01      	subs	r3, #1
 800c844:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c848:	2a39      	cmp	r2, #57	@ 0x39
 800c84a:	d052      	beq.n	800c8f2 <_dtoa_r+0xb12>
 800c84c:	3201      	adds	r2, #1
 800c84e:	701a      	strb	r2, [r3, #0]
 800c850:	e612      	b.n	800c478 <_dtoa_r+0x698>
 800c852:	2a00      	cmp	r2, #0
 800c854:	dd07      	ble.n	800c866 <_dtoa_r+0xa86>
 800c856:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c85a:	d0ed      	beq.n	800c838 <_dtoa_r+0xa58>
 800c85c:	9a00      	ldr	r2, [sp, #0]
 800c85e:	f108 0301 	add.w	r3, r8, #1
 800c862:	7013      	strb	r3, [r2, #0]
 800c864:	e608      	b.n	800c478 <_dtoa_r+0x698>
 800c866:	9b07      	ldr	r3, [sp, #28]
 800c868:	9a07      	ldr	r2, [sp, #28]
 800c86a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c86e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c870:	4293      	cmp	r3, r2
 800c872:	d028      	beq.n	800c8c6 <_dtoa_r+0xae6>
 800c874:	4649      	mov	r1, r9
 800c876:	2300      	movs	r3, #0
 800c878:	220a      	movs	r2, #10
 800c87a:	4658      	mov	r0, fp
 800c87c:	f000 f9d6 	bl	800cc2c <__multadd>
 800c880:	42af      	cmp	r7, r5
 800c882:	4681      	mov	r9, r0
 800c884:	f04f 0300 	mov.w	r3, #0
 800c888:	f04f 020a 	mov.w	r2, #10
 800c88c:	4639      	mov	r1, r7
 800c88e:	4658      	mov	r0, fp
 800c890:	d107      	bne.n	800c8a2 <_dtoa_r+0xac2>
 800c892:	f000 f9cb 	bl	800cc2c <__multadd>
 800c896:	4607      	mov	r7, r0
 800c898:	4605      	mov	r5, r0
 800c89a:	9b07      	ldr	r3, [sp, #28]
 800c89c:	3301      	adds	r3, #1
 800c89e:	9307      	str	r3, [sp, #28]
 800c8a0:	e774      	b.n	800c78c <_dtoa_r+0x9ac>
 800c8a2:	f000 f9c3 	bl	800cc2c <__multadd>
 800c8a6:	4629      	mov	r1, r5
 800c8a8:	4607      	mov	r7, r0
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	220a      	movs	r2, #10
 800c8ae:	4658      	mov	r0, fp
 800c8b0:	f000 f9bc 	bl	800cc2c <__multadd>
 800c8b4:	4605      	mov	r5, r0
 800c8b6:	e7f0      	b.n	800c89a <_dtoa_r+0xaba>
 800c8b8:	9b00      	ldr	r3, [sp, #0]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	bfcc      	ite	gt
 800c8be:	461e      	movgt	r6, r3
 800c8c0:	2601      	movle	r6, #1
 800c8c2:	4456      	add	r6, sl
 800c8c4:	2700      	movs	r7, #0
 800c8c6:	4649      	mov	r1, r9
 800c8c8:	2201      	movs	r2, #1
 800c8ca:	4658      	mov	r0, fp
 800c8cc:	f000 fba4 	bl	800d018 <__lshift>
 800c8d0:	4621      	mov	r1, r4
 800c8d2:	4681      	mov	r9, r0
 800c8d4:	f000 fc0c 	bl	800d0f0 <__mcmp>
 800c8d8:	2800      	cmp	r0, #0
 800c8da:	dcb0      	bgt.n	800c83e <_dtoa_r+0xa5e>
 800c8dc:	d102      	bne.n	800c8e4 <_dtoa_r+0xb04>
 800c8de:	f018 0f01 	tst.w	r8, #1
 800c8e2:	d1ac      	bne.n	800c83e <_dtoa_r+0xa5e>
 800c8e4:	4633      	mov	r3, r6
 800c8e6:	461e      	mov	r6, r3
 800c8e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c8ec:	2a30      	cmp	r2, #48	@ 0x30
 800c8ee:	d0fa      	beq.n	800c8e6 <_dtoa_r+0xb06>
 800c8f0:	e5c2      	b.n	800c478 <_dtoa_r+0x698>
 800c8f2:	459a      	cmp	sl, r3
 800c8f4:	d1a4      	bne.n	800c840 <_dtoa_r+0xa60>
 800c8f6:	9b04      	ldr	r3, [sp, #16]
 800c8f8:	3301      	adds	r3, #1
 800c8fa:	9304      	str	r3, [sp, #16]
 800c8fc:	2331      	movs	r3, #49	@ 0x31
 800c8fe:	f88a 3000 	strb.w	r3, [sl]
 800c902:	e5b9      	b.n	800c478 <_dtoa_r+0x698>
 800c904:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c906:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c964 <_dtoa_r+0xb84>
 800c90a:	b11b      	cbz	r3, 800c914 <_dtoa_r+0xb34>
 800c90c:	f10a 0308 	add.w	r3, sl, #8
 800c910:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c912:	6013      	str	r3, [r2, #0]
 800c914:	4650      	mov	r0, sl
 800c916:	b019      	add	sp, #100	@ 0x64
 800c918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c91c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c91e:	2b01      	cmp	r3, #1
 800c920:	f77f ae37 	ble.w	800c592 <_dtoa_r+0x7b2>
 800c924:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c926:	930a      	str	r3, [sp, #40]	@ 0x28
 800c928:	2001      	movs	r0, #1
 800c92a:	e655      	b.n	800c5d8 <_dtoa_r+0x7f8>
 800c92c:	9b00      	ldr	r3, [sp, #0]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	f77f aed6 	ble.w	800c6e0 <_dtoa_r+0x900>
 800c934:	4656      	mov	r6, sl
 800c936:	4621      	mov	r1, r4
 800c938:	4648      	mov	r0, r9
 800c93a:	f7ff f9c7 	bl	800bccc <quorem>
 800c93e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c942:	f806 8b01 	strb.w	r8, [r6], #1
 800c946:	9b00      	ldr	r3, [sp, #0]
 800c948:	eba6 020a 	sub.w	r2, r6, sl
 800c94c:	4293      	cmp	r3, r2
 800c94e:	ddb3      	ble.n	800c8b8 <_dtoa_r+0xad8>
 800c950:	4649      	mov	r1, r9
 800c952:	2300      	movs	r3, #0
 800c954:	220a      	movs	r2, #10
 800c956:	4658      	mov	r0, fp
 800c958:	f000 f968 	bl	800cc2c <__multadd>
 800c95c:	4681      	mov	r9, r0
 800c95e:	e7ea      	b.n	800c936 <_dtoa_r+0xb56>
 800c960:	0800f9dd 	.word	0x0800f9dd
 800c964:	0800f961 	.word	0x0800f961

0800c968 <_free_r>:
 800c968:	b538      	push	{r3, r4, r5, lr}
 800c96a:	4605      	mov	r5, r0
 800c96c:	2900      	cmp	r1, #0
 800c96e:	d041      	beq.n	800c9f4 <_free_r+0x8c>
 800c970:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c974:	1f0c      	subs	r4, r1, #4
 800c976:	2b00      	cmp	r3, #0
 800c978:	bfb8      	it	lt
 800c97a:	18e4      	addlt	r4, r4, r3
 800c97c:	f000 f8e8 	bl	800cb50 <__malloc_lock>
 800c980:	4a1d      	ldr	r2, [pc, #116]	@ (800c9f8 <_free_r+0x90>)
 800c982:	6813      	ldr	r3, [r2, #0]
 800c984:	b933      	cbnz	r3, 800c994 <_free_r+0x2c>
 800c986:	6063      	str	r3, [r4, #4]
 800c988:	6014      	str	r4, [r2, #0]
 800c98a:	4628      	mov	r0, r5
 800c98c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c990:	f000 b8e4 	b.w	800cb5c <__malloc_unlock>
 800c994:	42a3      	cmp	r3, r4
 800c996:	d908      	bls.n	800c9aa <_free_r+0x42>
 800c998:	6820      	ldr	r0, [r4, #0]
 800c99a:	1821      	adds	r1, r4, r0
 800c99c:	428b      	cmp	r3, r1
 800c99e:	bf01      	itttt	eq
 800c9a0:	6819      	ldreq	r1, [r3, #0]
 800c9a2:	685b      	ldreq	r3, [r3, #4]
 800c9a4:	1809      	addeq	r1, r1, r0
 800c9a6:	6021      	streq	r1, [r4, #0]
 800c9a8:	e7ed      	b.n	800c986 <_free_r+0x1e>
 800c9aa:	461a      	mov	r2, r3
 800c9ac:	685b      	ldr	r3, [r3, #4]
 800c9ae:	b10b      	cbz	r3, 800c9b4 <_free_r+0x4c>
 800c9b0:	42a3      	cmp	r3, r4
 800c9b2:	d9fa      	bls.n	800c9aa <_free_r+0x42>
 800c9b4:	6811      	ldr	r1, [r2, #0]
 800c9b6:	1850      	adds	r0, r2, r1
 800c9b8:	42a0      	cmp	r0, r4
 800c9ba:	d10b      	bne.n	800c9d4 <_free_r+0x6c>
 800c9bc:	6820      	ldr	r0, [r4, #0]
 800c9be:	4401      	add	r1, r0
 800c9c0:	1850      	adds	r0, r2, r1
 800c9c2:	4283      	cmp	r3, r0
 800c9c4:	6011      	str	r1, [r2, #0]
 800c9c6:	d1e0      	bne.n	800c98a <_free_r+0x22>
 800c9c8:	6818      	ldr	r0, [r3, #0]
 800c9ca:	685b      	ldr	r3, [r3, #4]
 800c9cc:	6053      	str	r3, [r2, #4]
 800c9ce:	4408      	add	r0, r1
 800c9d0:	6010      	str	r0, [r2, #0]
 800c9d2:	e7da      	b.n	800c98a <_free_r+0x22>
 800c9d4:	d902      	bls.n	800c9dc <_free_r+0x74>
 800c9d6:	230c      	movs	r3, #12
 800c9d8:	602b      	str	r3, [r5, #0]
 800c9da:	e7d6      	b.n	800c98a <_free_r+0x22>
 800c9dc:	6820      	ldr	r0, [r4, #0]
 800c9de:	1821      	adds	r1, r4, r0
 800c9e0:	428b      	cmp	r3, r1
 800c9e2:	bf04      	itt	eq
 800c9e4:	6819      	ldreq	r1, [r3, #0]
 800c9e6:	685b      	ldreq	r3, [r3, #4]
 800c9e8:	6063      	str	r3, [r4, #4]
 800c9ea:	bf04      	itt	eq
 800c9ec:	1809      	addeq	r1, r1, r0
 800c9ee:	6021      	streq	r1, [r4, #0]
 800c9f0:	6054      	str	r4, [r2, #4]
 800c9f2:	e7ca      	b.n	800c98a <_free_r+0x22>
 800c9f4:	bd38      	pop	{r3, r4, r5, pc}
 800c9f6:	bf00      	nop
 800c9f8:	20003cdc 	.word	0x20003cdc

0800c9fc <malloc>:
 800c9fc:	4b02      	ldr	r3, [pc, #8]	@ (800ca08 <malloc+0xc>)
 800c9fe:	4601      	mov	r1, r0
 800ca00:	6818      	ldr	r0, [r3, #0]
 800ca02:	f000 b825 	b.w	800ca50 <_malloc_r>
 800ca06:	bf00      	nop
 800ca08:	2000001c 	.word	0x2000001c

0800ca0c <sbrk_aligned>:
 800ca0c:	b570      	push	{r4, r5, r6, lr}
 800ca0e:	4e0f      	ldr	r6, [pc, #60]	@ (800ca4c <sbrk_aligned+0x40>)
 800ca10:	460c      	mov	r4, r1
 800ca12:	6831      	ldr	r1, [r6, #0]
 800ca14:	4605      	mov	r5, r0
 800ca16:	b911      	cbnz	r1, 800ca1e <sbrk_aligned+0x12>
 800ca18:	f001 ffd2 	bl	800e9c0 <_sbrk_r>
 800ca1c:	6030      	str	r0, [r6, #0]
 800ca1e:	4621      	mov	r1, r4
 800ca20:	4628      	mov	r0, r5
 800ca22:	f001 ffcd 	bl	800e9c0 <_sbrk_r>
 800ca26:	1c43      	adds	r3, r0, #1
 800ca28:	d103      	bne.n	800ca32 <sbrk_aligned+0x26>
 800ca2a:	f04f 34ff 	mov.w	r4, #4294967295
 800ca2e:	4620      	mov	r0, r4
 800ca30:	bd70      	pop	{r4, r5, r6, pc}
 800ca32:	1cc4      	adds	r4, r0, #3
 800ca34:	f024 0403 	bic.w	r4, r4, #3
 800ca38:	42a0      	cmp	r0, r4
 800ca3a:	d0f8      	beq.n	800ca2e <sbrk_aligned+0x22>
 800ca3c:	1a21      	subs	r1, r4, r0
 800ca3e:	4628      	mov	r0, r5
 800ca40:	f001 ffbe 	bl	800e9c0 <_sbrk_r>
 800ca44:	3001      	adds	r0, #1
 800ca46:	d1f2      	bne.n	800ca2e <sbrk_aligned+0x22>
 800ca48:	e7ef      	b.n	800ca2a <sbrk_aligned+0x1e>
 800ca4a:	bf00      	nop
 800ca4c:	20003cd8 	.word	0x20003cd8

0800ca50 <_malloc_r>:
 800ca50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca54:	1ccd      	adds	r5, r1, #3
 800ca56:	f025 0503 	bic.w	r5, r5, #3
 800ca5a:	3508      	adds	r5, #8
 800ca5c:	2d0c      	cmp	r5, #12
 800ca5e:	bf38      	it	cc
 800ca60:	250c      	movcc	r5, #12
 800ca62:	2d00      	cmp	r5, #0
 800ca64:	4606      	mov	r6, r0
 800ca66:	db01      	blt.n	800ca6c <_malloc_r+0x1c>
 800ca68:	42a9      	cmp	r1, r5
 800ca6a:	d904      	bls.n	800ca76 <_malloc_r+0x26>
 800ca6c:	230c      	movs	r3, #12
 800ca6e:	6033      	str	r3, [r6, #0]
 800ca70:	2000      	movs	r0, #0
 800ca72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cb4c <_malloc_r+0xfc>
 800ca7a:	f000 f869 	bl	800cb50 <__malloc_lock>
 800ca7e:	f8d8 3000 	ldr.w	r3, [r8]
 800ca82:	461c      	mov	r4, r3
 800ca84:	bb44      	cbnz	r4, 800cad8 <_malloc_r+0x88>
 800ca86:	4629      	mov	r1, r5
 800ca88:	4630      	mov	r0, r6
 800ca8a:	f7ff ffbf 	bl	800ca0c <sbrk_aligned>
 800ca8e:	1c43      	adds	r3, r0, #1
 800ca90:	4604      	mov	r4, r0
 800ca92:	d158      	bne.n	800cb46 <_malloc_r+0xf6>
 800ca94:	f8d8 4000 	ldr.w	r4, [r8]
 800ca98:	4627      	mov	r7, r4
 800ca9a:	2f00      	cmp	r7, #0
 800ca9c:	d143      	bne.n	800cb26 <_malloc_r+0xd6>
 800ca9e:	2c00      	cmp	r4, #0
 800caa0:	d04b      	beq.n	800cb3a <_malloc_r+0xea>
 800caa2:	6823      	ldr	r3, [r4, #0]
 800caa4:	4639      	mov	r1, r7
 800caa6:	4630      	mov	r0, r6
 800caa8:	eb04 0903 	add.w	r9, r4, r3
 800caac:	f001 ff88 	bl	800e9c0 <_sbrk_r>
 800cab0:	4581      	cmp	r9, r0
 800cab2:	d142      	bne.n	800cb3a <_malloc_r+0xea>
 800cab4:	6821      	ldr	r1, [r4, #0]
 800cab6:	1a6d      	subs	r5, r5, r1
 800cab8:	4629      	mov	r1, r5
 800caba:	4630      	mov	r0, r6
 800cabc:	f7ff ffa6 	bl	800ca0c <sbrk_aligned>
 800cac0:	3001      	adds	r0, #1
 800cac2:	d03a      	beq.n	800cb3a <_malloc_r+0xea>
 800cac4:	6823      	ldr	r3, [r4, #0]
 800cac6:	442b      	add	r3, r5
 800cac8:	6023      	str	r3, [r4, #0]
 800caca:	f8d8 3000 	ldr.w	r3, [r8]
 800cace:	685a      	ldr	r2, [r3, #4]
 800cad0:	bb62      	cbnz	r2, 800cb2c <_malloc_r+0xdc>
 800cad2:	f8c8 7000 	str.w	r7, [r8]
 800cad6:	e00f      	b.n	800caf8 <_malloc_r+0xa8>
 800cad8:	6822      	ldr	r2, [r4, #0]
 800cada:	1b52      	subs	r2, r2, r5
 800cadc:	d420      	bmi.n	800cb20 <_malloc_r+0xd0>
 800cade:	2a0b      	cmp	r2, #11
 800cae0:	d917      	bls.n	800cb12 <_malloc_r+0xc2>
 800cae2:	1961      	adds	r1, r4, r5
 800cae4:	42a3      	cmp	r3, r4
 800cae6:	6025      	str	r5, [r4, #0]
 800cae8:	bf18      	it	ne
 800caea:	6059      	strne	r1, [r3, #4]
 800caec:	6863      	ldr	r3, [r4, #4]
 800caee:	bf08      	it	eq
 800caf0:	f8c8 1000 	streq.w	r1, [r8]
 800caf4:	5162      	str	r2, [r4, r5]
 800caf6:	604b      	str	r3, [r1, #4]
 800caf8:	4630      	mov	r0, r6
 800cafa:	f000 f82f 	bl	800cb5c <__malloc_unlock>
 800cafe:	f104 000b 	add.w	r0, r4, #11
 800cb02:	1d23      	adds	r3, r4, #4
 800cb04:	f020 0007 	bic.w	r0, r0, #7
 800cb08:	1ac2      	subs	r2, r0, r3
 800cb0a:	bf1c      	itt	ne
 800cb0c:	1a1b      	subne	r3, r3, r0
 800cb0e:	50a3      	strne	r3, [r4, r2]
 800cb10:	e7af      	b.n	800ca72 <_malloc_r+0x22>
 800cb12:	6862      	ldr	r2, [r4, #4]
 800cb14:	42a3      	cmp	r3, r4
 800cb16:	bf0c      	ite	eq
 800cb18:	f8c8 2000 	streq.w	r2, [r8]
 800cb1c:	605a      	strne	r2, [r3, #4]
 800cb1e:	e7eb      	b.n	800caf8 <_malloc_r+0xa8>
 800cb20:	4623      	mov	r3, r4
 800cb22:	6864      	ldr	r4, [r4, #4]
 800cb24:	e7ae      	b.n	800ca84 <_malloc_r+0x34>
 800cb26:	463c      	mov	r4, r7
 800cb28:	687f      	ldr	r7, [r7, #4]
 800cb2a:	e7b6      	b.n	800ca9a <_malloc_r+0x4a>
 800cb2c:	461a      	mov	r2, r3
 800cb2e:	685b      	ldr	r3, [r3, #4]
 800cb30:	42a3      	cmp	r3, r4
 800cb32:	d1fb      	bne.n	800cb2c <_malloc_r+0xdc>
 800cb34:	2300      	movs	r3, #0
 800cb36:	6053      	str	r3, [r2, #4]
 800cb38:	e7de      	b.n	800caf8 <_malloc_r+0xa8>
 800cb3a:	230c      	movs	r3, #12
 800cb3c:	6033      	str	r3, [r6, #0]
 800cb3e:	4630      	mov	r0, r6
 800cb40:	f000 f80c 	bl	800cb5c <__malloc_unlock>
 800cb44:	e794      	b.n	800ca70 <_malloc_r+0x20>
 800cb46:	6005      	str	r5, [r0, #0]
 800cb48:	e7d6      	b.n	800caf8 <_malloc_r+0xa8>
 800cb4a:	bf00      	nop
 800cb4c:	20003cdc 	.word	0x20003cdc

0800cb50 <__malloc_lock>:
 800cb50:	4801      	ldr	r0, [pc, #4]	@ (800cb58 <__malloc_lock+0x8>)
 800cb52:	f7ff b8a4 	b.w	800bc9e <__retarget_lock_acquire_recursive>
 800cb56:	bf00      	nop
 800cb58:	20003cd4 	.word	0x20003cd4

0800cb5c <__malloc_unlock>:
 800cb5c:	4801      	ldr	r0, [pc, #4]	@ (800cb64 <__malloc_unlock+0x8>)
 800cb5e:	f7ff b89f 	b.w	800bca0 <__retarget_lock_release_recursive>
 800cb62:	bf00      	nop
 800cb64:	20003cd4 	.word	0x20003cd4

0800cb68 <_Balloc>:
 800cb68:	b570      	push	{r4, r5, r6, lr}
 800cb6a:	69c6      	ldr	r6, [r0, #28]
 800cb6c:	4604      	mov	r4, r0
 800cb6e:	460d      	mov	r5, r1
 800cb70:	b976      	cbnz	r6, 800cb90 <_Balloc+0x28>
 800cb72:	2010      	movs	r0, #16
 800cb74:	f7ff ff42 	bl	800c9fc <malloc>
 800cb78:	4602      	mov	r2, r0
 800cb7a:	61e0      	str	r0, [r4, #28]
 800cb7c:	b920      	cbnz	r0, 800cb88 <_Balloc+0x20>
 800cb7e:	4b18      	ldr	r3, [pc, #96]	@ (800cbe0 <_Balloc+0x78>)
 800cb80:	4818      	ldr	r0, [pc, #96]	@ (800cbe4 <_Balloc+0x7c>)
 800cb82:	216b      	movs	r1, #107	@ 0x6b
 800cb84:	f001 ff34 	bl	800e9f0 <__assert_func>
 800cb88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb8c:	6006      	str	r6, [r0, #0]
 800cb8e:	60c6      	str	r6, [r0, #12]
 800cb90:	69e6      	ldr	r6, [r4, #28]
 800cb92:	68f3      	ldr	r3, [r6, #12]
 800cb94:	b183      	cbz	r3, 800cbb8 <_Balloc+0x50>
 800cb96:	69e3      	ldr	r3, [r4, #28]
 800cb98:	68db      	ldr	r3, [r3, #12]
 800cb9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cb9e:	b9b8      	cbnz	r0, 800cbd0 <_Balloc+0x68>
 800cba0:	2101      	movs	r1, #1
 800cba2:	fa01 f605 	lsl.w	r6, r1, r5
 800cba6:	1d72      	adds	r2, r6, #5
 800cba8:	0092      	lsls	r2, r2, #2
 800cbaa:	4620      	mov	r0, r4
 800cbac:	f001 ff3e 	bl	800ea2c <_calloc_r>
 800cbb0:	b160      	cbz	r0, 800cbcc <_Balloc+0x64>
 800cbb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cbb6:	e00e      	b.n	800cbd6 <_Balloc+0x6e>
 800cbb8:	2221      	movs	r2, #33	@ 0x21
 800cbba:	2104      	movs	r1, #4
 800cbbc:	4620      	mov	r0, r4
 800cbbe:	f001 ff35 	bl	800ea2c <_calloc_r>
 800cbc2:	69e3      	ldr	r3, [r4, #28]
 800cbc4:	60f0      	str	r0, [r6, #12]
 800cbc6:	68db      	ldr	r3, [r3, #12]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d1e4      	bne.n	800cb96 <_Balloc+0x2e>
 800cbcc:	2000      	movs	r0, #0
 800cbce:	bd70      	pop	{r4, r5, r6, pc}
 800cbd0:	6802      	ldr	r2, [r0, #0]
 800cbd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cbdc:	e7f7      	b.n	800cbce <_Balloc+0x66>
 800cbde:	bf00      	nop
 800cbe0:	0800f96e 	.word	0x0800f96e
 800cbe4:	0800f9ee 	.word	0x0800f9ee

0800cbe8 <_Bfree>:
 800cbe8:	b570      	push	{r4, r5, r6, lr}
 800cbea:	69c6      	ldr	r6, [r0, #28]
 800cbec:	4605      	mov	r5, r0
 800cbee:	460c      	mov	r4, r1
 800cbf0:	b976      	cbnz	r6, 800cc10 <_Bfree+0x28>
 800cbf2:	2010      	movs	r0, #16
 800cbf4:	f7ff ff02 	bl	800c9fc <malloc>
 800cbf8:	4602      	mov	r2, r0
 800cbfa:	61e8      	str	r0, [r5, #28]
 800cbfc:	b920      	cbnz	r0, 800cc08 <_Bfree+0x20>
 800cbfe:	4b09      	ldr	r3, [pc, #36]	@ (800cc24 <_Bfree+0x3c>)
 800cc00:	4809      	ldr	r0, [pc, #36]	@ (800cc28 <_Bfree+0x40>)
 800cc02:	218f      	movs	r1, #143	@ 0x8f
 800cc04:	f001 fef4 	bl	800e9f0 <__assert_func>
 800cc08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc0c:	6006      	str	r6, [r0, #0]
 800cc0e:	60c6      	str	r6, [r0, #12]
 800cc10:	b13c      	cbz	r4, 800cc22 <_Bfree+0x3a>
 800cc12:	69eb      	ldr	r3, [r5, #28]
 800cc14:	6862      	ldr	r2, [r4, #4]
 800cc16:	68db      	ldr	r3, [r3, #12]
 800cc18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cc1c:	6021      	str	r1, [r4, #0]
 800cc1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cc22:	bd70      	pop	{r4, r5, r6, pc}
 800cc24:	0800f96e 	.word	0x0800f96e
 800cc28:	0800f9ee 	.word	0x0800f9ee

0800cc2c <__multadd>:
 800cc2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc30:	690d      	ldr	r5, [r1, #16]
 800cc32:	4607      	mov	r7, r0
 800cc34:	460c      	mov	r4, r1
 800cc36:	461e      	mov	r6, r3
 800cc38:	f101 0c14 	add.w	ip, r1, #20
 800cc3c:	2000      	movs	r0, #0
 800cc3e:	f8dc 3000 	ldr.w	r3, [ip]
 800cc42:	b299      	uxth	r1, r3
 800cc44:	fb02 6101 	mla	r1, r2, r1, r6
 800cc48:	0c1e      	lsrs	r6, r3, #16
 800cc4a:	0c0b      	lsrs	r3, r1, #16
 800cc4c:	fb02 3306 	mla	r3, r2, r6, r3
 800cc50:	b289      	uxth	r1, r1
 800cc52:	3001      	adds	r0, #1
 800cc54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cc58:	4285      	cmp	r5, r0
 800cc5a:	f84c 1b04 	str.w	r1, [ip], #4
 800cc5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cc62:	dcec      	bgt.n	800cc3e <__multadd+0x12>
 800cc64:	b30e      	cbz	r6, 800ccaa <__multadd+0x7e>
 800cc66:	68a3      	ldr	r3, [r4, #8]
 800cc68:	42ab      	cmp	r3, r5
 800cc6a:	dc19      	bgt.n	800cca0 <__multadd+0x74>
 800cc6c:	6861      	ldr	r1, [r4, #4]
 800cc6e:	4638      	mov	r0, r7
 800cc70:	3101      	adds	r1, #1
 800cc72:	f7ff ff79 	bl	800cb68 <_Balloc>
 800cc76:	4680      	mov	r8, r0
 800cc78:	b928      	cbnz	r0, 800cc86 <__multadd+0x5a>
 800cc7a:	4602      	mov	r2, r0
 800cc7c:	4b0c      	ldr	r3, [pc, #48]	@ (800ccb0 <__multadd+0x84>)
 800cc7e:	480d      	ldr	r0, [pc, #52]	@ (800ccb4 <__multadd+0x88>)
 800cc80:	21ba      	movs	r1, #186	@ 0xba
 800cc82:	f001 feb5 	bl	800e9f0 <__assert_func>
 800cc86:	6922      	ldr	r2, [r4, #16]
 800cc88:	3202      	adds	r2, #2
 800cc8a:	f104 010c 	add.w	r1, r4, #12
 800cc8e:	0092      	lsls	r2, r2, #2
 800cc90:	300c      	adds	r0, #12
 800cc92:	f7ff f806 	bl	800bca2 <memcpy>
 800cc96:	4621      	mov	r1, r4
 800cc98:	4638      	mov	r0, r7
 800cc9a:	f7ff ffa5 	bl	800cbe8 <_Bfree>
 800cc9e:	4644      	mov	r4, r8
 800cca0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cca4:	3501      	adds	r5, #1
 800cca6:	615e      	str	r6, [r3, #20]
 800cca8:	6125      	str	r5, [r4, #16]
 800ccaa:	4620      	mov	r0, r4
 800ccac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccb0:	0800f9dd 	.word	0x0800f9dd
 800ccb4:	0800f9ee 	.word	0x0800f9ee

0800ccb8 <__s2b>:
 800ccb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccbc:	460c      	mov	r4, r1
 800ccbe:	4615      	mov	r5, r2
 800ccc0:	461f      	mov	r7, r3
 800ccc2:	2209      	movs	r2, #9
 800ccc4:	3308      	adds	r3, #8
 800ccc6:	4606      	mov	r6, r0
 800ccc8:	fb93 f3f2 	sdiv	r3, r3, r2
 800cccc:	2100      	movs	r1, #0
 800ccce:	2201      	movs	r2, #1
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	db09      	blt.n	800cce8 <__s2b+0x30>
 800ccd4:	4630      	mov	r0, r6
 800ccd6:	f7ff ff47 	bl	800cb68 <_Balloc>
 800ccda:	b940      	cbnz	r0, 800ccee <__s2b+0x36>
 800ccdc:	4602      	mov	r2, r0
 800ccde:	4b19      	ldr	r3, [pc, #100]	@ (800cd44 <__s2b+0x8c>)
 800cce0:	4819      	ldr	r0, [pc, #100]	@ (800cd48 <__s2b+0x90>)
 800cce2:	21d3      	movs	r1, #211	@ 0xd3
 800cce4:	f001 fe84 	bl	800e9f0 <__assert_func>
 800cce8:	0052      	lsls	r2, r2, #1
 800ccea:	3101      	adds	r1, #1
 800ccec:	e7f0      	b.n	800ccd0 <__s2b+0x18>
 800ccee:	9b08      	ldr	r3, [sp, #32]
 800ccf0:	6143      	str	r3, [r0, #20]
 800ccf2:	2d09      	cmp	r5, #9
 800ccf4:	f04f 0301 	mov.w	r3, #1
 800ccf8:	6103      	str	r3, [r0, #16]
 800ccfa:	dd16      	ble.n	800cd2a <__s2b+0x72>
 800ccfc:	f104 0909 	add.w	r9, r4, #9
 800cd00:	46c8      	mov	r8, r9
 800cd02:	442c      	add	r4, r5
 800cd04:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cd08:	4601      	mov	r1, r0
 800cd0a:	3b30      	subs	r3, #48	@ 0x30
 800cd0c:	220a      	movs	r2, #10
 800cd0e:	4630      	mov	r0, r6
 800cd10:	f7ff ff8c 	bl	800cc2c <__multadd>
 800cd14:	45a0      	cmp	r8, r4
 800cd16:	d1f5      	bne.n	800cd04 <__s2b+0x4c>
 800cd18:	f1a5 0408 	sub.w	r4, r5, #8
 800cd1c:	444c      	add	r4, r9
 800cd1e:	1b2d      	subs	r5, r5, r4
 800cd20:	1963      	adds	r3, r4, r5
 800cd22:	42bb      	cmp	r3, r7
 800cd24:	db04      	blt.n	800cd30 <__s2b+0x78>
 800cd26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd2a:	340a      	adds	r4, #10
 800cd2c:	2509      	movs	r5, #9
 800cd2e:	e7f6      	b.n	800cd1e <__s2b+0x66>
 800cd30:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cd34:	4601      	mov	r1, r0
 800cd36:	3b30      	subs	r3, #48	@ 0x30
 800cd38:	220a      	movs	r2, #10
 800cd3a:	4630      	mov	r0, r6
 800cd3c:	f7ff ff76 	bl	800cc2c <__multadd>
 800cd40:	e7ee      	b.n	800cd20 <__s2b+0x68>
 800cd42:	bf00      	nop
 800cd44:	0800f9dd 	.word	0x0800f9dd
 800cd48:	0800f9ee 	.word	0x0800f9ee

0800cd4c <__hi0bits>:
 800cd4c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cd50:	4603      	mov	r3, r0
 800cd52:	bf36      	itet	cc
 800cd54:	0403      	lslcc	r3, r0, #16
 800cd56:	2000      	movcs	r0, #0
 800cd58:	2010      	movcc	r0, #16
 800cd5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cd5e:	bf3c      	itt	cc
 800cd60:	021b      	lslcc	r3, r3, #8
 800cd62:	3008      	addcc	r0, #8
 800cd64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd68:	bf3c      	itt	cc
 800cd6a:	011b      	lslcc	r3, r3, #4
 800cd6c:	3004      	addcc	r0, #4
 800cd6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd72:	bf3c      	itt	cc
 800cd74:	009b      	lslcc	r3, r3, #2
 800cd76:	3002      	addcc	r0, #2
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	db05      	blt.n	800cd88 <__hi0bits+0x3c>
 800cd7c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cd80:	f100 0001 	add.w	r0, r0, #1
 800cd84:	bf08      	it	eq
 800cd86:	2020      	moveq	r0, #32
 800cd88:	4770      	bx	lr

0800cd8a <__lo0bits>:
 800cd8a:	6803      	ldr	r3, [r0, #0]
 800cd8c:	4602      	mov	r2, r0
 800cd8e:	f013 0007 	ands.w	r0, r3, #7
 800cd92:	d00b      	beq.n	800cdac <__lo0bits+0x22>
 800cd94:	07d9      	lsls	r1, r3, #31
 800cd96:	d421      	bmi.n	800cddc <__lo0bits+0x52>
 800cd98:	0798      	lsls	r0, r3, #30
 800cd9a:	bf49      	itett	mi
 800cd9c:	085b      	lsrmi	r3, r3, #1
 800cd9e:	089b      	lsrpl	r3, r3, #2
 800cda0:	2001      	movmi	r0, #1
 800cda2:	6013      	strmi	r3, [r2, #0]
 800cda4:	bf5c      	itt	pl
 800cda6:	6013      	strpl	r3, [r2, #0]
 800cda8:	2002      	movpl	r0, #2
 800cdaa:	4770      	bx	lr
 800cdac:	b299      	uxth	r1, r3
 800cdae:	b909      	cbnz	r1, 800cdb4 <__lo0bits+0x2a>
 800cdb0:	0c1b      	lsrs	r3, r3, #16
 800cdb2:	2010      	movs	r0, #16
 800cdb4:	b2d9      	uxtb	r1, r3
 800cdb6:	b909      	cbnz	r1, 800cdbc <__lo0bits+0x32>
 800cdb8:	3008      	adds	r0, #8
 800cdba:	0a1b      	lsrs	r3, r3, #8
 800cdbc:	0719      	lsls	r1, r3, #28
 800cdbe:	bf04      	itt	eq
 800cdc0:	091b      	lsreq	r3, r3, #4
 800cdc2:	3004      	addeq	r0, #4
 800cdc4:	0799      	lsls	r1, r3, #30
 800cdc6:	bf04      	itt	eq
 800cdc8:	089b      	lsreq	r3, r3, #2
 800cdca:	3002      	addeq	r0, #2
 800cdcc:	07d9      	lsls	r1, r3, #31
 800cdce:	d403      	bmi.n	800cdd8 <__lo0bits+0x4e>
 800cdd0:	085b      	lsrs	r3, r3, #1
 800cdd2:	f100 0001 	add.w	r0, r0, #1
 800cdd6:	d003      	beq.n	800cde0 <__lo0bits+0x56>
 800cdd8:	6013      	str	r3, [r2, #0]
 800cdda:	4770      	bx	lr
 800cddc:	2000      	movs	r0, #0
 800cdde:	4770      	bx	lr
 800cde0:	2020      	movs	r0, #32
 800cde2:	4770      	bx	lr

0800cde4 <__i2b>:
 800cde4:	b510      	push	{r4, lr}
 800cde6:	460c      	mov	r4, r1
 800cde8:	2101      	movs	r1, #1
 800cdea:	f7ff febd 	bl	800cb68 <_Balloc>
 800cdee:	4602      	mov	r2, r0
 800cdf0:	b928      	cbnz	r0, 800cdfe <__i2b+0x1a>
 800cdf2:	4b05      	ldr	r3, [pc, #20]	@ (800ce08 <__i2b+0x24>)
 800cdf4:	4805      	ldr	r0, [pc, #20]	@ (800ce0c <__i2b+0x28>)
 800cdf6:	f240 1145 	movw	r1, #325	@ 0x145
 800cdfa:	f001 fdf9 	bl	800e9f0 <__assert_func>
 800cdfe:	2301      	movs	r3, #1
 800ce00:	6144      	str	r4, [r0, #20]
 800ce02:	6103      	str	r3, [r0, #16]
 800ce04:	bd10      	pop	{r4, pc}
 800ce06:	bf00      	nop
 800ce08:	0800f9dd 	.word	0x0800f9dd
 800ce0c:	0800f9ee 	.word	0x0800f9ee

0800ce10 <__multiply>:
 800ce10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce14:	4614      	mov	r4, r2
 800ce16:	690a      	ldr	r2, [r1, #16]
 800ce18:	6923      	ldr	r3, [r4, #16]
 800ce1a:	429a      	cmp	r2, r3
 800ce1c:	bfa8      	it	ge
 800ce1e:	4623      	movge	r3, r4
 800ce20:	460f      	mov	r7, r1
 800ce22:	bfa4      	itt	ge
 800ce24:	460c      	movge	r4, r1
 800ce26:	461f      	movge	r7, r3
 800ce28:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ce2c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ce30:	68a3      	ldr	r3, [r4, #8]
 800ce32:	6861      	ldr	r1, [r4, #4]
 800ce34:	eb0a 0609 	add.w	r6, sl, r9
 800ce38:	42b3      	cmp	r3, r6
 800ce3a:	b085      	sub	sp, #20
 800ce3c:	bfb8      	it	lt
 800ce3e:	3101      	addlt	r1, #1
 800ce40:	f7ff fe92 	bl	800cb68 <_Balloc>
 800ce44:	b930      	cbnz	r0, 800ce54 <__multiply+0x44>
 800ce46:	4602      	mov	r2, r0
 800ce48:	4b44      	ldr	r3, [pc, #272]	@ (800cf5c <__multiply+0x14c>)
 800ce4a:	4845      	ldr	r0, [pc, #276]	@ (800cf60 <__multiply+0x150>)
 800ce4c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ce50:	f001 fdce 	bl	800e9f0 <__assert_func>
 800ce54:	f100 0514 	add.w	r5, r0, #20
 800ce58:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ce5c:	462b      	mov	r3, r5
 800ce5e:	2200      	movs	r2, #0
 800ce60:	4543      	cmp	r3, r8
 800ce62:	d321      	bcc.n	800cea8 <__multiply+0x98>
 800ce64:	f107 0114 	add.w	r1, r7, #20
 800ce68:	f104 0214 	add.w	r2, r4, #20
 800ce6c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ce70:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ce74:	9302      	str	r3, [sp, #8]
 800ce76:	1b13      	subs	r3, r2, r4
 800ce78:	3b15      	subs	r3, #21
 800ce7a:	f023 0303 	bic.w	r3, r3, #3
 800ce7e:	3304      	adds	r3, #4
 800ce80:	f104 0715 	add.w	r7, r4, #21
 800ce84:	42ba      	cmp	r2, r7
 800ce86:	bf38      	it	cc
 800ce88:	2304      	movcc	r3, #4
 800ce8a:	9301      	str	r3, [sp, #4]
 800ce8c:	9b02      	ldr	r3, [sp, #8]
 800ce8e:	9103      	str	r1, [sp, #12]
 800ce90:	428b      	cmp	r3, r1
 800ce92:	d80c      	bhi.n	800ceae <__multiply+0x9e>
 800ce94:	2e00      	cmp	r6, #0
 800ce96:	dd03      	ble.n	800cea0 <__multiply+0x90>
 800ce98:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d05b      	beq.n	800cf58 <__multiply+0x148>
 800cea0:	6106      	str	r6, [r0, #16]
 800cea2:	b005      	add	sp, #20
 800cea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cea8:	f843 2b04 	str.w	r2, [r3], #4
 800ceac:	e7d8      	b.n	800ce60 <__multiply+0x50>
 800ceae:	f8b1 a000 	ldrh.w	sl, [r1]
 800ceb2:	f1ba 0f00 	cmp.w	sl, #0
 800ceb6:	d024      	beq.n	800cf02 <__multiply+0xf2>
 800ceb8:	f104 0e14 	add.w	lr, r4, #20
 800cebc:	46a9      	mov	r9, r5
 800cebe:	f04f 0c00 	mov.w	ip, #0
 800cec2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cec6:	f8d9 3000 	ldr.w	r3, [r9]
 800ceca:	fa1f fb87 	uxth.w	fp, r7
 800cece:	b29b      	uxth	r3, r3
 800ced0:	fb0a 330b 	mla	r3, sl, fp, r3
 800ced4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ced8:	f8d9 7000 	ldr.w	r7, [r9]
 800cedc:	4463      	add	r3, ip
 800cede:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cee2:	fb0a c70b 	mla	r7, sl, fp, ip
 800cee6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ceea:	b29b      	uxth	r3, r3
 800ceec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cef0:	4572      	cmp	r2, lr
 800cef2:	f849 3b04 	str.w	r3, [r9], #4
 800cef6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cefa:	d8e2      	bhi.n	800cec2 <__multiply+0xb2>
 800cefc:	9b01      	ldr	r3, [sp, #4]
 800cefe:	f845 c003 	str.w	ip, [r5, r3]
 800cf02:	9b03      	ldr	r3, [sp, #12]
 800cf04:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cf08:	3104      	adds	r1, #4
 800cf0a:	f1b9 0f00 	cmp.w	r9, #0
 800cf0e:	d021      	beq.n	800cf54 <__multiply+0x144>
 800cf10:	682b      	ldr	r3, [r5, #0]
 800cf12:	f104 0c14 	add.w	ip, r4, #20
 800cf16:	46ae      	mov	lr, r5
 800cf18:	f04f 0a00 	mov.w	sl, #0
 800cf1c:	f8bc b000 	ldrh.w	fp, [ip]
 800cf20:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cf24:	fb09 770b 	mla	r7, r9, fp, r7
 800cf28:	4457      	add	r7, sl
 800cf2a:	b29b      	uxth	r3, r3
 800cf2c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cf30:	f84e 3b04 	str.w	r3, [lr], #4
 800cf34:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cf38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf3c:	f8be 3000 	ldrh.w	r3, [lr]
 800cf40:	fb09 330a 	mla	r3, r9, sl, r3
 800cf44:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cf48:	4562      	cmp	r2, ip
 800cf4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf4e:	d8e5      	bhi.n	800cf1c <__multiply+0x10c>
 800cf50:	9f01      	ldr	r7, [sp, #4]
 800cf52:	51eb      	str	r3, [r5, r7]
 800cf54:	3504      	adds	r5, #4
 800cf56:	e799      	b.n	800ce8c <__multiply+0x7c>
 800cf58:	3e01      	subs	r6, #1
 800cf5a:	e79b      	b.n	800ce94 <__multiply+0x84>
 800cf5c:	0800f9dd 	.word	0x0800f9dd
 800cf60:	0800f9ee 	.word	0x0800f9ee

0800cf64 <__pow5mult>:
 800cf64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf68:	4615      	mov	r5, r2
 800cf6a:	f012 0203 	ands.w	r2, r2, #3
 800cf6e:	4607      	mov	r7, r0
 800cf70:	460e      	mov	r6, r1
 800cf72:	d007      	beq.n	800cf84 <__pow5mult+0x20>
 800cf74:	4c25      	ldr	r4, [pc, #148]	@ (800d00c <__pow5mult+0xa8>)
 800cf76:	3a01      	subs	r2, #1
 800cf78:	2300      	movs	r3, #0
 800cf7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cf7e:	f7ff fe55 	bl	800cc2c <__multadd>
 800cf82:	4606      	mov	r6, r0
 800cf84:	10ad      	asrs	r5, r5, #2
 800cf86:	d03d      	beq.n	800d004 <__pow5mult+0xa0>
 800cf88:	69fc      	ldr	r4, [r7, #28]
 800cf8a:	b97c      	cbnz	r4, 800cfac <__pow5mult+0x48>
 800cf8c:	2010      	movs	r0, #16
 800cf8e:	f7ff fd35 	bl	800c9fc <malloc>
 800cf92:	4602      	mov	r2, r0
 800cf94:	61f8      	str	r0, [r7, #28]
 800cf96:	b928      	cbnz	r0, 800cfa4 <__pow5mult+0x40>
 800cf98:	4b1d      	ldr	r3, [pc, #116]	@ (800d010 <__pow5mult+0xac>)
 800cf9a:	481e      	ldr	r0, [pc, #120]	@ (800d014 <__pow5mult+0xb0>)
 800cf9c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cfa0:	f001 fd26 	bl	800e9f0 <__assert_func>
 800cfa4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cfa8:	6004      	str	r4, [r0, #0]
 800cfaa:	60c4      	str	r4, [r0, #12]
 800cfac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cfb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cfb4:	b94c      	cbnz	r4, 800cfca <__pow5mult+0x66>
 800cfb6:	f240 2171 	movw	r1, #625	@ 0x271
 800cfba:	4638      	mov	r0, r7
 800cfbc:	f7ff ff12 	bl	800cde4 <__i2b>
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	f8c8 0008 	str.w	r0, [r8, #8]
 800cfc6:	4604      	mov	r4, r0
 800cfc8:	6003      	str	r3, [r0, #0]
 800cfca:	f04f 0900 	mov.w	r9, #0
 800cfce:	07eb      	lsls	r3, r5, #31
 800cfd0:	d50a      	bpl.n	800cfe8 <__pow5mult+0x84>
 800cfd2:	4631      	mov	r1, r6
 800cfd4:	4622      	mov	r2, r4
 800cfd6:	4638      	mov	r0, r7
 800cfd8:	f7ff ff1a 	bl	800ce10 <__multiply>
 800cfdc:	4631      	mov	r1, r6
 800cfde:	4680      	mov	r8, r0
 800cfe0:	4638      	mov	r0, r7
 800cfe2:	f7ff fe01 	bl	800cbe8 <_Bfree>
 800cfe6:	4646      	mov	r6, r8
 800cfe8:	106d      	asrs	r5, r5, #1
 800cfea:	d00b      	beq.n	800d004 <__pow5mult+0xa0>
 800cfec:	6820      	ldr	r0, [r4, #0]
 800cfee:	b938      	cbnz	r0, 800d000 <__pow5mult+0x9c>
 800cff0:	4622      	mov	r2, r4
 800cff2:	4621      	mov	r1, r4
 800cff4:	4638      	mov	r0, r7
 800cff6:	f7ff ff0b 	bl	800ce10 <__multiply>
 800cffa:	6020      	str	r0, [r4, #0]
 800cffc:	f8c0 9000 	str.w	r9, [r0]
 800d000:	4604      	mov	r4, r0
 800d002:	e7e4      	b.n	800cfce <__pow5mult+0x6a>
 800d004:	4630      	mov	r0, r6
 800d006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d00a:	bf00      	nop
 800d00c:	0800fa48 	.word	0x0800fa48
 800d010:	0800f96e 	.word	0x0800f96e
 800d014:	0800f9ee 	.word	0x0800f9ee

0800d018 <__lshift>:
 800d018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d01c:	460c      	mov	r4, r1
 800d01e:	6849      	ldr	r1, [r1, #4]
 800d020:	6923      	ldr	r3, [r4, #16]
 800d022:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d026:	68a3      	ldr	r3, [r4, #8]
 800d028:	4607      	mov	r7, r0
 800d02a:	4691      	mov	r9, r2
 800d02c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d030:	f108 0601 	add.w	r6, r8, #1
 800d034:	42b3      	cmp	r3, r6
 800d036:	db0b      	blt.n	800d050 <__lshift+0x38>
 800d038:	4638      	mov	r0, r7
 800d03a:	f7ff fd95 	bl	800cb68 <_Balloc>
 800d03e:	4605      	mov	r5, r0
 800d040:	b948      	cbnz	r0, 800d056 <__lshift+0x3e>
 800d042:	4602      	mov	r2, r0
 800d044:	4b28      	ldr	r3, [pc, #160]	@ (800d0e8 <__lshift+0xd0>)
 800d046:	4829      	ldr	r0, [pc, #164]	@ (800d0ec <__lshift+0xd4>)
 800d048:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d04c:	f001 fcd0 	bl	800e9f0 <__assert_func>
 800d050:	3101      	adds	r1, #1
 800d052:	005b      	lsls	r3, r3, #1
 800d054:	e7ee      	b.n	800d034 <__lshift+0x1c>
 800d056:	2300      	movs	r3, #0
 800d058:	f100 0114 	add.w	r1, r0, #20
 800d05c:	f100 0210 	add.w	r2, r0, #16
 800d060:	4618      	mov	r0, r3
 800d062:	4553      	cmp	r3, sl
 800d064:	db33      	blt.n	800d0ce <__lshift+0xb6>
 800d066:	6920      	ldr	r0, [r4, #16]
 800d068:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d06c:	f104 0314 	add.w	r3, r4, #20
 800d070:	f019 091f 	ands.w	r9, r9, #31
 800d074:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d078:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d07c:	d02b      	beq.n	800d0d6 <__lshift+0xbe>
 800d07e:	f1c9 0e20 	rsb	lr, r9, #32
 800d082:	468a      	mov	sl, r1
 800d084:	2200      	movs	r2, #0
 800d086:	6818      	ldr	r0, [r3, #0]
 800d088:	fa00 f009 	lsl.w	r0, r0, r9
 800d08c:	4310      	orrs	r0, r2
 800d08e:	f84a 0b04 	str.w	r0, [sl], #4
 800d092:	f853 2b04 	ldr.w	r2, [r3], #4
 800d096:	459c      	cmp	ip, r3
 800d098:	fa22 f20e 	lsr.w	r2, r2, lr
 800d09c:	d8f3      	bhi.n	800d086 <__lshift+0x6e>
 800d09e:	ebac 0304 	sub.w	r3, ip, r4
 800d0a2:	3b15      	subs	r3, #21
 800d0a4:	f023 0303 	bic.w	r3, r3, #3
 800d0a8:	3304      	adds	r3, #4
 800d0aa:	f104 0015 	add.w	r0, r4, #21
 800d0ae:	4584      	cmp	ip, r0
 800d0b0:	bf38      	it	cc
 800d0b2:	2304      	movcc	r3, #4
 800d0b4:	50ca      	str	r2, [r1, r3]
 800d0b6:	b10a      	cbz	r2, 800d0bc <__lshift+0xa4>
 800d0b8:	f108 0602 	add.w	r6, r8, #2
 800d0bc:	3e01      	subs	r6, #1
 800d0be:	4638      	mov	r0, r7
 800d0c0:	612e      	str	r6, [r5, #16]
 800d0c2:	4621      	mov	r1, r4
 800d0c4:	f7ff fd90 	bl	800cbe8 <_Bfree>
 800d0c8:	4628      	mov	r0, r5
 800d0ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800d0d2:	3301      	adds	r3, #1
 800d0d4:	e7c5      	b.n	800d062 <__lshift+0x4a>
 800d0d6:	3904      	subs	r1, #4
 800d0d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d0e0:	459c      	cmp	ip, r3
 800d0e2:	d8f9      	bhi.n	800d0d8 <__lshift+0xc0>
 800d0e4:	e7ea      	b.n	800d0bc <__lshift+0xa4>
 800d0e6:	bf00      	nop
 800d0e8:	0800f9dd 	.word	0x0800f9dd
 800d0ec:	0800f9ee 	.word	0x0800f9ee

0800d0f0 <__mcmp>:
 800d0f0:	690a      	ldr	r2, [r1, #16]
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	6900      	ldr	r0, [r0, #16]
 800d0f6:	1a80      	subs	r0, r0, r2
 800d0f8:	b530      	push	{r4, r5, lr}
 800d0fa:	d10e      	bne.n	800d11a <__mcmp+0x2a>
 800d0fc:	3314      	adds	r3, #20
 800d0fe:	3114      	adds	r1, #20
 800d100:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d104:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d108:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d10c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d110:	4295      	cmp	r5, r2
 800d112:	d003      	beq.n	800d11c <__mcmp+0x2c>
 800d114:	d205      	bcs.n	800d122 <__mcmp+0x32>
 800d116:	f04f 30ff 	mov.w	r0, #4294967295
 800d11a:	bd30      	pop	{r4, r5, pc}
 800d11c:	42a3      	cmp	r3, r4
 800d11e:	d3f3      	bcc.n	800d108 <__mcmp+0x18>
 800d120:	e7fb      	b.n	800d11a <__mcmp+0x2a>
 800d122:	2001      	movs	r0, #1
 800d124:	e7f9      	b.n	800d11a <__mcmp+0x2a>
	...

0800d128 <__mdiff>:
 800d128:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d12c:	4689      	mov	r9, r1
 800d12e:	4606      	mov	r6, r0
 800d130:	4611      	mov	r1, r2
 800d132:	4648      	mov	r0, r9
 800d134:	4614      	mov	r4, r2
 800d136:	f7ff ffdb 	bl	800d0f0 <__mcmp>
 800d13a:	1e05      	subs	r5, r0, #0
 800d13c:	d112      	bne.n	800d164 <__mdiff+0x3c>
 800d13e:	4629      	mov	r1, r5
 800d140:	4630      	mov	r0, r6
 800d142:	f7ff fd11 	bl	800cb68 <_Balloc>
 800d146:	4602      	mov	r2, r0
 800d148:	b928      	cbnz	r0, 800d156 <__mdiff+0x2e>
 800d14a:	4b3f      	ldr	r3, [pc, #252]	@ (800d248 <__mdiff+0x120>)
 800d14c:	f240 2137 	movw	r1, #567	@ 0x237
 800d150:	483e      	ldr	r0, [pc, #248]	@ (800d24c <__mdiff+0x124>)
 800d152:	f001 fc4d 	bl	800e9f0 <__assert_func>
 800d156:	2301      	movs	r3, #1
 800d158:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d15c:	4610      	mov	r0, r2
 800d15e:	b003      	add	sp, #12
 800d160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d164:	bfbc      	itt	lt
 800d166:	464b      	movlt	r3, r9
 800d168:	46a1      	movlt	r9, r4
 800d16a:	4630      	mov	r0, r6
 800d16c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d170:	bfba      	itte	lt
 800d172:	461c      	movlt	r4, r3
 800d174:	2501      	movlt	r5, #1
 800d176:	2500      	movge	r5, #0
 800d178:	f7ff fcf6 	bl	800cb68 <_Balloc>
 800d17c:	4602      	mov	r2, r0
 800d17e:	b918      	cbnz	r0, 800d188 <__mdiff+0x60>
 800d180:	4b31      	ldr	r3, [pc, #196]	@ (800d248 <__mdiff+0x120>)
 800d182:	f240 2145 	movw	r1, #581	@ 0x245
 800d186:	e7e3      	b.n	800d150 <__mdiff+0x28>
 800d188:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d18c:	6926      	ldr	r6, [r4, #16]
 800d18e:	60c5      	str	r5, [r0, #12]
 800d190:	f109 0310 	add.w	r3, r9, #16
 800d194:	f109 0514 	add.w	r5, r9, #20
 800d198:	f104 0e14 	add.w	lr, r4, #20
 800d19c:	f100 0b14 	add.w	fp, r0, #20
 800d1a0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d1a4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d1a8:	9301      	str	r3, [sp, #4]
 800d1aa:	46d9      	mov	r9, fp
 800d1ac:	f04f 0c00 	mov.w	ip, #0
 800d1b0:	9b01      	ldr	r3, [sp, #4]
 800d1b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d1b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d1ba:	9301      	str	r3, [sp, #4]
 800d1bc:	fa1f f38a 	uxth.w	r3, sl
 800d1c0:	4619      	mov	r1, r3
 800d1c2:	b283      	uxth	r3, r0
 800d1c4:	1acb      	subs	r3, r1, r3
 800d1c6:	0c00      	lsrs	r0, r0, #16
 800d1c8:	4463      	add	r3, ip
 800d1ca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d1ce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d1d2:	b29b      	uxth	r3, r3
 800d1d4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d1d8:	4576      	cmp	r6, lr
 800d1da:	f849 3b04 	str.w	r3, [r9], #4
 800d1de:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d1e2:	d8e5      	bhi.n	800d1b0 <__mdiff+0x88>
 800d1e4:	1b33      	subs	r3, r6, r4
 800d1e6:	3b15      	subs	r3, #21
 800d1e8:	f023 0303 	bic.w	r3, r3, #3
 800d1ec:	3415      	adds	r4, #21
 800d1ee:	3304      	adds	r3, #4
 800d1f0:	42a6      	cmp	r6, r4
 800d1f2:	bf38      	it	cc
 800d1f4:	2304      	movcc	r3, #4
 800d1f6:	441d      	add	r5, r3
 800d1f8:	445b      	add	r3, fp
 800d1fa:	461e      	mov	r6, r3
 800d1fc:	462c      	mov	r4, r5
 800d1fe:	4544      	cmp	r4, r8
 800d200:	d30e      	bcc.n	800d220 <__mdiff+0xf8>
 800d202:	f108 0103 	add.w	r1, r8, #3
 800d206:	1b49      	subs	r1, r1, r5
 800d208:	f021 0103 	bic.w	r1, r1, #3
 800d20c:	3d03      	subs	r5, #3
 800d20e:	45a8      	cmp	r8, r5
 800d210:	bf38      	it	cc
 800d212:	2100      	movcc	r1, #0
 800d214:	440b      	add	r3, r1
 800d216:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d21a:	b191      	cbz	r1, 800d242 <__mdiff+0x11a>
 800d21c:	6117      	str	r7, [r2, #16]
 800d21e:	e79d      	b.n	800d15c <__mdiff+0x34>
 800d220:	f854 1b04 	ldr.w	r1, [r4], #4
 800d224:	46e6      	mov	lr, ip
 800d226:	0c08      	lsrs	r0, r1, #16
 800d228:	fa1c fc81 	uxtah	ip, ip, r1
 800d22c:	4471      	add	r1, lr
 800d22e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d232:	b289      	uxth	r1, r1
 800d234:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d238:	f846 1b04 	str.w	r1, [r6], #4
 800d23c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d240:	e7dd      	b.n	800d1fe <__mdiff+0xd6>
 800d242:	3f01      	subs	r7, #1
 800d244:	e7e7      	b.n	800d216 <__mdiff+0xee>
 800d246:	bf00      	nop
 800d248:	0800f9dd 	.word	0x0800f9dd
 800d24c:	0800f9ee 	.word	0x0800f9ee

0800d250 <__ulp>:
 800d250:	b082      	sub	sp, #8
 800d252:	ed8d 0b00 	vstr	d0, [sp]
 800d256:	9a01      	ldr	r2, [sp, #4]
 800d258:	4b0f      	ldr	r3, [pc, #60]	@ (800d298 <__ulp+0x48>)
 800d25a:	4013      	ands	r3, r2
 800d25c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d260:	2b00      	cmp	r3, #0
 800d262:	dc08      	bgt.n	800d276 <__ulp+0x26>
 800d264:	425b      	negs	r3, r3
 800d266:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d26a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d26e:	da04      	bge.n	800d27a <__ulp+0x2a>
 800d270:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d274:	4113      	asrs	r3, r2
 800d276:	2200      	movs	r2, #0
 800d278:	e008      	b.n	800d28c <__ulp+0x3c>
 800d27a:	f1a2 0314 	sub.w	r3, r2, #20
 800d27e:	2b1e      	cmp	r3, #30
 800d280:	bfda      	itte	le
 800d282:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d286:	40da      	lsrle	r2, r3
 800d288:	2201      	movgt	r2, #1
 800d28a:	2300      	movs	r3, #0
 800d28c:	4619      	mov	r1, r3
 800d28e:	4610      	mov	r0, r2
 800d290:	ec41 0b10 	vmov	d0, r0, r1
 800d294:	b002      	add	sp, #8
 800d296:	4770      	bx	lr
 800d298:	7ff00000 	.word	0x7ff00000

0800d29c <__b2d>:
 800d29c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2a0:	6906      	ldr	r6, [r0, #16]
 800d2a2:	f100 0814 	add.w	r8, r0, #20
 800d2a6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d2aa:	1f37      	subs	r7, r6, #4
 800d2ac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d2b0:	4610      	mov	r0, r2
 800d2b2:	f7ff fd4b 	bl	800cd4c <__hi0bits>
 800d2b6:	f1c0 0320 	rsb	r3, r0, #32
 800d2ba:	280a      	cmp	r0, #10
 800d2bc:	600b      	str	r3, [r1, #0]
 800d2be:	491b      	ldr	r1, [pc, #108]	@ (800d32c <__b2d+0x90>)
 800d2c0:	dc15      	bgt.n	800d2ee <__b2d+0x52>
 800d2c2:	f1c0 0c0b 	rsb	ip, r0, #11
 800d2c6:	fa22 f30c 	lsr.w	r3, r2, ip
 800d2ca:	45b8      	cmp	r8, r7
 800d2cc:	ea43 0501 	orr.w	r5, r3, r1
 800d2d0:	bf34      	ite	cc
 800d2d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d2d6:	2300      	movcs	r3, #0
 800d2d8:	3015      	adds	r0, #21
 800d2da:	fa02 f000 	lsl.w	r0, r2, r0
 800d2de:	fa23 f30c 	lsr.w	r3, r3, ip
 800d2e2:	4303      	orrs	r3, r0
 800d2e4:	461c      	mov	r4, r3
 800d2e6:	ec45 4b10 	vmov	d0, r4, r5
 800d2ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2ee:	45b8      	cmp	r8, r7
 800d2f0:	bf3a      	itte	cc
 800d2f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d2f6:	f1a6 0708 	subcc.w	r7, r6, #8
 800d2fa:	2300      	movcs	r3, #0
 800d2fc:	380b      	subs	r0, #11
 800d2fe:	d012      	beq.n	800d326 <__b2d+0x8a>
 800d300:	f1c0 0120 	rsb	r1, r0, #32
 800d304:	fa23 f401 	lsr.w	r4, r3, r1
 800d308:	4082      	lsls	r2, r0
 800d30a:	4322      	orrs	r2, r4
 800d30c:	4547      	cmp	r7, r8
 800d30e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d312:	bf8c      	ite	hi
 800d314:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d318:	2200      	movls	r2, #0
 800d31a:	4083      	lsls	r3, r0
 800d31c:	40ca      	lsrs	r2, r1
 800d31e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d322:	4313      	orrs	r3, r2
 800d324:	e7de      	b.n	800d2e4 <__b2d+0x48>
 800d326:	ea42 0501 	orr.w	r5, r2, r1
 800d32a:	e7db      	b.n	800d2e4 <__b2d+0x48>
 800d32c:	3ff00000 	.word	0x3ff00000

0800d330 <__d2b>:
 800d330:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d334:	460f      	mov	r7, r1
 800d336:	2101      	movs	r1, #1
 800d338:	ec59 8b10 	vmov	r8, r9, d0
 800d33c:	4616      	mov	r6, r2
 800d33e:	f7ff fc13 	bl	800cb68 <_Balloc>
 800d342:	4604      	mov	r4, r0
 800d344:	b930      	cbnz	r0, 800d354 <__d2b+0x24>
 800d346:	4602      	mov	r2, r0
 800d348:	4b23      	ldr	r3, [pc, #140]	@ (800d3d8 <__d2b+0xa8>)
 800d34a:	4824      	ldr	r0, [pc, #144]	@ (800d3dc <__d2b+0xac>)
 800d34c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d350:	f001 fb4e 	bl	800e9f0 <__assert_func>
 800d354:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d358:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d35c:	b10d      	cbz	r5, 800d362 <__d2b+0x32>
 800d35e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d362:	9301      	str	r3, [sp, #4]
 800d364:	f1b8 0300 	subs.w	r3, r8, #0
 800d368:	d023      	beq.n	800d3b2 <__d2b+0x82>
 800d36a:	4668      	mov	r0, sp
 800d36c:	9300      	str	r3, [sp, #0]
 800d36e:	f7ff fd0c 	bl	800cd8a <__lo0bits>
 800d372:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d376:	b1d0      	cbz	r0, 800d3ae <__d2b+0x7e>
 800d378:	f1c0 0320 	rsb	r3, r0, #32
 800d37c:	fa02 f303 	lsl.w	r3, r2, r3
 800d380:	430b      	orrs	r3, r1
 800d382:	40c2      	lsrs	r2, r0
 800d384:	6163      	str	r3, [r4, #20]
 800d386:	9201      	str	r2, [sp, #4]
 800d388:	9b01      	ldr	r3, [sp, #4]
 800d38a:	61a3      	str	r3, [r4, #24]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	bf0c      	ite	eq
 800d390:	2201      	moveq	r2, #1
 800d392:	2202      	movne	r2, #2
 800d394:	6122      	str	r2, [r4, #16]
 800d396:	b1a5      	cbz	r5, 800d3c2 <__d2b+0x92>
 800d398:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d39c:	4405      	add	r5, r0
 800d39e:	603d      	str	r5, [r7, #0]
 800d3a0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d3a4:	6030      	str	r0, [r6, #0]
 800d3a6:	4620      	mov	r0, r4
 800d3a8:	b003      	add	sp, #12
 800d3aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d3ae:	6161      	str	r1, [r4, #20]
 800d3b0:	e7ea      	b.n	800d388 <__d2b+0x58>
 800d3b2:	a801      	add	r0, sp, #4
 800d3b4:	f7ff fce9 	bl	800cd8a <__lo0bits>
 800d3b8:	9b01      	ldr	r3, [sp, #4]
 800d3ba:	6163      	str	r3, [r4, #20]
 800d3bc:	3020      	adds	r0, #32
 800d3be:	2201      	movs	r2, #1
 800d3c0:	e7e8      	b.n	800d394 <__d2b+0x64>
 800d3c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d3c6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d3ca:	6038      	str	r0, [r7, #0]
 800d3cc:	6918      	ldr	r0, [r3, #16]
 800d3ce:	f7ff fcbd 	bl	800cd4c <__hi0bits>
 800d3d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d3d6:	e7e5      	b.n	800d3a4 <__d2b+0x74>
 800d3d8:	0800f9dd 	.word	0x0800f9dd
 800d3dc:	0800f9ee 	.word	0x0800f9ee

0800d3e0 <__ratio>:
 800d3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e4:	b085      	sub	sp, #20
 800d3e6:	e9cd 1000 	strd	r1, r0, [sp]
 800d3ea:	a902      	add	r1, sp, #8
 800d3ec:	f7ff ff56 	bl	800d29c <__b2d>
 800d3f0:	9800      	ldr	r0, [sp, #0]
 800d3f2:	a903      	add	r1, sp, #12
 800d3f4:	ec55 4b10 	vmov	r4, r5, d0
 800d3f8:	f7ff ff50 	bl	800d29c <__b2d>
 800d3fc:	9b01      	ldr	r3, [sp, #4]
 800d3fe:	6919      	ldr	r1, [r3, #16]
 800d400:	9b00      	ldr	r3, [sp, #0]
 800d402:	691b      	ldr	r3, [r3, #16]
 800d404:	1ac9      	subs	r1, r1, r3
 800d406:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d40a:	1a9b      	subs	r3, r3, r2
 800d40c:	ec5b ab10 	vmov	sl, fp, d0
 800d410:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d414:	2b00      	cmp	r3, #0
 800d416:	bfce      	itee	gt
 800d418:	462a      	movgt	r2, r5
 800d41a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d41e:	465a      	movle	r2, fp
 800d420:	462f      	mov	r7, r5
 800d422:	46d9      	mov	r9, fp
 800d424:	bfcc      	ite	gt
 800d426:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d42a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d42e:	464b      	mov	r3, r9
 800d430:	4652      	mov	r2, sl
 800d432:	4620      	mov	r0, r4
 800d434:	4639      	mov	r1, r7
 800d436:	f7f3 fa31 	bl	800089c <__aeabi_ddiv>
 800d43a:	ec41 0b10 	vmov	d0, r0, r1
 800d43e:	b005      	add	sp, #20
 800d440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d444 <__copybits>:
 800d444:	3901      	subs	r1, #1
 800d446:	b570      	push	{r4, r5, r6, lr}
 800d448:	1149      	asrs	r1, r1, #5
 800d44a:	6914      	ldr	r4, [r2, #16]
 800d44c:	3101      	adds	r1, #1
 800d44e:	f102 0314 	add.w	r3, r2, #20
 800d452:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d456:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d45a:	1f05      	subs	r5, r0, #4
 800d45c:	42a3      	cmp	r3, r4
 800d45e:	d30c      	bcc.n	800d47a <__copybits+0x36>
 800d460:	1aa3      	subs	r3, r4, r2
 800d462:	3b11      	subs	r3, #17
 800d464:	f023 0303 	bic.w	r3, r3, #3
 800d468:	3211      	adds	r2, #17
 800d46a:	42a2      	cmp	r2, r4
 800d46c:	bf88      	it	hi
 800d46e:	2300      	movhi	r3, #0
 800d470:	4418      	add	r0, r3
 800d472:	2300      	movs	r3, #0
 800d474:	4288      	cmp	r0, r1
 800d476:	d305      	bcc.n	800d484 <__copybits+0x40>
 800d478:	bd70      	pop	{r4, r5, r6, pc}
 800d47a:	f853 6b04 	ldr.w	r6, [r3], #4
 800d47e:	f845 6f04 	str.w	r6, [r5, #4]!
 800d482:	e7eb      	b.n	800d45c <__copybits+0x18>
 800d484:	f840 3b04 	str.w	r3, [r0], #4
 800d488:	e7f4      	b.n	800d474 <__copybits+0x30>

0800d48a <__any_on>:
 800d48a:	f100 0214 	add.w	r2, r0, #20
 800d48e:	6900      	ldr	r0, [r0, #16]
 800d490:	114b      	asrs	r3, r1, #5
 800d492:	4298      	cmp	r0, r3
 800d494:	b510      	push	{r4, lr}
 800d496:	db11      	blt.n	800d4bc <__any_on+0x32>
 800d498:	dd0a      	ble.n	800d4b0 <__any_on+0x26>
 800d49a:	f011 011f 	ands.w	r1, r1, #31
 800d49e:	d007      	beq.n	800d4b0 <__any_on+0x26>
 800d4a0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d4a4:	fa24 f001 	lsr.w	r0, r4, r1
 800d4a8:	fa00 f101 	lsl.w	r1, r0, r1
 800d4ac:	428c      	cmp	r4, r1
 800d4ae:	d10b      	bne.n	800d4c8 <__any_on+0x3e>
 800d4b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d803      	bhi.n	800d4c0 <__any_on+0x36>
 800d4b8:	2000      	movs	r0, #0
 800d4ba:	bd10      	pop	{r4, pc}
 800d4bc:	4603      	mov	r3, r0
 800d4be:	e7f7      	b.n	800d4b0 <__any_on+0x26>
 800d4c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d4c4:	2900      	cmp	r1, #0
 800d4c6:	d0f5      	beq.n	800d4b4 <__any_on+0x2a>
 800d4c8:	2001      	movs	r0, #1
 800d4ca:	e7f6      	b.n	800d4ba <__any_on+0x30>

0800d4cc <sulp>:
 800d4cc:	b570      	push	{r4, r5, r6, lr}
 800d4ce:	4604      	mov	r4, r0
 800d4d0:	460d      	mov	r5, r1
 800d4d2:	ec45 4b10 	vmov	d0, r4, r5
 800d4d6:	4616      	mov	r6, r2
 800d4d8:	f7ff feba 	bl	800d250 <__ulp>
 800d4dc:	ec51 0b10 	vmov	r0, r1, d0
 800d4e0:	b17e      	cbz	r6, 800d502 <sulp+0x36>
 800d4e2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d4e6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	dd09      	ble.n	800d502 <sulp+0x36>
 800d4ee:	051b      	lsls	r3, r3, #20
 800d4f0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d4f4:	2400      	movs	r4, #0
 800d4f6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d4fa:	4622      	mov	r2, r4
 800d4fc:	462b      	mov	r3, r5
 800d4fe:	f7f3 f8a3 	bl	8000648 <__aeabi_dmul>
 800d502:	ec41 0b10 	vmov	d0, r0, r1
 800d506:	bd70      	pop	{r4, r5, r6, pc}

0800d508 <_strtod_l>:
 800d508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d50c:	b09f      	sub	sp, #124	@ 0x7c
 800d50e:	460c      	mov	r4, r1
 800d510:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d512:	2200      	movs	r2, #0
 800d514:	921a      	str	r2, [sp, #104]	@ 0x68
 800d516:	9005      	str	r0, [sp, #20]
 800d518:	f04f 0a00 	mov.w	sl, #0
 800d51c:	f04f 0b00 	mov.w	fp, #0
 800d520:	460a      	mov	r2, r1
 800d522:	9219      	str	r2, [sp, #100]	@ 0x64
 800d524:	7811      	ldrb	r1, [r2, #0]
 800d526:	292b      	cmp	r1, #43	@ 0x2b
 800d528:	d04a      	beq.n	800d5c0 <_strtod_l+0xb8>
 800d52a:	d838      	bhi.n	800d59e <_strtod_l+0x96>
 800d52c:	290d      	cmp	r1, #13
 800d52e:	d832      	bhi.n	800d596 <_strtod_l+0x8e>
 800d530:	2908      	cmp	r1, #8
 800d532:	d832      	bhi.n	800d59a <_strtod_l+0x92>
 800d534:	2900      	cmp	r1, #0
 800d536:	d03b      	beq.n	800d5b0 <_strtod_l+0xa8>
 800d538:	2200      	movs	r2, #0
 800d53a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d53c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d53e:	782a      	ldrb	r2, [r5, #0]
 800d540:	2a30      	cmp	r2, #48	@ 0x30
 800d542:	f040 80b3 	bne.w	800d6ac <_strtod_l+0x1a4>
 800d546:	786a      	ldrb	r2, [r5, #1]
 800d548:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d54c:	2a58      	cmp	r2, #88	@ 0x58
 800d54e:	d16e      	bne.n	800d62e <_strtod_l+0x126>
 800d550:	9302      	str	r3, [sp, #8]
 800d552:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d554:	9301      	str	r3, [sp, #4]
 800d556:	ab1a      	add	r3, sp, #104	@ 0x68
 800d558:	9300      	str	r3, [sp, #0]
 800d55a:	4a8e      	ldr	r2, [pc, #568]	@ (800d794 <_strtod_l+0x28c>)
 800d55c:	9805      	ldr	r0, [sp, #20]
 800d55e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d560:	a919      	add	r1, sp, #100	@ 0x64
 800d562:	f001 fadf 	bl	800eb24 <__gethex>
 800d566:	f010 060f 	ands.w	r6, r0, #15
 800d56a:	4604      	mov	r4, r0
 800d56c:	d005      	beq.n	800d57a <_strtod_l+0x72>
 800d56e:	2e06      	cmp	r6, #6
 800d570:	d128      	bne.n	800d5c4 <_strtod_l+0xbc>
 800d572:	3501      	adds	r5, #1
 800d574:	2300      	movs	r3, #0
 800d576:	9519      	str	r5, [sp, #100]	@ 0x64
 800d578:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d57a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	f040 858e 	bne.w	800e09e <_strtod_l+0xb96>
 800d582:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d584:	b1cb      	cbz	r3, 800d5ba <_strtod_l+0xb2>
 800d586:	4652      	mov	r2, sl
 800d588:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d58c:	ec43 2b10 	vmov	d0, r2, r3
 800d590:	b01f      	add	sp, #124	@ 0x7c
 800d592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d596:	2920      	cmp	r1, #32
 800d598:	d1ce      	bne.n	800d538 <_strtod_l+0x30>
 800d59a:	3201      	adds	r2, #1
 800d59c:	e7c1      	b.n	800d522 <_strtod_l+0x1a>
 800d59e:	292d      	cmp	r1, #45	@ 0x2d
 800d5a0:	d1ca      	bne.n	800d538 <_strtod_l+0x30>
 800d5a2:	2101      	movs	r1, #1
 800d5a4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d5a6:	1c51      	adds	r1, r2, #1
 800d5a8:	9119      	str	r1, [sp, #100]	@ 0x64
 800d5aa:	7852      	ldrb	r2, [r2, #1]
 800d5ac:	2a00      	cmp	r2, #0
 800d5ae:	d1c5      	bne.n	800d53c <_strtod_l+0x34>
 800d5b0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d5b2:	9419      	str	r4, [sp, #100]	@ 0x64
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	f040 8570 	bne.w	800e09a <_strtod_l+0xb92>
 800d5ba:	4652      	mov	r2, sl
 800d5bc:	465b      	mov	r3, fp
 800d5be:	e7e5      	b.n	800d58c <_strtod_l+0x84>
 800d5c0:	2100      	movs	r1, #0
 800d5c2:	e7ef      	b.n	800d5a4 <_strtod_l+0x9c>
 800d5c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d5c6:	b13a      	cbz	r2, 800d5d8 <_strtod_l+0xd0>
 800d5c8:	2135      	movs	r1, #53	@ 0x35
 800d5ca:	a81c      	add	r0, sp, #112	@ 0x70
 800d5cc:	f7ff ff3a 	bl	800d444 <__copybits>
 800d5d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d5d2:	9805      	ldr	r0, [sp, #20]
 800d5d4:	f7ff fb08 	bl	800cbe8 <_Bfree>
 800d5d8:	3e01      	subs	r6, #1
 800d5da:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d5dc:	2e04      	cmp	r6, #4
 800d5de:	d806      	bhi.n	800d5ee <_strtod_l+0xe6>
 800d5e0:	e8df f006 	tbb	[pc, r6]
 800d5e4:	201d0314 	.word	0x201d0314
 800d5e8:	14          	.byte	0x14
 800d5e9:	00          	.byte	0x00
 800d5ea:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d5ee:	05e1      	lsls	r1, r4, #23
 800d5f0:	bf48      	it	mi
 800d5f2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d5f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d5fa:	0d1b      	lsrs	r3, r3, #20
 800d5fc:	051b      	lsls	r3, r3, #20
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d1bb      	bne.n	800d57a <_strtod_l+0x72>
 800d602:	f7fe fb21 	bl	800bc48 <__errno>
 800d606:	2322      	movs	r3, #34	@ 0x22
 800d608:	6003      	str	r3, [r0, #0]
 800d60a:	e7b6      	b.n	800d57a <_strtod_l+0x72>
 800d60c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d610:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d614:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d618:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d61c:	e7e7      	b.n	800d5ee <_strtod_l+0xe6>
 800d61e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800d79c <_strtod_l+0x294>
 800d622:	e7e4      	b.n	800d5ee <_strtod_l+0xe6>
 800d624:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d628:	f04f 3aff 	mov.w	sl, #4294967295
 800d62c:	e7df      	b.n	800d5ee <_strtod_l+0xe6>
 800d62e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d630:	1c5a      	adds	r2, r3, #1
 800d632:	9219      	str	r2, [sp, #100]	@ 0x64
 800d634:	785b      	ldrb	r3, [r3, #1]
 800d636:	2b30      	cmp	r3, #48	@ 0x30
 800d638:	d0f9      	beq.n	800d62e <_strtod_l+0x126>
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d09d      	beq.n	800d57a <_strtod_l+0x72>
 800d63e:	2301      	movs	r3, #1
 800d640:	9309      	str	r3, [sp, #36]	@ 0x24
 800d642:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d644:	930c      	str	r3, [sp, #48]	@ 0x30
 800d646:	2300      	movs	r3, #0
 800d648:	9308      	str	r3, [sp, #32]
 800d64a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d64c:	461f      	mov	r7, r3
 800d64e:	220a      	movs	r2, #10
 800d650:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d652:	7805      	ldrb	r5, [r0, #0]
 800d654:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d658:	b2d9      	uxtb	r1, r3
 800d65a:	2909      	cmp	r1, #9
 800d65c:	d928      	bls.n	800d6b0 <_strtod_l+0x1a8>
 800d65e:	494e      	ldr	r1, [pc, #312]	@ (800d798 <_strtod_l+0x290>)
 800d660:	2201      	movs	r2, #1
 800d662:	f001 f979 	bl	800e958 <strncmp>
 800d666:	2800      	cmp	r0, #0
 800d668:	d032      	beq.n	800d6d0 <_strtod_l+0x1c8>
 800d66a:	2000      	movs	r0, #0
 800d66c:	462a      	mov	r2, r5
 800d66e:	4681      	mov	r9, r0
 800d670:	463d      	mov	r5, r7
 800d672:	4603      	mov	r3, r0
 800d674:	2a65      	cmp	r2, #101	@ 0x65
 800d676:	d001      	beq.n	800d67c <_strtod_l+0x174>
 800d678:	2a45      	cmp	r2, #69	@ 0x45
 800d67a:	d114      	bne.n	800d6a6 <_strtod_l+0x19e>
 800d67c:	b91d      	cbnz	r5, 800d686 <_strtod_l+0x17e>
 800d67e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d680:	4302      	orrs	r2, r0
 800d682:	d095      	beq.n	800d5b0 <_strtod_l+0xa8>
 800d684:	2500      	movs	r5, #0
 800d686:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d688:	1c62      	adds	r2, r4, #1
 800d68a:	9219      	str	r2, [sp, #100]	@ 0x64
 800d68c:	7862      	ldrb	r2, [r4, #1]
 800d68e:	2a2b      	cmp	r2, #43	@ 0x2b
 800d690:	d077      	beq.n	800d782 <_strtod_l+0x27a>
 800d692:	2a2d      	cmp	r2, #45	@ 0x2d
 800d694:	d07b      	beq.n	800d78e <_strtod_l+0x286>
 800d696:	f04f 0c00 	mov.w	ip, #0
 800d69a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d69e:	2909      	cmp	r1, #9
 800d6a0:	f240 8082 	bls.w	800d7a8 <_strtod_l+0x2a0>
 800d6a4:	9419      	str	r4, [sp, #100]	@ 0x64
 800d6a6:	f04f 0800 	mov.w	r8, #0
 800d6aa:	e0a2      	b.n	800d7f2 <_strtod_l+0x2ea>
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	e7c7      	b.n	800d640 <_strtod_l+0x138>
 800d6b0:	2f08      	cmp	r7, #8
 800d6b2:	bfd5      	itete	le
 800d6b4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800d6b6:	9908      	ldrgt	r1, [sp, #32]
 800d6b8:	fb02 3301 	mlale	r3, r2, r1, r3
 800d6bc:	fb02 3301 	mlagt	r3, r2, r1, r3
 800d6c0:	f100 0001 	add.w	r0, r0, #1
 800d6c4:	bfd4      	ite	le
 800d6c6:	930a      	strle	r3, [sp, #40]	@ 0x28
 800d6c8:	9308      	strgt	r3, [sp, #32]
 800d6ca:	3701      	adds	r7, #1
 800d6cc:	9019      	str	r0, [sp, #100]	@ 0x64
 800d6ce:	e7bf      	b.n	800d650 <_strtod_l+0x148>
 800d6d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d6d2:	1c5a      	adds	r2, r3, #1
 800d6d4:	9219      	str	r2, [sp, #100]	@ 0x64
 800d6d6:	785a      	ldrb	r2, [r3, #1]
 800d6d8:	b37f      	cbz	r7, 800d73a <_strtod_l+0x232>
 800d6da:	4681      	mov	r9, r0
 800d6dc:	463d      	mov	r5, r7
 800d6de:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d6e2:	2b09      	cmp	r3, #9
 800d6e4:	d912      	bls.n	800d70c <_strtod_l+0x204>
 800d6e6:	2301      	movs	r3, #1
 800d6e8:	e7c4      	b.n	800d674 <_strtod_l+0x16c>
 800d6ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d6ec:	1c5a      	adds	r2, r3, #1
 800d6ee:	9219      	str	r2, [sp, #100]	@ 0x64
 800d6f0:	785a      	ldrb	r2, [r3, #1]
 800d6f2:	3001      	adds	r0, #1
 800d6f4:	2a30      	cmp	r2, #48	@ 0x30
 800d6f6:	d0f8      	beq.n	800d6ea <_strtod_l+0x1e2>
 800d6f8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d6fc:	2b08      	cmp	r3, #8
 800d6fe:	f200 84d3 	bhi.w	800e0a8 <_strtod_l+0xba0>
 800d702:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d704:	930c      	str	r3, [sp, #48]	@ 0x30
 800d706:	4681      	mov	r9, r0
 800d708:	2000      	movs	r0, #0
 800d70a:	4605      	mov	r5, r0
 800d70c:	3a30      	subs	r2, #48	@ 0x30
 800d70e:	f100 0301 	add.w	r3, r0, #1
 800d712:	d02a      	beq.n	800d76a <_strtod_l+0x262>
 800d714:	4499      	add	r9, r3
 800d716:	eb00 0c05 	add.w	ip, r0, r5
 800d71a:	462b      	mov	r3, r5
 800d71c:	210a      	movs	r1, #10
 800d71e:	4563      	cmp	r3, ip
 800d720:	d10d      	bne.n	800d73e <_strtod_l+0x236>
 800d722:	1c69      	adds	r1, r5, #1
 800d724:	4401      	add	r1, r0
 800d726:	4428      	add	r0, r5
 800d728:	2808      	cmp	r0, #8
 800d72a:	dc16      	bgt.n	800d75a <_strtod_l+0x252>
 800d72c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d72e:	230a      	movs	r3, #10
 800d730:	fb03 2300 	mla	r3, r3, r0, r2
 800d734:	930a      	str	r3, [sp, #40]	@ 0x28
 800d736:	2300      	movs	r3, #0
 800d738:	e018      	b.n	800d76c <_strtod_l+0x264>
 800d73a:	4638      	mov	r0, r7
 800d73c:	e7da      	b.n	800d6f4 <_strtod_l+0x1ec>
 800d73e:	2b08      	cmp	r3, #8
 800d740:	f103 0301 	add.w	r3, r3, #1
 800d744:	dc03      	bgt.n	800d74e <_strtod_l+0x246>
 800d746:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800d748:	434e      	muls	r6, r1
 800d74a:	960a      	str	r6, [sp, #40]	@ 0x28
 800d74c:	e7e7      	b.n	800d71e <_strtod_l+0x216>
 800d74e:	2b10      	cmp	r3, #16
 800d750:	bfde      	ittt	le
 800d752:	9e08      	ldrle	r6, [sp, #32]
 800d754:	434e      	mulle	r6, r1
 800d756:	9608      	strle	r6, [sp, #32]
 800d758:	e7e1      	b.n	800d71e <_strtod_l+0x216>
 800d75a:	280f      	cmp	r0, #15
 800d75c:	dceb      	bgt.n	800d736 <_strtod_l+0x22e>
 800d75e:	9808      	ldr	r0, [sp, #32]
 800d760:	230a      	movs	r3, #10
 800d762:	fb03 2300 	mla	r3, r3, r0, r2
 800d766:	9308      	str	r3, [sp, #32]
 800d768:	e7e5      	b.n	800d736 <_strtod_l+0x22e>
 800d76a:	4629      	mov	r1, r5
 800d76c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d76e:	1c50      	adds	r0, r2, #1
 800d770:	9019      	str	r0, [sp, #100]	@ 0x64
 800d772:	7852      	ldrb	r2, [r2, #1]
 800d774:	4618      	mov	r0, r3
 800d776:	460d      	mov	r5, r1
 800d778:	e7b1      	b.n	800d6de <_strtod_l+0x1d6>
 800d77a:	f04f 0900 	mov.w	r9, #0
 800d77e:	2301      	movs	r3, #1
 800d780:	e77d      	b.n	800d67e <_strtod_l+0x176>
 800d782:	f04f 0c00 	mov.w	ip, #0
 800d786:	1ca2      	adds	r2, r4, #2
 800d788:	9219      	str	r2, [sp, #100]	@ 0x64
 800d78a:	78a2      	ldrb	r2, [r4, #2]
 800d78c:	e785      	b.n	800d69a <_strtod_l+0x192>
 800d78e:	f04f 0c01 	mov.w	ip, #1
 800d792:	e7f8      	b.n	800d786 <_strtod_l+0x27e>
 800d794:	0800fb60 	.word	0x0800fb60
 800d798:	0800fb48 	.word	0x0800fb48
 800d79c:	7ff00000 	.word	0x7ff00000
 800d7a0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d7a2:	1c51      	adds	r1, r2, #1
 800d7a4:	9119      	str	r1, [sp, #100]	@ 0x64
 800d7a6:	7852      	ldrb	r2, [r2, #1]
 800d7a8:	2a30      	cmp	r2, #48	@ 0x30
 800d7aa:	d0f9      	beq.n	800d7a0 <_strtod_l+0x298>
 800d7ac:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d7b0:	2908      	cmp	r1, #8
 800d7b2:	f63f af78 	bhi.w	800d6a6 <_strtod_l+0x19e>
 800d7b6:	3a30      	subs	r2, #48	@ 0x30
 800d7b8:	920e      	str	r2, [sp, #56]	@ 0x38
 800d7ba:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d7bc:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d7be:	f04f 080a 	mov.w	r8, #10
 800d7c2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d7c4:	1c56      	adds	r6, r2, #1
 800d7c6:	9619      	str	r6, [sp, #100]	@ 0x64
 800d7c8:	7852      	ldrb	r2, [r2, #1]
 800d7ca:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d7ce:	f1be 0f09 	cmp.w	lr, #9
 800d7d2:	d939      	bls.n	800d848 <_strtod_l+0x340>
 800d7d4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d7d6:	1a76      	subs	r6, r6, r1
 800d7d8:	2e08      	cmp	r6, #8
 800d7da:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d7de:	dc03      	bgt.n	800d7e8 <_strtod_l+0x2e0>
 800d7e0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d7e2:	4588      	cmp	r8, r1
 800d7e4:	bfa8      	it	ge
 800d7e6:	4688      	movge	r8, r1
 800d7e8:	f1bc 0f00 	cmp.w	ip, #0
 800d7ec:	d001      	beq.n	800d7f2 <_strtod_l+0x2ea>
 800d7ee:	f1c8 0800 	rsb	r8, r8, #0
 800d7f2:	2d00      	cmp	r5, #0
 800d7f4:	d14e      	bne.n	800d894 <_strtod_l+0x38c>
 800d7f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d7f8:	4308      	orrs	r0, r1
 800d7fa:	f47f aebe 	bne.w	800d57a <_strtod_l+0x72>
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	f47f aed6 	bne.w	800d5b0 <_strtod_l+0xa8>
 800d804:	2a69      	cmp	r2, #105	@ 0x69
 800d806:	d028      	beq.n	800d85a <_strtod_l+0x352>
 800d808:	dc25      	bgt.n	800d856 <_strtod_l+0x34e>
 800d80a:	2a49      	cmp	r2, #73	@ 0x49
 800d80c:	d025      	beq.n	800d85a <_strtod_l+0x352>
 800d80e:	2a4e      	cmp	r2, #78	@ 0x4e
 800d810:	f47f aece 	bne.w	800d5b0 <_strtod_l+0xa8>
 800d814:	499b      	ldr	r1, [pc, #620]	@ (800da84 <_strtod_l+0x57c>)
 800d816:	a819      	add	r0, sp, #100	@ 0x64
 800d818:	f001 fba6 	bl	800ef68 <__match>
 800d81c:	2800      	cmp	r0, #0
 800d81e:	f43f aec7 	beq.w	800d5b0 <_strtod_l+0xa8>
 800d822:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d824:	781b      	ldrb	r3, [r3, #0]
 800d826:	2b28      	cmp	r3, #40	@ 0x28
 800d828:	d12e      	bne.n	800d888 <_strtod_l+0x380>
 800d82a:	4997      	ldr	r1, [pc, #604]	@ (800da88 <_strtod_l+0x580>)
 800d82c:	aa1c      	add	r2, sp, #112	@ 0x70
 800d82e:	a819      	add	r0, sp, #100	@ 0x64
 800d830:	f001 fbae 	bl	800ef90 <__hexnan>
 800d834:	2805      	cmp	r0, #5
 800d836:	d127      	bne.n	800d888 <_strtod_l+0x380>
 800d838:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d83a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d83e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d842:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d846:	e698      	b.n	800d57a <_strtod_l+0x72>
 800d848:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d84a:	fb08 2101 	mla	r1, r8, r1, r2
 800d84e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d852:	920e      	str	r2, [sp, #56]	@ 0x38
 800d854:	e7b5      	b.n	800d7c2 <_strtod_l+0x2ba>
 800d856:	2a6e      	cmp	r2, #110	@ 0x6e
 800d858:	e7da      	b.n	800d810 <_strtod_l+0x308>
 800d85a:	498c      	ldr	r1, [pc, #560]	@ (800da8c <_strtod_l+0x584>)
 800d85c:	a819      	add	r0, sp, #100	@ 0x64
 800d85e:	f001 fb83 	bl	800ef68 <__match>
 800d862:	2800      	cmp	r0, #0
 800d864:	f43f aea4 	beq.w	800d5b0 <_strtod_l+0xa8>
 800d868:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d86a:	4989      	ldr	r1, [pc, #548]	@ (800da90 <_strtod_l+0x588>)
 800d86c:	3b01      	subs	r3, #1
 800d86e:	a819      	add	r0, sp, #100	@ 0x64
 800d870:	9319      	str	r3, [sp, #100]	@ 0x64
 800d872:	f001 fb79 	bl	800ef68 <__match>
 800d876:	b910      	cbnz	r0, 800d87e <_strtod_l+0x376>
 800d878:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d87a:	3301      	adds	r3, #1
 800d87c:	9319      	str	r3, [sp, #100]	@ 0x64
 800d87e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800daa0 <_strtod_l+0x598>
 800d882:	f04f 0a00 	mov.w	sl, #0
 800d886:	e678      	b.n	800d57a <_strtod_l+0x72>
 800d888:	4882      	ldr	r0, [pc, #520]	@ (800da94 <_strtod_l+0x58c>)
 800d88a:	f001 f8a9 	bl	800e9e0 <nan>
 800d88e:	ec5b ab10 	vmov	sl, fp, d0
 800d892:	e672      	b.n	800d57a <_strtod_l+0x72>
 800d894:	eba8 0309 	sub.w	r3, r8, r9
 800d898:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d89a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d89c:	2f00      	cmp	r7, #0
 800d89e:	bf08      	it	eq
 800d8a0:	462f      	moveq	r7, r5
 800d8a2:	2d10      	cmp	r5, #16
 800d8a4:	462c      	mov	r4, r5
 800d8a6:	bfa8      	it	ge
 800d8a8:	2410      	movge	r4, #16
 800d8aa:	f7f2 fe53 	bl	8000554 <__aeabi_ui2d>
 800d8ae:	2d09      	cmp	r5, #9
 800d8b0:	4682      	mov	sl, r0
 800d8b2:	468b      	mov	fp, r1
 800d8b4:	dc13      	bgt.n	800d8de <_strtod_l+0x3d6>
 800d8b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	f43f ae5e 	beq.w	800d57a <_strtod_l+0x72>
 800d8be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8c0:	dd78      	ble.n	800d9b4 <_strtod_l+0x4ac>
 800d8c2:	2b16      	cmp	r3, #22
 800d8c4:	dc5f      	bgt.n	800d986 <_strtod_l+0x47e>
 800d8c6:	4974      	ldr	r1, [pc, #464]	@ (800da98 <_strtod_l+0x590>)
 800d8c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d8cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8d0:	4652      	mov	r2, sl
 800d8d2:	465b      	mov	r3, fp
 800d8d4:	f7f2 feb8 	bl	8000648 <__aeabi_dmul>
 800d8d8:	4682      	mov	sl, r0
 800d8da:	468b      	mov	fp, r1
 800d8dc:	e64d      	b.n	800d57a <_strtod_l+0x72>
 800d8de:	4b6e      	ldr	r3, [pc, #440]	@ (800da98 <_strtod_l+0x590>)
 800d8e0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d8e4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d8e8:	f7f2 feae 	bl	8000648 <__aeabi_dmul>
 800d8ec:	4682      	mov	sl, r0
 800d8ee:	9808      	ldr	r0, [sp, #32]
 800d8f0:	468b      	mov	fp, r1
 800d8f2:	f7f2 fe2f 	bl	8000554 <__aeabi_ui2d>
 800d8f6:	4602      	mov	r2, r0
 800d8f8:	460b      	mov	r3, r1
 800d8fa:	4650      	mov	r0, sl
 800d8fc:	4659      	mov	r1, fp
 800d8fe:	f7f2 fced 	bl	80002dc <__adddf3>
 800d902:	2d0f      	cmp	r5, #15
 800d904:	4682      	mov	sl, r0
 800d906:	468b      	mov	fp, r1
 800d908:	ddd5      	ble.n	800d8b6 <_strtod_l+0x3ae>
 800d90a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d90c:	1b2c      	subs	r4, r5, r4
 800d90e:	441c      	add	r4, r3
 800d910:	2c00      	cmp	r4, #0
 800d912:	f340 8096 	ble.w	800da42 <_strtod_l+0x53a>
 800d916:	f014 030f 	ands.w	r3, r4, #15
 800d91a:	d00a      	beq.n	800d932 <_strtod_l+0x42a>
 800d91c:	495e      	ldr	r1, [pc, #376]	@ (800da98 <_strtod_l+0x590>)
 800d91e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d922:	4652      	mov	r2, sl
 800d924:	465b      	mov	r3, fp
 800d926:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d92a:	f7f2 fe8d 	bl	8000648 <__aeabi_dmul>
 800d92e:	4682      	mov	sl, r0
 800d930:	468b      	mov	fp, r1
 800d932:	f034 040f 	bics.w	r4, r4, #15
 800d936:	d073      	beq.n	800da20 <_strtod_l+0x518>
 800d938:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d93c:	dd48      	ble.n	800d9d0 <_strtod_l+0x4c8>
 800d93e:	2400      	movs	r4, #0
 800d940:	46a0      	mov	r8, r4
 800d942:	940a      	str	r4, [sp, #40]	@ 0x28
 800d944:	46a1      	mov	r9, r4
 800d946:	9a05      	ldr	r2, [sp, #20]
 800d948:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800daa0 <_strtod_l+0x598>
 800d94c:	2322      	movs	r3, #34	@ 0x22
 800d94e:	6013      	str	r3, [r2, #0]
 800d950:	f04f 0a00 	mov.w	sl, #0
 800d954:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d956:	2b00      	cmp	r3, #0
 800d958:	f43f ae0f 	beq.w	800d57a <_strtod_l+0x72>
 800d95c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d95e:	9805      	ldr	r0, [sp, #20]
 800d960:	f7ff f942 	bl	800cbe8 <_Bfree>
 800d964:	9805      	ldr	r0, [sp, #20]
 800d966:	4649      	mov	r1, r9
 800d968:	f7ff f93e 	bl	800cbe8 <_Bfree>
 800d96c:	9805      	ldr	r0, [sp, #20]
 800d96e:	4641      	mov	r1, r8
 800d970:	f7ff f93a 	bl	800cbe8 <_Bfree>
 800d974:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d976:	9805      	ldr	r0, [sp, #20]
 800d978:	f7ff f936 	bl	800cbe8 <_Bfree>
 800d97c:	9805      	ldr	r0, [sp, #20]
 800d97e:	4621      	mov	r1, r4
 800d980:	f7ff f932 	bl	800cbe8 <_Bfree>
 800d984:	e5f9      	b.n	800d57a <_strtod_l+0x72>
 800d986:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d988:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d98c:	4293      	cmp	r3, r2
 800d98e:	dbbc      	blt.n	800d90a <_strtod_l+0x402>
 800d990:	4c41      	ldr	r4, [pc, #260]	@ (800da98 <_strtod_l+0x590>)
 800d992:	f1c5 050f 	rsb	r5, r5, #15
 800d996:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d99a:	4652      	mov	r2, sl
 800d99c:	465b      	mov	r3, fp
 800d99e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9a2:	f7f2 fe51 	bl	8000648 <__aeabi_dmul>
 800d9a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9a8:	1b5d      	subs	r5, r3, r5
 800d9aa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d9ae:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d9b2:	e78f      	b.n	800d8d4 <_strtod_l+0x3cc>
 800d9b4:	3316      	adds	r3, #22
 800d9b6:	dba8      	blt.n	800d90a <_strtod_l+0x402>
 800d9b8:	4b37      	ldr	r3, [pc, #220]	@ (800da98 <_strtod_l+0x590>)
 800d9ba:	eba9 0808 	sub.w	r8, r9, r8
 800d9be:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d9c2:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d9c6:	4650      	mov	r0, sl
 800d9c8:	4659      	mov	r1, fp
 800d9ca:	f7f2 ff67 	bl	800089c <__aeabi_ddiv>
 800d9ce:	e783      	b.n	800d8d8 <_strtod_l+0x3d0>
 800d9d0:	4b32      	ldr	r3, [pc, #200]	@ (800da9c <_strtod_l+0x594>)
 800d9d2:	9308      	str	r3, [sp, #32]
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	1124      	asrs	r4, r4, #4
 800d9d8:	4650      	mov	r0, sl
 800d9da:	4659      	mov	r1, fp
 800d9dc:	461e      	mov	r6, r3
 800d9de:	2c01      	cmp	r4, #1
 800d9e0:	dc21      	bgt.n	800da26 <_strtod_l+0x51e>
 800d9e2:	b10b      	cbz	r3, 800d9e8 <_strtod_l+0x4e0>
 800d9e4:	4682      	mov	sl, r0
 800d9e6:	468b      	mov	fp, r1
 800d9e8:	492c      	ldr	r1, [pc, #176]	@ (800da9c <_strtod_l+0x594>)
 800d9ea:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d9ee:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d9f2:	4652      	mov	r2, sl
 800d9f4:	465b      	mov	r3, fp
 800d9f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9fa:	f7f2 fe25 	bl	8000648 <__aeabi_dmul>
 800d9fe:	4b28      	ldr	r3, [pc, #160]	@ (800daa0 <_strtod_l+0x598>)
 800da00:	460a      	mov	r2, r1
 800da02:	400b      	ands	r3, r1
 800da04:	4927      	ldr	r1, [pc, #156]	@ (800daa4 <_strtod_l+0x59c>)
 800da06:	428b      	cmp	r3, r1
 800da08:	4682      	mov	sl, r0
 800da0a:	d898      	bhi.n	800d93e <_strtod_l+0x436>
 800da0c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800da10:	428b      	cmp	r3, r1
 800da12:	bf86      	itte	hi
 800da14:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800daa8 <_strtod_l+0x5a0>
 800da18:	f04f 3aff 	movhi.w	sl, #4294967295
 800da1c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800da20:	2300      	movs	r3, #0
 800da22:	9308      	str	r3, [sp, #32]
 800da24:	e07a      	b.n	800db1c <_strtod_l+0x614>
 800da26:	07e2      	lsls	r2, r4, #31
 800da28:	d505      	bpl.n	800da36 <_strtod_l+0x52e>
 800da2a:	9b08      	ldr	r3, [sp, #32]
 800da2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da30:	f7f2 fe0a 	bl	8000648 <__aeabi_dmul>
 800da34:	2301      	movs	r3, #1
 800da36:	9a08      	ldr	r2, [sp, #32]
 800da38:	3208      	adds	r2, #8
 800da3a:	3601      	adds	r6, #1
 800da3c:	1064      	asrs	r4, r4, #1
 800da3e:	9208      	str	r2, [sp, #32]
 800da40:	e7cd      	b.n	800d9de <_strtod_l+0x4d6>
 800da42:	d0ed      	beq.n	800da20 <_strtod_l+0x518>
 800da44:	4264      	negs	r4, r4
 800da46:	f014 020f 	ands.w	r2, r4, #15
 800da4a:	d00a      	beq.n	800da62 <_strtod_l+0x55a>
 800da4c:	4b12      	ldr	r3, [pc, #72]	@ (800da98 <_strtod_l+0x590>)
 800da4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da52:	4650      	mov	r0, sl
 800da54:	4659      	mov	r1, fp
 800da56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da5a:	f7f2 ff1f 	bl	800089c <__aeabi_ddiv>
 800da5e:	4682      	mov	sl, r0
 800da60:	468b      	mov	fp, r1
 800da62:	1124      	asrs	r4, r4, #4
 800da64:	d0dc      	beq.n	800da20 <_strtod_l+0x518>
 800da66:	2c1f      	cmp	r4, #31
 800da68:	dd20      	ble.n	800daac <_strtod_l+0x5a4>
 800da6a:	2400      	movs	r4, #0
 800da6c:	46a0      	mov	r8, r4
 800da6e:	940a      	str	r4, [sp, #40]	@ 0x28
 800da70:	46a1      	mov	r9, r4
 800da72:	9a05      	ldr	r2, [sp, #20]
 800da74:	2322      	movs	r3, #34	@ 0x22
 800da76:	f04f 0a00 	mov.w	sl, #0
 800da7a:	f04f 0b00 	mov.w	fp, #0
 800da7e:	6013      	str	r3, [r2, #0]
 800da80:	e768      	b.n	800d954 <_strtod_l+0x44c>
 800da82:	bf00      	nop
 800da84:	0800f935 	.word	0x0800f935
 800da88:	0800fb4c 	.word	0x0800fb4c
 800da8c:	0800f92d 	.word	0x0800f92d
 800da90:	0800f964 	.word	0x0800f964
 800da94:	0800fcf5 	.word	0x0800fcf5
 800da98:	0800fa80 	.word	0x0800fa80
 800da9c:	0800fa58 	.word	0x0800fa58
 800daa0:	7ff00000 	.word	0x7ff00000
 800daa4:	7ca00000 	.word	0x7ca00000
 800daa8:	7fefffff 	.word	0x7fefffff
 800daac:	f014 0310 	ands.w	r3, r4, #16
 800dab0:	bf18      	it	ne
 800dab2:	236a      	movne	r3, #106	@ 0x6a
 800dab4:	4ea9      	ldr	r6, [pc, #676]	@ (800dd5c <_strtod_l+0x854>)
 800dab6:	9308      	str	r3, [sp, #32]
 800dab8:	4650      	mov	r0, sl
 800daba:	4659      	mov	r1, fp
 800dabc:	2300      	movs	r3, #0
 800dabe:	07e2      	lsls	r2, r4, #31
 800dac0:	d504      	bpl.n	800dacc <_strtod_l+0x5c4>
 800dac2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dac6:	f7f2 fdbf 	bl	8000648 <__aeabi_dmul>
 800daca:	2301      	movs	r3, #1
 800dacc:	1064      	asrs	r4, r4, #1
 800dace:	f106 0608 	add.w	r6, r6, #8
 800dad2:	d1f4      	bne.n	800dabe <_strtod_l+0x5b6>
 800dad4:	b10b      	cbz	r3, 800dada <_strtod_l+0x5d2>
 800dad6:	4682      	mov	sl, r0
 800dad8:	468b      	mov	fp, r1
 800dada:	9b08      	ldr	r3, [sp, #32]
 800dadc:	b1b3      	cbz	r3, 800db0c <_strtod_l+0x604>
 800dade:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800dae2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	4659      	mov	r1, fp
 800daea:	dd0f      	ble.n	800db0c <_strtod_l+0x604>
 800daec:	2b1f      	cmp	r3, #31
 800daee:	dd55      	ble.n	800db9c <_strtod_l+0x694>
 800daf0:	2b34      	cmp	r3, #52	@ 0x34
 800daf2:	bfde      	ittt	le
 800daf4:	f04f 33ff 	movle.w	r3, #4294967295
 800daf8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800dafc:	4093      	lslle	r3, r2
 800dafe:	f04f 0a00 	mov.w	sl, #0
 800db02:	bfcc      	ite	gt
 800db04:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800db08:	ea03 0b01 	andle.w	fp, r3, r1
 800db0c:	2200      	movs	r2, #0
 800db0e:	2300      	movs	r3, #0
 800db10:	4650      	mov	r0, sl
 800db12:	4659      	mov	r1, fp
 800db14:	f7f3 f800 	bl	8000b18 <__aeabi_dcmpeq>
 800db18:	2800      	cmp	r0, #0
 800db1a:	d1a6      	bne.n	800da6a <_strtod_l+0x562>
 800db1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db1e:	9300      	str	r3, [sp, #0]
 800db20:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800db22:	9805      	ldr	r0, [sp, #20]
 800db24:	462b      	mov	r3, r5
 800db26:	463a      	mov	r2, r7
 800db28:	f7ff f8c6 	bl	800ccb8 <__s2b>
 800db2c:	900a      	str	r0, [sp, #40]	@ 0x28
 800db2e:	2800      	cmp	r0, #0
 800db30:	f43f af05 	beq.w	800d93e <_strtod_l+0x436>
 800db34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800db36:	2a00      	cmp	r2, #0
 800db38:	eba9 0308 	sub.w	r3, r9, r8
 800db3c:	bfa8      	it	ge
 800db3e:	2300      	movge	r3, #0
 800db40:	9312      	str	r3, [sp, #72]	@ 0x48
 800db42:	2400      	movs	r4, #0
 800db44:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800db48:	9316      	str	r3, [sp, #88]	@ 0x58
 800db4a:	46a0      	mov	r8, r4
 800db4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db4e:	9805      	ldr	r0, [sp, #20]
 800db50:	6859      	ldr	r1, [r3, #4]
 800db52:	f7ff f809 	bl	800cb68 <_Balloc>
 800db56:	4681      	mov	r9, r0
 800db58:	2800      	cmp	r0, #0
 800db5a:	f43f aef4 	beq.w	800d946 <_strtod_l+0x43e>
 800db5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db60:	691a      	ldr	r2, [r3, #16]
 800db62:	3202      	adds	r2, #2
 800db64:	f103 010c 	add.w	r1, r3, #12
 800db68:	0092      	lsls	r2, r2, #2
 800db6a:	300c      	adds	r0, #12
 800db6c:	f7fe f899 	bl	800bca2 <memcpy>
 800db70:	ec4b ab10 	vmov	d0, sl, fp
 800db74:	9805      	ldr	r0, [sp, #20]
 800db76:	aa1c      	add	r2, sp, #112	@ 0x70
 800db78:	a91b      	add	r1, sp, #108	@ 0x6c
 800db7a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800db7e:	f7ff fbd7 	bl	800d330 <__d2b>
 800db82:	901a      	str	r0, [sp, #104]	@ 0x68
 800db84:	2800      	cmp	r0, #0
 800db86:	f43f aede 	beq.w	800d946 <_strtod_l+0x43e>
 800db8a:	9805      	ldr	r0, [sp, #20]
 800db8c:	2101      	movs	r1, #1
 800db8e:	f7ff f929 	bl	800cde4 <__i2b>
 800db92:	4680      	mov	r8, r0
 800db94:	b948      	cbnz	r0, 800dbaa <_strtod_l+0x6a2>
 800db96:	f04f 0800 	mov.w	r8, #0
 800db9a:	e6d4      	b.n	800d946 <_strtod_l+0x43e>
 800db9c:	f04f 32ff 	mov.w	r2, #4294967295
 800dba0:	fa02 f303 	lsl.w	r3, r2, r3
 800dba4:	ea03 0a0a 	and.w	sl, r3, sl
 800dba8:	e7b0      	b.n	800db0c <_strtod_l+0x604>
 800dbaa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800dbac:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800dbae:	2d00      	cmp	r5, #0
 800dbb0:	bfab      	itete	ge
 800dbb2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800dbb4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800dbb6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800dbb8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800dbba:	bfac      	ite	ge
 800dbbc:	18ef      	addge	r7, r5, r3
 800dbbe:	1b5e      	sublt	r6, r3, r5
 800dbc0:	9b08      	ldr	r3, [sp, #32]
 800dbc2:	1aed      	subs	r5, r5, r3
 800dbc4:	4415      	add	r5, r2
 800dbc6:	4b66      	ldr	r3, [pc, #408]	@ (800dd60 <_strtod_l+0x858>)
 800dbc8:	3d01      	subs	r5, #1
 800dbca:	429d      	cmp	r5, r3
 800dbcc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800dbd0:	da50      	bge.n	800dc74 <_strtod_l+0x76c>
 800dbd2:	1b5b      	subs	r3, r3, r5
 800dbd4:	2b1f      	cmp	r3, #31
 800dbd6:	eba2 0203 	sub.w	r2, r2, r3
 800dbda:	f04f 0101 	mov.w	r1, #1
 800dbde:	dc3d      	bgt.n	800dc5c <_strtod_l+0x754>
 800dbe0:	fa01 f303 	lsl.w	r3, r1, r3
 800dbe4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	9310      	str	r3, [sp, #64]	@ 0x40
 800dbea:	18bd      	adds	r5, r7, r2
 800dbec:	9b08      	ldr	r3, [sp, #32]
 800dbee:	42af      	cmp	r7, r5
 800dbf0:	4416      	add	r6, r2
 800dbf2:	441e      	add	r6, r3
 800dbf4:	463b      	mov	r3, r7
 800dbf6:	bfa8      	it	ge
 800dbf8:	462b      	movge	r3, r5
 800dbfa:	42b3      	cmp	r3, r6
 800dbfc:	bfa8      	it	ge
 800dbfe:	4633      	movge	r3, r6
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	bfc2      	ittt	gt
 800dc04:	1aed      	subgt	r5, r5, r3
 800dc06:	1af6      	subgt	r6, r6, r3
 800dc08:	1aff      	subgt	r7, r7, r3
 800dc0a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	dd16      	ble.n	800dc3e <_strtod_l+0x736>
 800dc10:	4641      	mov	r1, r8
 800dc12:	9805      	ldr	r0, [sp, #20]
 800dc14:	461a      	mov	r2, r3
 800dc16:	f7ff f9a5 	bl	800cf64 <__pow5mult>
 800dc1a:	4680      	mov	r8, r0
 800dc1c:	2800      	cmp	r0, #0
 800dc1e:	d0ba      	beq.n	800db96 <_strtod_l+0x68e>
 800dc20:	4601      	mov	r1, r0
 800dc22:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dc24:	9805      	ldr	r0, [sp, #20]
 800dc26:	f7ff f8f3 	bl	800ce10 <__multiply>
 800dc2a:	900e      	str	r0, [sp, #56]	@ 0x38
 800dc2c:	2800      	cmp	r0, #0
 800dc2e:	f43f ae8a 	beq.w	800d946 <_strtod_l+0x43e>
 800dc32:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dc34:	9805      	ldr	r0, [sp, #20]
 800dc36:	f7fe ffd7 	bl	800cbe8 <_Bfree>
 800dc3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dc3c:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc3e:	2d00      	cmp	r5, #0
 800dc40:	dc1d      	bgt.n	800dc7e <_strtod_l+0x776>
 800dc42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	dd23      	ble.n	800dc90 <_strtod_l+0x788>
 800dc48:	4649      	mov	r1, r9
 800dc4a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800dc4c:	9805      	ldr	r0, [sp, #20]
 800dc4e:	f7ff f989 	bl	800cf64 <__pow5mult>
 800dc52:	4681      	mov	r9, r0
 800dc54:	b9e0      	cbnz	r0, 800dc90 <_strtod_l+0x788>
 800dc56:	f04f 0900 	mov.w	r9, #0
 800dc5a:	e674      	b.n	800d946 <_strtod_l+0x43e>
 800dc5c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800dc60:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800dc64:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800dc68:	35e2      	adds	r5, #226	@ 0xe2
 800dc6a:	fa01 f305 	lsl.w	r3, r1, r5
 800dc6e:	9310      	str	r3, [sp, #64]	@ 0x40
 800dc70:	9113      	str	r1, [sp, #76]	@ 0x4c
 800dc72:	e7ba      	b.n	800dbea <_strtod_l+0x6e2>
 800dc74:	2300      	movs	r3, #0
 800dc76:	9310      	str	r3, [sp, #64]	@ 0x40
 800dc78:	2301      	movs	r3, #1
 800dc7a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dc7c:	e7b5      	b.n	800dbea <_strtod_l+0x6e2>
 800dc7e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dc80:	9805      	ldr	r0, [sp, #20]
 800dc82:	462a      	mov	r2, r5
 800dc84:	f7ff f9c8 	bl	800d018 <__lshift>
 800dc88:	901a      	str	r0, [sp, #104]	@ 0x68
 800dc8a:	2800      	cmp	r0, #0
 800dc8c:	d1d9      	bne.n	800dc42 <_strtod_l+0x73a>
 800dc8e:	e65a      	b.n	800d946 <_strtod_l+0x43e>
 800dc90:	2e00      	cmp	r6, #0
 800dc92:	dd07      	ble.n	800dca4 <_strtod_l+0x79c>
 800dc94:	4649      	mov	r1, r9
 800dc96:	9805      	ldr	r0, [sp, #20]
 800dc98:	4632      	mov	r2, r6
 800dc9a:	f7ff f9bd 	bl	800d018 <__lshift>
 800dc9e:	4681      	mov	r9, r0
 800dca0:	2800      	cmp	r0, #0
 800dca2:	d0d8      	beq.n	800dc56 <_strtod_l+0x74e>
 800dca4:	2f00      	cmp	r7, #0
 800dca6:	dd08      	ble.n	800dcba <_strtod_l+0x7b2>
 800dca8:	4641      	mov	r1, r8
 800dcaa:	9805      	ldr	r0, [sp, #20]
 800dcac:	463a      	mov	r2, r7
 800dcae:	f7ff f9b3 	bl	800d018 <__lshift>
 800dcb2:	4680      	mov	r8, r0
 800dcb4:	2800      	cmp	r0, #0
 800dcb6:	f43f ae46 	beq.w	800d946 <_strtod_l+0x43e>
 800dcba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dcbc:	9805      	ldr	r0, [sp, #20]
 800dcbe:	464a      	mov	r2, r9
 800dcc0:	f7ff fa32 	bl	800d128 <__mdiff>
 800dcc4:	4604      	mov	r4, r0
 800dcc6:	2800      	cmp	r0, #0
 800dcc8:	f43f ae3d 	beq.w	800d946 <_strtod_l+0x43e>
 800dccc:	68c3      	ldr	r3, [r0, #12]
 800dcce:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	60c3      	str	r3, [r0, #12]
 800dcd4:	4641      	mov	r1, r8
 800dcd6:	f7ff fa0b 	bl	800d0f0 <__mcmp>
 800dcda:	2800      	cmp	r0, #0
 800dcdc:	da46      	bge.n	800dd6c <_strtod_l+0x864>
 800dcde:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dce0:	ea53 030a 	orrs.w	r3, r3, sl
 800dce4:	d16c      	bne.n	800ddc0 <_strtod_l+0x8b8>
 800dce6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d168      	bne.n	800ddc0 <_strtod_l+0x8b8>
 800dcee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dcf2:	0d1b      	lsrs	r3, r3, #20
 800dcf4:	051b      	lsls	r3, r3, #20
 800dcf6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dcfa:	d961      	bls.n	800ddc0 <_strtod_l+0x8b8>
 800dcfc:	6963      	ldr	r3, [r4, #20]
 800dcfe:	b913      	cbnz	r3, 800dd06 <_strtod_l+0x7fe>
 800dd00:	6923      	ldr	r3, [r4, #16]
 800dd02:	2b01      	cmp	r3, #1
 800dd04:	dd5c      	ble.n	800ddc0 <_strtod_l+0x8b8>
 800dd06:	4621      	mov	r1, r4
 800dd08:	2201      	movs	r2, #1
 800dd0a:	9805      	ldr	r0, [sp, #20]
 800dd0c:	f7ff f984 	bl	800d018 <__lshift>
 800dd10:	4641      	mov	r1, r8
 800dd12:	4604      	mov	r4, r0
 800dd14:	f7ff f9ec 	bl	800d0f0 <__mcmp>
 800dd18:	2800      	cmp	r0, #0
 800dd1a:	dd51      	ble.n	800ddc0 <_strtod_l+0x8b8>
 800dd1c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dd20:	9a08      	ldr	r2, [sp, #32]
 800dd22:	0d1b      	lsrs	r3, r3, #20
 800dd24:	051b      	lsls	r3, r3, #20
 800dd26:	2a00      	cmp	r2, #0
 800dd28:	d06b      	beq.n	800de02 <_strtod_l+0x8fa>
 800dd2a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dd2e:	d868      	bhi.n	800de02 <_strtod_l+0x8fa>
 800dd30:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800dd34:	f67f ae9d 	bls.w	800da72 <_strtod_l+0x56a>
 800dd38:	4b0a      	ldr	r3, [pc, #40]	@ (800dd64 <_strtod_l+0x85c>)
 800dd3a:	4650      	mov	r0, sl
 800dd3c:	4659      	mov	r1, fp
 800dd3e:	2200      	movs	r2, #0
 800dd40:	f7f2 fc82 	bl	8000648 <__aeabi_dmul>
 800dd44:	4b08      	ldr	r3, [pc, #32]	@ (800dd68 <_strtod_l+0x860>)
 800dd46:	400b      	ands	r3, r1
 800dd48:	4682      	mov	sl, r0
 800dd4a:	468b      	mov	fp, r1
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	f47f ae05 	bne.w	800d95c <_strtod_l+0x454>
 800dd52:	9a05      	ldr	r2, [sp, #20]
 800dd54:	2322      	movs	r3, #34	@ 0x22
 800dd56:	6013      	str	r3, [r2, #0]
 800dd58:	e600      	b.n	800d95c <_strtod_l+0x454>
 800dd5a:	bf00      	nop
 800dd5c:	0800fb78 	.word	0x0800fb78
 800dd60:	fffffc02 	.word	0xfffffc02
 800dd64:	39500000 	.word	0x39500000
 800dd68:	7ff00000 	.word	0x7ff00000
 800dd6c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800dd70:	d165      	bne.n	800de3e <_strtod_l+0x936>
 800dd72:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800dd74:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dd78:	b35a      	cbz	r2, 800ddd2 <_strtod_l+0x8ca>
 800dd7a:	4a9f      	ldr	r2, [pc, #636]	@ (800dff8 <_strtod_l+0xaf0>)
 800dd7c:	4293      	cmp	r3, r2
 800dd7e:	d12b      	bne.n	800ddd8 <_strtod_l+0x8d0>
 800dd80:	9b08      	ldr	r3, [sp, #32]
 800dd82:	4651      	mov	r1, sl
 800dd84:	b303      	cbz	r3, 800ddc8 <_strtod_l+0x8c0>
 800dd86:	4b9d      	ldr	r3, [pc, #628]	@ (800dffc <_strtod_l+0xaf4>)
 800dd88:	465a      	mov	r2, fp
 800dd8a:	4013      	ands	r3, r2
 800dd8c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800dd90:	f04f 32ff 	mov.w	r2, #4294967295
 800dd94:	d81b      	bhi.n	800ddce <_strtod_l+0x8c6>
 800dd96:	0d1b      	lsrs	r3, r3, #20
 800dd98:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dd9c:	fa02 f303 	lsl.w	r3, r2, r3
 800dda0:	4299      	cmp	r1, r3
 800dda2:	d119      	bne.n	800ddd8 <_strtod_l+0x8d0>
 800dda4:	4b96      	ldr	r3, [pc, #600]	@ (800e000 <_strtod_l+0xaf8>)
 800dda6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dda8:	429a      	cmp	r2, r3
 800ddaa:	d102      	bne.n	800ddb2 <_strtod_l+0x8aa>
 800ddac:	3101      	adds	r1, #1
 800ddae:	f43f adca 	beq.w	800d946 <_strtod_l+0x43e>
 800ddb2:	4b92      	ldr	r3, [pc, #584]	@ (800dffc <_strtod_l+0xaf4>)
 800ddb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ddb6:	401a      	ands	r2, r3
 800ddb8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ddbc:	f04f 0a00 	mov.w	sl, #0
 800ddc0:	9b08      	ldr	r3, [sp, #32]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d1b8      	bne.n	800dd38 <_strtod_l+0x830>
 800ddc6:	e5c9      	b.n	800d95c <_strtod_l+0x454>
 800ddc8:	f04f 33ff 	mov.w	r3, #4294967295
 800ddcc:	e7e8      	b.n	800dda0 <_strtod_l+0x898>
 800ddce:	4613      	mov	r3, r2
 800ddd0:	e7e6      	b.n	800dda0 <_strtod_l+0x898>
 800ddd2:	ea53 030a 	orrs.w	r3, r3, sl
 800ddd6:	d0a1      	beq.n	800dd1c <_strtod_l+0x814>
 800ddd8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ddda:	b1db      	cbz	r3, 800de14 <_strtod_l+0x90c>
 800dddc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ddde:	4213      	tst	r3, r2
 800dde0:	d0ee      	beq.n	800ddc0 <_strtod_l+0x8b8>
 800dde2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dde4:	9a08      	ldr	r2, [sp, #32]
 800dde6:	4650      	mov	r0, sl
 800dde8:	4659      	mov	r1, fp
 800ddea:	b1bb      	cbz	r3, 800de1c <_strtod_l+0x914>
 800ddec:	f7ff fb6e 	bl	800d4cc <sulp>
 800ddf0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ddf4:	ec53 2b10 	vmov	r2, r3, d0
 800ddf8:	f7f2 fa70 	bl	80002dc <__adddf3>
 800ddfc:	4682      	mov	sl, r0
 800ddfe:	468b      	mov	fp, r1
 800de00:	e7de      	b.n	800ddc0 <_strtod_l+0x8b8>
 800de02:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800de06:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800de0a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800de0e:	f04f 3aff 	mov.w	sl, #4294967295
 800de12:	e7d5      	b.n	800ddc0 <_strtod_l+0x8b8>
 800de14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800de16:	ea13 0f0a 	tst.w	r3, sl
 800de1a:	e7e1      	b.n	800dde0 <_strtod_l+0x8d8>
 800de1c:	f7ff fb56 	bl	800d4cc <sulp>
 800de20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800de24:	ec53 2b10 	vmov	r2, r3, d0
 800de28:	f7f2 fa56 	bl	80002d8 <__aeabi_dsub>
 800de2c:	2200      	movs	r2, #0
 800de2e:	2300      	movs	r3, #0
 800de30:	4682      	mov	sl, r0
 800de32:	468b      	mov	fp, r1
 800de34:	f7f2 fe70 	bl	8000b18 <__aeabi_dcmpeq>
 800de38:	2800      	cmp	r0, #0
 800de3a:	d0c1      	beq.n	800ddc0 <_strtod_l+0x8b8>
 800de3c:	e619      	b.n	800da72 <_strtod_l+0x56a>
 800de3e:	4641      	mov	r1, r8
 800de40:	4620      	mov	r0, r4
 800de42:	f7ff facd 	bl	800d3e0 <__ratio>
 800de46:	ec57 6b10 	vmov	r6, r7, d0
 800de4a:	2200      	movs	r2, #0
 800de4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800de50:	4630      	mov	r0, r6
 800de52:	4639      	mov	r1, r7
 800de54:	f7f2 fe74 	bl	8000b40 <__aeabi_dcmple>
 800de58:	2800      	cmp	r0, #0
 800de5a:	d06f      	beq.n	800df3c <_strtod_l+0xa34>
 800de5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d17a      	bne.n	800df58 <_strtod_l+0xa50>
 800de62:	f1ba 0f00 	cmp.w	sl, #0
 800de66:	d158      	bne.n	800df1a <_strtod_l+0xa12>
 800de68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d15a      	bne.n	800df28 <_strtod_l+0xa20>
 800de72:	4b64      	ldr	r3, [pc, #400]	@ (800e004 <_strtod_l+0xafc>)
 800de74:	2200      	movs	r2, #0
 800de76:	4630      	mov	r0, r6
 800de78:	4639      	mov	r1, r7
 800de7a:	f7f2 fe57 	bl	8000b2c <__aeabi_dcmplt>
 800de7e:	2800      	cmp	r0, #0
 800de80:	d159      	bne.n	800df36 <_strtod_l+0xa2e>
 800de82:	4630      	mov	r0, r6
 800de84:	4639      	mov	r1, r7
 800de86:	4b60      	ldr	r3, [pc, #384]	@ (800e008 <_strtod_l+0xb00>)
 800de88:	2200      	movs	r2, #0
 800de8a:	f7f2 fbdd 	bl	8000648 <__aeabi_dmul>
 800de8e:	4606      	mov	r6, r0
 800de90:	460f      	mov	r7, r1
 800de92:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800de96:	9606      	str	r6, [sp, #24]
 800de98:	9307      	str	r3, [sp, #28]
 800de9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800de9e:	4d57      	ldr	r5, [pc, #348]	@ (800dffc <_strtod_l+0xaf4>)
 800dea0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800dea4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dea6:	401d      	ands	r5, r3
 800dea8:	4b58      	ldr	r3, [pc, #352]	@ (800e00c <_strtod_l+0xb04>)
 800deaa:	429d      	cmp	r5, r3
 800deac:	f040 80b2 	bne.w	800e014 <_strtod_l+0xb0c>
 800deb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800deb2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800deb6:	ec4b ab10 	vmov	d0, sl, fp
 800deba:	f7ff f9c9 	bl	800d250 <__ulp>
 800debe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dec2:	ec51 0b10 	vmov	r0, r1, d0
 800dec6:	f7f2 fbbf 	bl	8000648 <__aeabi_dmul>
 800deca:	4652      	mov	r2, sl
 800decc:	465b      	mov	r3, fp
 800dece:	f7f2 fa05 	bl	80002dc <__adddf3>
 800ded2:	460b      	mov	r3, r1
 800ded4:	4949      	ldr	r1, [pc, #292]	@ (800dffc <_strtod_l+0xaf4>)
 800ded6:	4a4e      	ldr	r2, [pc, #312]	@ (800e010 <_strtod_l+0xb08>)
 800ded8:	4019      	ands	r1, r3
 800deda:	4291      	cmp	r1, r2
 800dedc:	4682      	mov	sl, r0
 800dede:	d942      	bls.n	800df66 <_strtod_l+0xa5e>
 800dee0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dee2:	4b47      	ldr	r3, [pc, #284]	@ (800e000 <_strtod_l+0xaf8>)
 800dee4:	429a      	cmp	r2, r3
 800dee6:	d103      	bne.n	800def0 <_strtod_l+0x9e8>
 800dee8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800deea:	3301      	adds	r3, #1
 800deec:	f43f ad2b 	beq.w	800d946 <_strtod_l+0x43e>
 800def0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e000 <_strtod_l+0xaf8>
 800def4:	f04f 3aff 	mov.w	sl, #4294967295
 800def8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800defa:	9805      	ldr	r0, [sp, #20]
 800defc:	f7fe fe74 	bl	800cbe8 <_Bfree>
 800df00:	9805      	ldr	r0, [sp, #20]
 800df02:	4649      	mov	r1, r9
 800df04:	f7fe fe70 	bl	800cbe8 <_Bfree>
 800df08:	9805      	ldr	r0, [sp, #20]
 800df0a:	4641      	mov	r1, r8
 800df0c:	f7fe fe6c 	bl	800cbe8 <_Bfree>
 800df10:	9805      	ldr	r0, [sp, #20]
 800df12:	4621      	mov	r1, r4
 800df14:	f7fe fe68 	bl	800cbe8 <_Bfree>
 800df18:	e618      	b.n	800db4c <_strtod_l+0x644>
 800df1a:	f1ba 0f01 	cmp.w	sl, #1
 800df1e:	d103      	bne.n	800df28 <_strtod_l+0xa20>
 800df20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df22:	2b00      	cmp	r3, #0
 800df24:	f43f ada5 	beq.w	800da72 <_strtod_l+0x56a>
 800df28:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800dfd8 <_strtod_l+0xad0>
 800df2c:	4f35      	ldr	r7, [pc, #212]	@ (800e004 <_strtod_l+0xafc>)
 800df2e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800df32:	2600      	movs	r6, #0
 800df34:	e7b1      	b.n	800de9a <_strtod_l+0x992>
 800df36:	4f34      	ldr	r7, [pc, #208]	@ (800e008 <_strtod_l+0xb00>)
 800df38:	2600      	movs	r6, #0
 800df3a:	e7aa      	b.n	800de92 <_strtod_l+0x98a>
 800df3c:	4b32      	ldr	r3, [pc, #200]	@ (800e008 <_strtod_l+0xb00>)
 800df3e:	4630      	mov	r0, r6
 800df40:	4639      	mov	r1, r7
 800df42:	2200      	movs	r2, #0
 800df44:	f7f2 fb80 	bl	8000648 <__aeabi_dmul>
 800df48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df4a:	4606      	mov	r6, r0
 800df4c:	460f      	mov	r7, r1
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d09f      	beq.n	800de92 <_strtod_l+0x98a>
 800df52:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800df56:	e7a0      	b.n	800de9a <_strtod_l+0x992>
 800df58:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800dfe0 <_strtod_l+0xad8>
 800df5c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800df60:	ec57 6b17 	vmov	r6, r7, d7
 800df64:	e799      	b.n	800de9a <_strtod_l+0x992>
 800df66:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800df6a:	9b08      	ldr	r3, [sp, #32]
 800df6c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800df70:	2b00      	cmp	r3, #0
 800df72:	d1c1      	bne.n	800def8 <_strtod_l+0x9f0>
 800df74:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800df78:	0d1b      	lsrs	r3, r3, #20
 800df7a:	051b      	lsls	r3, r3, #20
 800df7c:	429d      	cmp	r5, r3
 800df7e:	d1bb      	bne.n	800def8 <_strtod_l+0x9f0>
 800df80:	4630      	mov	r0, r6
 800df82:	4639      	mov	r1, r7
 800df84:	f7f2 fec0 	bl	8000d08 <__aeabi_d2lz>
 800df88:	f7f2 fb30 	bl	80005ec <__aeabi_l2d>
 800df8c:	4602      	mov	r2, r0
 800df8e:	460b      	mov	r3, r1
 800df90:	4630      	mov	r0, r6
 800df92:	4639      	mov	r1, r7
 800df94:	f7f2 f9a0 	bl	80002d8 <__aeabi_dsub>
 800df98:	460b      	mov	r3, r1
 800df9a:	4602      	mov	r2, r0
 800df9c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800dfa0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800dfa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfa6:	ea46 060a 	orr.w	r6, r6, sl
 800dfaa:	431e      	orrs	r6, r3
 800dfac:	d06f      	beq.n	800e08e <_strtod_l+0xb86>
 800dfae:	a30e      	add	r3, pc, #56	@ (adr r3, 800dfe8 <_strtod_l+0xae0>)
 800dfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfb4:	f7f2 fdba 	bl	8000b2c <__aeabi_dcmplt>
 800dfb8:	2800      	cmp	r0, #0
 800dfba:	f47f accf 	bne.w	800d95c <_strtod_l+0x454>
 800dfbe:	a30c      	add	r3, pc, #48	@ (adr r3, 800dff0 <_strtod_l+0xae8>)
 800dfc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dfc8:	f7f2 fdce 	bl	8000b68 <__aeabi_dcmpgt>
 800dfcc:	2800      	cmp	r0, #0
 800dfce:	d093      	beq.n	800def8 <_strtod_l+0x9f0>
 800dfd0:	e4c4      	b.n	800d95c <_strtod_l+0x454>
 800dfd2:	bf00      	nop
 800dfd4:	f3af 8000 	nop.w
 800dfd8:	00000000 	.word	0x00000000
 800dfdc:	bff00000 	.word	0xbff00000
 800dfe0:	00000000 	.word	0x00000000
 800dfe4:	3ff00000 	.word	0x3ff00000
 800dfe8:	94a03595 	.word	0x94a03595
 800dfec:	3fdfffff 	.word	0x3fdfffff
 800dff0:	35afe535 	.word	0x35afe535
 800dff4:	3fe00000 	.word	0x3fe00000
 800dff8:	000fffff 	.word	0x000fffff
 800dffc:	7ff00000 	.word	0x7ff00000
 800e000:	7fefffff 	.word	0x7fefffff
 800e004:	3ff00000 	.word	0x3ff00000
 800e008:	3fe00000 	.word	0x3fe00000
 800e00c:	7fe00000 	.word	0x7fe00000
 800e010:	7c9fffff 	.word	0x7c9fffff
 800e014:	9b08      	ldr	r3, [sp, #32]
 800e016:	b323      	cbz	r3, 800e062 <_strtod_l+0xb5a>
 800e018:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e01c:	d821      	bhi.n	800e062 <_strtod_l+0xb5a>
 800e01e:	a328      	add	r3, pc, #160	@ (adr r3, 800e0c0 <_strtod_l+0xbb8>)
 800e020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e024:	4630      	mov	r0, r6
 800e026:	4639      	mov	r1, r7
 800e028:	f7f2 fd8a 	bl	8000b40 <__aeabi_dcmple>
 800e02c:	b1a0      	cbz	r0, 800e058 <_strtod_l+0xb50>
 800e02e:	4639      	mov	r1, r7
 800e030:	4630      	mov	r0, r6
 800e032:	f7f2 fde1 	bl	8000bf8 <__aeabi_d2uiz>
 800e036:	2801      	cmp	r0, #1
 800e038:	bf38      	it	cc
 800e03a:	2001      	movcc	r0, #1
 800e03c:	f7f2 fa8a 	bl	8000554 <__aeabi_ui2d>
 800e040:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e042:	4606      	mov	r6, r0
 800e044:	460f      	mov	r7, r1
 800e046:	b9fb      	cbnz	r3, 800e088 <_strtod_l+0xb80>
 800e048:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e04c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e04e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e050:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e054:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e058:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e05a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e05e:	1b5b      	subs	r3, r3, r5
 800e060:	9311      	str	r3, [sp, #68]	@ 0x44
 800e062:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e066:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e06a:	f7ff f8f1 	bl	800d250 <__ulp>
 800e06e:	4650      	mov	r0, sl
 800e070:	ec53 2b10 	vmov	r2, r3, d0
 800e074:	4659      	mov	r1, fp
 800e076:	f7f2 fae7 	bl	8000648 <__aeabi_dmul>
 800e07a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e07e:	f7f2 f92d 	bl	80002dc <__adddf3>
 800e082:	4682      	mov	sl, r0
 800e084:	468b      	mov	fp, r1
 800e086:	e770      	b.n	800df6a <_strtod_l+0xa62>
 800e088:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e08c:	e7e0      	b.n	800e050 <_strtod_l+0xb48>
 800e08e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e0c8 <_strtod_l+0xbc0>)
 800e090:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e094:	f7f2 fd4a 	bl	8000b2c <__aeabi_dcmplt>
 800e098:	e798      	b.n	800dfcc <_strtod_l+0xac4>
 800e09a:	2300      	movs	r3, #0
 800e09c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e09e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e0a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e0a2:	6013      	str	r3, [r2, #0]
 800e0a4:	f7ff ba6d 	b.w	800d582 <_strtod_l+0x7a>
 800e0a8:	2a65      	cmp	r2, #101	@ 0x65
 800e0aa:	f43f ab66 	beq.w	800d77a <_strtod_l+0x272>
 800e0ae:	2a45      	cmp	r2, #69	@ 0x45
 800e0b0:	f43f ab63 	beq.w	800d77a <_strtod_l+0x272>
 800e0b4:	2301      	movs	r3, #1
 800e0b6:	f7ff bb9e 	b.w	800d7f6 <_strtod_l+0x2ee>
 800e0ba:	bf00      	nop
 800e0bc:	f3af 8000 	nop.w
 800e0c0:	ffc00000 	.word	0xffc00000
 800e0c4:	41dfffff 	.word	0x41dfffff
 800e0c8:	94a03595 	.word	0x94a03595
 800e0cc:	3fcfffff 	.word	0x3fcfffff

0800e0d0 <_strtod_r>:
 800e0d0:	4b01      	ldr	r3, [pc, #4]	@ (800e0d8 <_strtod_r+0x8>)
 800e0d2:	f7ff ba19 	b.w	800d508 <_strtod_l>
 800e0d6:	bf00      	nop
 800e0d8:	2000006c 	.word	0x2000006c

0800e0dc <_strtol_l.constprop.0>:
 800e0dc:	2b24      	cmp	r3, #36	@ 0x24
 800e0de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0e2:	4686      	mov	lr, r0
 800e0e4:	4690      	mov	r8, r2
 800e0e6:	d801      	bhi.n	800e0ec <_strtol_l.constprop.0+0x10>
 800e0e8:	2b01      	cmp	r3, #1
 800e0ea:	d106      	bne.n	800e0fa <_strtol_l.constprop.0+0x1e>
 800e0ec:	f7fd fdac 	bl	800bc48 <__errno>
 800e0f0:	2316      	movs	r3, #22
 800e0f2:	6003      	str	r3, [r0, #0]
 800e0f4:	2000      	movs	r0, #0
 800e0f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0fa:	4834      	ldr	r0, [pc, #208]	@ (800e1cc <_strtol_l.constprop.0+0xf0>)
 800e0fc:	460d      	mov	r5, r1
 800e0fe:	462a      	mov	r2, r5
 800e100:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e104:	5d06      	ldrb	r6, [r0, r4]
 800e106:	f016 0608 	ands.w	r6, r6, #8
 800e10a:	d1f8      	bne.n	800e0fe <_strtol_l.constprop.0+0x22>
 800e10c:	2c2d      	cmp	r4, #45	@ 0x2d
 800e10e:	d12d      	bne.n	800e16c <_strtol_l.constprop.0+0x90>
 800e110:	782c      	ldrb	r4, [r5, #0]
 800e112:	2601      	movs	r6, #1
 800e114:	1c95      	adds	r5, r2, #2
 800e116:	f033 0210 	bics.w	r2, r3, #16
 800e11a:	d109      	bne.n	800e130 <_strtol_l.constprop.0+0x54>
 800e11c:	2c30      	cmp	r4, #48	@ 0x30
 800e11e:	d12a      	bne.n	800e176 <_strtol_l.constprop.0+0x9a>
 800e120:	782a      	ldrb	r2, [r5, #0]
 800e122:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e126:	2a58      	cmp	r2, #88	@ 0x58
 800e128:	d125      	bne.n	800e176 <_strtol_l.constprop.0+0x9a>
 800e12a:	786c      	ldrb	r4, [r5, #1]
 800e12c:	2310      	movs	r3, #16
 800e12e:	3502      	adds	r5, #2
 800e130:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e134:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e138:	2200      	movs	r2, #0
 800e13a:	fbbc f9f3 	udiv	r9, ip, r3
 800e13e:	4610      	mov	r0, r2
 800e140:	fb03 ca19 	mls	sl, r3, r9, ip
 800e144:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e148:	2f09      	cmp	r7, #9
 800e14a:	d81b      	bhi.n	800e184 <_strtol_l.constprop.0+0xa8>
 800e14c:	463c      	mov	r4, r7
 800e14e:	42a3      	cmp	r3, r4
 800e150:	dd27      	ble.n	800e1a2 <_strtol_l.constprop.0+0xc6>
 800e152:	1c57      	adds	r7, r2, #1
 800e154:	d007      	beq.n	800e166 <_strtol_l.constprop.0+0x8a>
 800e156:	4581      	cmp	r9, r0
 800e158:	d320      	bcc.n	800e19c <_strtol_l.constprop.0+0xc0>
 800e15a:	d101      	bne.n	800e160 <_strtol_l.constprop.0+0x84>
 800e15c:	45a2      	cmp	sl, r4
 800e15e:	db1d      	blt.n	800e19c <_strtol_l.constprop.0+0xc0>
 800e160:	fb00 4003 	mla	r0, r0, r3, r4
 800e164:	2201      	movs	r2, #1
 800e166:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e16a:	e7eb      	b.n	800e144 <_strtol_l.constprop.0+0x68>
 800e16c:	2c2b      	cmp	r4, #43	@ 0x2b
 800e16e:	bf04      	itt	eq
 800e170:	782c      	ldrbeq	r4, [r5, #0]
 800e172:	1c95      	addeq	r5, r2, #2
 800e174:	e7cf      	b.n	800e116 <_strtol_l.constprop.0+0x3a>
 800e176:	2b00      	cmp	r3, #0
 800e178:	d1da      	bne.n	800e130 <_strtol_l.constprop.0+0x54>
 800e17a:	2c30      	cmp	r4, #48	@ 0x30
 800e17c:	bf0c      	ite	eq
 800e17e:	2308      	moveq	r3, #8
 800e180:	230a      	movne	r3, #10
 800e182:	e7d5      	b.n	800e130 <_strtol_l.constprop.0+0x54>
 800e184:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e188:	2f19      	cmp	r7, #25
 800e18a:	d801      	bhi.n	800e190 <_strtol_l.constprop.0+0xb4>
 800e18c:	3c37      	subs	r4, #55	@ 0x37
 800e18e:	e7de      	b.n	800e14e <_strtol_l.constprop.0+0x72>
 800e190:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e194:	2f19      	cmp	r7, #25
 800e196:	d804      	bhi.n	800e1a2 <_strtol_l.constprop.0+0xc6>
 800e198:	3c57      	subs	r4, #87	@ 0x57
 800e19a:	e7d8      	b.n	800e14e <_strtol_l.constprop.0+0x72>
 800e19c:	f04f 32ff 	mov.w	r2, #4294967295
 800e1a0:	e7e1      	b.n	800e166 <_strtol_l.constprop.0+0x8a>
 800e1a2:	1c53      	adds	r3, r2, #1
 800e1a4:	d108      	bne.n	800e1b8 <_strtol_l.constprop.0+0xdc>
 800e1a6:	2322      	movs	r3, #34	@ 0x22
 800e1a8:	f8ce 3000 	str.w	r3, [lr]
 800e1ac:	4660      	mov	r0, ip
 800e1ae:	f1b8 0f00 	cmp.w	r8, #0
 800e1b2:	d0a0      	beq.n	800e0f6 <_strtol_l.constprop.0+0x1a>
 800e1b4:	1e69      	subs	r1, r5, #1
 800e1b6:	e006      	b.n	800e1c6 <_strtol_l.constprop.0+0xea>
 800e1b8:	b106      	cbz	r6, 800e1bc <_strtol_l.constprop.0+0xe0>
 800e1ba:	4240      	negs	r0, r0
 800e1bc:	f1b8 0f00 	cmp.w	r8, #0
 800e1c0:	d099      	beq.n	800e0f6 <_strtol_l.constprop.0+0x1a>
 800e1c2:	2a00      	cmp	r2, #0
 800e1c4:	d1f6      	bne.n	800e1b4 <_strtol_l.constprop.0+0xd8>
 800e1c6:	f8c8 1000 	str.w	r1, [r8]
 800e1ca:	e794      	b.n	800e0f6 <_strtol_l.constprop.0+0x1a>
 800e1cc:	0800fba1 	.word	0x0800fba1

0800e1d0 <_strtol_r>:
 800e1d0:	f7ff bf84 	b.w	800e0dc <_strtol_l.constprop.0>

0800e1d4 <__ssputs_r>:
 800e1d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1d8:	688e      	ldr	r6, [r1, #8]
 800e1da:	461f      	mov	r7, r3
 800e1dc:	42be      	cmp	r6, r7
 800e1de:	680b      	ldr	r3, [r1, #0]
 800e1e0:	4682      	mov	sl, r0
 800e1e2:	460c      	mov	r4, r1
 800e1e4:	4690      	mov	r8, r2
 800e1e6:	d82d      	bhi.n	800e244 <__ssputs_r+0x70>
 800e1e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e1ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e1f0:	d026      	beq.n	800e240 <__ssputs_r+0x6c>
 800e1f2:	6965      	ldr	r5, [r4, #20]
 800e1f4:	6909      	ldr	r1, [r1, #16]
 800e1f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e1fa:	eba3 0901 	sub.w	r9, r3, r1
 800e1fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e202:	1c7b      	adds	r3, r7, #1
 800e204:	444b      	add	r3, r9
 800e206:	106d      	asrs	r5, r5, #1
 800e208:	429d      	cmp	r5, r3
 800e20a:	bf38      	it	cc
 800e20c:	461d      	movcc	r5, r3
 800e20e:	0553      	lsls	r3, r2, #21
 800e210:	d527      	bpl.n	800e262 <__ssputs_r+0x8e>
 800e212:	4629      	mov	r1, r5
 800e214:	f7fe fc1c 	bl	800ca50 <_malloc_r>
 800e218:	4606      	mov	r6, r0
 800e21a:	b360      	cbz	r0, 800e276 <__ssputs_r+0xa2>
 800e21c:	6921      	ldr	r1, [r4, #16]
 800e21e:	464a      	mov	r2, r9
 800e220:	f7fd fd3f 	bl	800bca2 <memcpy>
 800e224:	89a3      	ldrh	r3, [r4, #12]
 800e226:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e22a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e22e:	81a3      	strh	r3, [r4, #12]
 800e230:	6126      	str	r6, [r4, #16]
 800e232:	6165      	str	r5, [r4, #20]
 800e234:	444e      	add	r6, r9
 800e236:	eba5 0509 	sub.w	r5, r5, r9
 800e23a:	6026      	str	r6, [r4, #0]
 800e23c:	60a5      	str	r5, [r4, #8]
 800e23e:	463e      	mov	r6, r7
 800e240:	42be      	cmp	r6, r7
 800e242:	d900      	bls.n	800e246 <__ssputs_r+0x72>
 800e244:	463e      	mov	r6, r7
 800e246:	6820      	ldr	r0, [r4, #0]
 800e248:	4632      	mov	r2, r6
 800e24a:	4641      	mov	r1, r8
 800e24c:	f000 fb6a 	bl	800e924 <memmove>
 800e250:	68a3      	ldr	r3, [r4, #8]
 800e252:	1b9b      	subs	r3, r3, r6
 800e254:	60a3      	str	r3, [r4, #8]
 800e256:	6823      	ldr	r3, [r4, #0]
 800e258:	4433      	add	r3, r6
 800e25a:	6023      	str	r3, [r4, #0]
 800e25c:	2000      	movs	r0, #0
 800e25e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e262:	462a      	mov	r2, r5
 800e264:	f000 ff41 	bl	800f0ea <_realloc_r>
 800e268:	4606      	mov	r6, r0
 800e26a:	2800      	cmp	r0, #0
 800e26c:	d1e0      	bne.n	800e230 <__ssputs_r+0x5c>
 800e26e:	6921      	ldr	r1, [r4, #16]
 800e270:	4650      	mov	r0, sl
 800e272:	f7fe fb79 	bl	800c968 <_free_r>
 800e276:	230c      	movs	r3, #12
 800e278:	f8ca 3000 	str.w	r3, [sl]
 800e27c:	89a3      	ldrh	r3, [r4, #12]
 800e27e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e282:	81a3      	strh	r3, [r4, #12]
 800e284:	f04f 30ff 	mov.w	r0, #4294967295
 800e288:	e7e9      	b.n	800e25e <__ssputs_r+0x8a>
	...

0800e28c <_svfiprintf_r>:
 800e28c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e290:	4698      	mov	r8, r3
 800e292:	898b      	ldrh	r3, [r1, #12]
 800e294:	061b      	lsls	r3, r3, #24
 800e296:	b09d      	sub	sp, #116	@ 0x74
 800e298:	4607      	mov	r7, r0
 800e29a:	460d      	mov	r5, r1
 800e29c:	4614      	mov	r4, r2
 800e29e:	d510      	bpl.n	800e2c2 <_svfiprintf_r+0x36>
 800e2a0:	690b      	ldr	r3, [r1, #16]
 800e2a2:	b973      	cbnz	r3, 800e2c2 <_svfiprintf_r+0x36>
 800e2a4:	2140      	movs	r1, #64	@ 0x40
 800e2a6:	f7fe fbd3 	bl	800ca50 <_malloc_r>
 800e2aa:	6028      	str	r0, [r5, #0]
 800e2ac:	6128      	str	r0, [r5, #16]
 800e2ae:	b930      	cbnz	r0, 800e2be <_svfiprintf_r+0x32>
 800e2b0:	230c      	movs	r3, #12
 800e2b2:	603b      	str	r3, [r7, #0]
 800e2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e2b8:	b01d      	add	sp, #116	@ 0x74
 800e2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2be:	2340      	movs	r3, #64	@ 0x40
 800e2c0:	616b      	str	r3, [r5, #20]
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2c6:	2320      	movs	r3, #32
 800e2c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e2cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2d0:	2330      	movs	r3, #48	@ 0x30
 800e2d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e470 <_svfiprintf_r+0x1e4>
 800e2d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e2da:	f04f 0901 	mov.w	r9, #1
 800e2de:	4623      	mov	r3, r4
 800e2e0:	469a      	mov	sl, r3
 800e2e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2e6:	b10a      	cbz	r2, 800e2ec <_svfiprintf_r+0x60>
 800e2e8:	2a25      	cmp	r2, #37	@ 0x25
 800e2ea:	d1f9      	bne.n	800e2e0 <_svfiprintf_r+0x54>
 800e2ec:	ebba 0b04 	subs.w	fp, sl, r4
 800e2f0:	d00b      	beq.n	800e30a <_svfiprintf_r+0x7e>
 800e2f2:	465b      	mov	r3, fp
 800e2f4:	4622      	mov	r2, r4
 800e2f6:	4629      	mov	r1, r5
 800e2f8:	4638      	mov	r0, r7
 800e2fa:	f7ff ff6b 	bl	800e1d4 <__ssputs_r>
 800e2fe:	3001      	adds	r0, #1
 800e300:	f000 80a7 	beq.w	800e452 <_svfiprintf_r+0x1c6>
 800e304:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e306:	445a      	add	r2, fp
 800e308:	9209      	str	r2, [sp, #36]	@ 0x24
 800e30a:	f89a 3000 	ldrb.w	r3, [sl]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	f000 809f 	beq.w	800e452 <_svfiprintf_r+0x1c6>
 800e314:	2300      	movs	r3, #0
 800e316:	f04f 32ff 	mov.w	r2, #4294967295
 800e31a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e31e:	f10a 0a01 	add.w	sl, sl, #1
 800e322:	9304      	str	r3, [sp, #16]
 800e324:	9307      	str	r3, [sp, #28]
 800e326:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e32a:	931a      	str	r3, [sp, #104]	@ 0x68
 800e32c:	4654      	mov	r4, sl
 800e32e:	2205      	movs	r2, #5
 800e330:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e334:	484e      	ldr	r0, [pc, #312]	@ (800e470 <_svfiprintf_r+0x1e4>)
 800e336:	f7f1 ff73 	bl	8000220 <memchr>
 800e33a:	9a04      	ldr	r2, [sp, #16]
 800e33c:	b9d8      	cbnz	r0, 800e376 <_svfiprintf_r+0xea>
 800e33e:	06d0      	lsls	r0, r2, #27
 800e340:	bf44      	itt	mi
 800e342:	2320      	movmi	r3, #32
 800e344:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e348:	0711      	lsls	r1, r2, #28
 800e34a:	bf44      	itt	mi
 800e34c:	232b      	movmi	r3, #43	@ 0x2b
 800e34e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e352:	f89a 3000 	ldrb.w	r3, [sl]
 800e356:	2b2a      	cmp	r3, #42	@ 0x2a
 800e358:	d015      	beq.n	800e386 <_svfiprintf_r+0xfa>
 800e35a:	9a07      	ldr	r2, [sp, #28]
 800e35c:	4654      	mov	r4, sl
 800e35e:	2000      	movs	r0, #0
 800e360:	f04f 0c0a 	mov.w	ip, #10
 800e364:	4621      	mov	r1, r4
 800e366:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e36a:	3b30      	subs	r3, #48	@ 0x30
 800e36c:	2b09      	cmp	r3, #9
 800e36e:	d94b      	bls.n	800e408 <_svfiprintf_r+0x17c>
 800e370:	b1b0      	cbz	r0, 800e3a0 <_svfiprintf_r+0x114>
 800e372:	9207      	str	r2, [sp, #28]
 800e374:	e014      	b.n	800e3a0 <_svfiprintf_r+0x114>
 800e376:	eba0 0308 	sub.w	r3, r0, r8
 800e37a:	fa09 f303 	lsl.w	r3, r9, r3
 800e37e:	4313      	orrs	r3, r2
 800e380:	9304      	str	r3, [sp, #16]
 800e382:	46a2      	mov	sl, r4
 800e384:	e7d2      	b.n	800e32c <_svfiprintf_r+0xa0>
 800e386:	9b03      	ldr	r3, [sp, #12]
 800e388:	1d19      	adds	r1, r3, #4
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	9103      	str	r1, [sp, #12]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	bfbb      	ittet	lt
 800e392:	425b      	neglt	r3, r3
 800e394:	f042 0202 	orrlt.w	r2, r2, #2
 800e398:	9307      	strge	r3, [sp, #28]
 800e39a:	9307      	strlt	r3, [sp, #28]
 800e39c:	bfb8      	it	lt
 800e39e:	9204      	strlt	r2, [sp, #16]
 800e3a0:	7823      	ldrb	r3, [r4, #0]
 800e3a2:	2b2e      	cmp	r3, #46	@ 0x2e
 800e3a4:	d10a      	bne.n	800e3bc <_svfiprintf_r+0x130>
 800e3a6:	7863      	ldrb	r3, [r4, #1]
 800e3a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e3aa:	d132      	bne.n	800e412 <_svfiprintf_r+0x186>
 800e3ac:	9b03      	ldr	r3, [sp, #12]
 800e3ae:	1d1a      	adds	r2, r3, #4
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	9203      	str	r2, [sp, #12]
 800e3b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e3b8:	3402      	adds	r4, #2
 800e3ba:	9305      	str	r3, [sp, #20]
 800e3bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e480 <_svfiprintf_r+0x1f4>
 800e3c0:	7821      	ldrb	r1, [r4, #0]
 800e3c2:	2203      	movs	r2, #3
 800e3c4:	4650      	mov	r0, sl
 800e3c6:	f7f1 ff2b 	bl	8000220 <memchr>
 800e3ca:	b138      	cbz	r0, 800e3dc <_svfiprintf_r+0x150>
 800e3cc:	9b04      	ldr	r3, [sp, #16]
 800e3ce:	eba0 000a 	sub.w	r0, r0, sl
 800e3d2:	2240      	movs	r2, #64	@ 0x40
 800e3d4:	4082      	lsls	r2, r0
 800e3d6:	4313      	orrs	r3, r2
 800e3d8:	3401      	adds	r4, #1
 800e3da:	9304      	str	r3, [sp, #16]
 800e3dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3e0:	4824      	ldr	r0, [pc, #144]	@ (800e474 <_svfiprintf_r+0x1e8>)
 800e3e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e3e6:	2206      	movs	r2, #6
 800e3e8:	f7f1 ff1a 	bl	8000220 <memchr>
 800e3ec:	2800      	cmp	r0, #0
 800e3ee:	d036      	beq.n	800e45e <_svfiprintf_r+0x1d2>
 800e3f0:	4b21      	ldr	r3, [pc, #132]	@ (800e478 <_svfiprintf_r+0x1ec>)
 800e3f2:	bb1b      	cbnz	r3, 800e43c <_svfiprintf_r+0x1b0>
 800e3f4:	9b03      	ldr	r3, [sp, #12]
 800e3f6:	3307      	adds	r3, #7
 800e3f8:	f023 0307 	bic.w	r3, r3, #7
 800e3fc:	3308      	adds	r3, #8
 800e3fe:	9303      	str	r3, [sp, #12]
 800e400:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e402:	4433      	add	r3, r6
 800e404:	9309      	str	r3, [sp, #36]	@ 0x24
 800e406:	e76a      	b.n	800e2de <_svfiprintf_r+0x52>
 800e408:	fb0c 3202 	mla	r2, ip, r2, r3
 800e40c:	460c      	mov	r4, r1
 800e40e:	2001      	movs	r0, #1
 800e410:	e7a8      	b.n	800e364 <_svfiprintf_r+0xd8>
 800e412:	2300      	movs	r3, #0
 800e414:	3401      	adds	r4, #1
 800e416:	9305      	str	r3, [sp, #20]
 800e418:	4619      	mov	r1, r3
 800e41a:	f04f 0c0a 	mov.w	ip, #10
 800e41e:	4620      	mov	r0, r4
 800e420:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e424:	3a30      	subs	r2, #48	@ 0x30
 800e426:	2a09      	cmp	r2, #9
 800e428:	d903      	bls.n	800e432 <_svfiprintf_r+0x1a6>
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d0c6      	beq.n	800e3bc <_svfiprintf_r+0x130>
 800e42e:	9105      	str	r1, [sp, #20]
 800e430:	e7c4      	b.n	800e3bc <_svfiprintf_r+0x130>
 800e432:	fb0c 2101 	mla	r1, ip, r1, r2
 800e436:	4604      	mov	r4, r0
 800e438:	2301      	movs	r3, #1
 800e43a:	e7f0      	b.n	800e41e <_svfiprintf_r+0x192>
 800e43c:	ab03      	add	r3, sp, #12
 800e43e:	9300      	str	r3, [sp, #0]
 800e440:	462a      	mov	r2, r5
 800e442:	4b0e      	ldr	r3, [pc, #56]	@ (800e47c <_svfiprintf_r+0x1f0>)
 800e444:	a904      	add	r1, sp, #16
 800e446:	4638      	mov	r0, r7
 800e448:	f7fc fbb6 	bl	800abb8 <_printf_float>
 800e44c:	1c42      	adds	r2, r0, #1
 800e44e:	4606      	mov	r6, r0
 800e450:	d1d6      	bne.n	800e400 <_svfiprintf_r+0x174>
 800e452:	89ab      	ldrh	r3, [r5, #12]
 800e454:	065b      	lsls	r3, r3, #25
 800e456:	f53f af2d 	bmi.w	800e2b4 <_svfiprintf_r+0x28>
 800e45a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e45c:	e72c      	b.n	800e2b8 <_svfiprintf_r+0x2c>
 800e45e:	ab03      	add	r3, sp, #12
 800e460:	9300      	str	r3, [sp, #0]
 800e462:	462a      	mov	r2, r5
 800e464:	4b05      	ldr	r3, [pc, #20]	@ (800e47c <_svfiprintf_r+0x1f0>)
 800e466:	a904      	add	r1, sp, #16
 800e468:	4638      	mov	r0, r7
 800e46a:	f7fc fe3d 	bl	800b0e8 <_printf_i>
 800e46e:	e7ed      	b.n	800e44c <_svfiprintf_r+0x1c0>
 800e470:	0800fca1 	.word	0x0800fca1
 800e474:	0800fcab 	.word	0x0800fcab
 800e478:	0800abb9 	.word	0x0800abb9
 800e47c:	0800e1d5 	.word	0x0800e1d5
 800e480:	0800fca7 	.word	0x0800fca7

0800e484 <__sfputc_r>:
 800e484:	6893      	ldr	r3, [r2, #8]
 800e486:	3b01      	subs	r3, #1
 800e488:	2b00      	cmp	r3, #0
 800e48a:	b410      	push	{r4}
 800e48c:	6093      	str	r3, [r2, #8]
 800e48e:	da08      	bge.n	800e4a2 <__sfputc_r+0x1e>
 800e490:	6994      	ldr	r4, [r2, #24]
 800e492:	42a3      	cmp	r3, r4
 800e494:	db01      	blt.n	800e49a <__sfputc_r+0x16>
 800e496:	290a      	cmp	r1, #10
 800e498:	d103      	bne.n	800e4a2 <__sfputc_r+0x1e>
 800e49a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e49e:	f7fd baec 	b.w	800ba7a <__swbuf_r>
 800e4a2:	6813      	ldr	r3, [r2, #0]
 800e4a4:	1c58      	adds	r0, r3, #1
 800e4a6:	6010      	str	r0, [r2, #0]
 800e4a8:	7019      	strb	r1, [r3, #0]
 800e4aa:	4608      	mov	r0, r1
 800e4ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4b0:	4770      	bx	lr

0800e4b2 <__sfputs_r>:
 800e4b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4b4:	4606      	mov	r6, r0
 800e4b6:	460f      	mov	r7, r1
 800e4b8:	4614      	mov	r4, r2
 800e4ba:	18d5      	adds	r5, r2, r3
 800e4bc:	42ac      	cmp	r4, r5
 800e4be:	d101      	bne.n	800e4c4 <__sfputs_r+0x12>
 800e4c0:	2000      	movs	r0, #0
 800e4c2:	e007      	b.n	800e4d4 <__sfputs_r+0x22>
 800e4c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4c8:	463a      	mov	r2, r7
 800e4ca:	4630      	mov	r0, r6
 800e4cc:	f7ff ffda 	bl	800e484 <__sfputc_r>
 800e4d0:	1c43      	adds	r3, r0, #1
 800e4d2:	d1f3      	bne.n	800e4bc <__sfputs_r+0xa>
 800e4d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e4d8 <_vfiprintf_r>:
 800e4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4dc:	460d      	mov	r5, r1
 800e4de:	b09d      	sub	sp, #116	@ 0x74
 800e4e0:	4614      	mov	r4, r2
 800e4e2:	4698      	mov	r8, r3
 800e4e4:	4606      	mov	r6, r0
 800e4e6:	b118      	cbz	r0, 800e4f0 <_vfiprintf_r+0x18>
 800e4e8:	6a03      	ldr	r3, [r0, #32]
 800e4ea:	b90b      	cbnz	r3, 800e4f0 <_vfiprintf_r+0x18>
 800e4ec:	f7fd f9bc 	bl	800b868 <__sinit>
 800e4f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e4f2:	07d9      	lsls	r1, r3, #31
 800e4f4:	d405      	bmi.n	800e502 <_vfiprintf_r+0x2a>
 800e4f6:	89ab      	ldrh	r3, [r5, #12]
 800e4f8:	059a      	lsls	r2, r3, #22
 800e4fa:	d402      	bmi.n	800e502 <_vfiprintf_r+0x2a>
 800e4fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e4fe:	f7fd fbce 	bl	800bc9e <__retarget_lock_acquire_recursive>
 800e502:	89ab      	ldrh	r3, [r5, #12]
 800e504:	071b      	lsls	r3, r3, #28
 800e506:	d501      	bpl.n	800e50c <_vfiprintf_r+0x34>
 800e508:	692b      	ldr	r3, [r5, #16]
 800e50a:	b99b      	cbnz	r3, 800e534 <_vfiprintf_r+0x5c>
 800e50c:	4629      	mov	r1, r5
 800e50e:	4630      	mov	r0, r6
 800e510:	f7fd faf2 	bl	800baf8 <__swsetup_r>
 800e514:	b170      	cbz	r0, 800e534 <_vfiprintf_r+0x5c>
 800e516:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e518:	07dc      	lsls	r4, r3, #31
 800e51a:	d504      	bpl.n	800e526 <_vfiprintf_r+0x4e>
 800e51c:	f04f 30ff 	mov.w	r0, #4294967295
 800e520:	b01d      	add	sp, #116	@ 0x74
 800e522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e526:	89ab      	ldrh	r3, [r5, #12]
 800e528:	0598      	lsls	r0, r3, #22
 800e52a:	d4f7      	bmi.n	800e51c <_vfiprintf_r+0x44>
 800e52c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e52e:	f7fd fbb7 	bl	800bca0 <__retarget_lock_release_recursive>
 800e532:	e7f3      	b.n	800e51c <_vfiprintf_r+0x44>
 800e534:	2300      	movs	r3, #0
 800e536:	9309      	str	r3, [sp, #36]	@ 0x24
 800e538:	2320      	movs	r3, #32
 800e53a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e53e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e542:	2330      	movs	r3, #48	@ 0x30
 800e544:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e6f4 <_vfiprintf_r+0x21c>
 800e548:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e54c:	f04f 0901 	mov.w	r9, #1
 800e550:	4623      	mov	r3, r4
 800e552:	469a      	mov	sl, r3
 800e554:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e558:	b10a      	cbz	r2, 800e55e <_vfiprintf_r+0x86>
 800e55a:	2a25      	cmp	r2, #37	@ 0x25
 800e55c:	d1f9      	bne.n	800e552 <_vfiprintf_r+0x7a>
 800e55e:	ebba 0b04 	subs.w	fp, sl, r4
 800e562:	d00b      	beq.n	800e57c <_vfiprintf_r+0xa4>
 800e564:	465b      	mov	r3, fp
 800e566:	4622      	mov	r2, r4
 800e568:	4629      	mov	r1, r5
 800e56a:	4630      	mov	r0, r6
 800e56c:	f7ff ffa1 	bl	800e4b2 <__sfputs_r>
 800e570:	3001      	adds	r0, #1
 800e572:	f000 80a7 	beq.w	800e6c4 <_vfiprintf_r+0x1ec>
 800e576:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e578:	445a      	add	r2, fp
 800e57a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e57c:	f89a 3000 	ldrb.w	r3, [sl]
 800e580:	2b00      	cmp	r3, #0
 800e582:	f000 809f 	beq.w	800e6c4 <_vfiprintf_r+0x1ec>
 800e586:	2300      	movs	r3, #0
 800e588:	f04f 32ff 	mov.w	r2, #4294967295
 800e58c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e590:	f10a 0a01 	add.w	sl, sl, #1
 800e594:	9304      	str	r3, [sp, #16]
 800e596:	9307      	str	r3, [sp, #28]
 800e598:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e59c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e59e:	4654      	mov	r4, sl
 800e5a0:	2205      	movs	r2, #5
 800e5a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5a6:	4853      	ldr	r0, [pc, #332]	@ (800e6f4 <_vfiprintf_r+0x21c>)
 800e5a8:	f7f1 fe3a 	bl	8000220 <memchr>
 800e5ac:	9a04      	ldr	r2, [sp, #16]
 800e5ae:	b9d8      	cbnz	r0, 800e5e8 <_vfiprintf_r+0x110>
 800e5b0:	06d1      	lsls	r1, r2, #27
 800e5b2:	bf44      	itt	mi
 800e5b4:	2320      	movmi	r3, #32
 800e5b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5ba:	0713      	lsls	r3, r2, #28
 800e5bc:	bf44      	itt	mi
 800e5be:	232b      	movmi	r3, #43	@ 0x2b
 800e5c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5c4:	f89a 3000 	ldrb.w	r3, [sl]
 800e5c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e5ca:	d015      	beq.n	800e5f8 <_vfiprintf_r+0x120>
 800e5cc:	9a07      	ldr	r2, [sp, #28]
 800e5ce:	4654      	mov	r4, sl
 800e5d0:	2000      	movs	r0, #0
 800e5d2:	f04f 0c0a 	mov.w	ip, #10
 800e5d6:	4621      	mov	r1, r4
 800e5d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e5dc:	3b30      	subs	r3, #48	@ 0x30
 800e5de:	2b09      	cmp	r3, #9
 800e5e0:	d94b      	bls.n	800e67a <_vfiprintf_r+0x1a2>
 800e5e2:	b1b0      	cbz	r0, 800e612 <_vfiprintf_r+0x13a>
 800e5e4:	9207      	str	r2, [sp, #28]
 800e5e6:	e014      	b.n	800e612 <_vfiprintf_r+0x13a>
 800e5e8:	eba0 0308 	sub.w	r3, r0, r8
 800e5ec:	fa09 f303 	lsl.w	r3, r9, r3
 800e5f0:	4313      	orrs	r3, r2
 800e5f2:	9304      	str	r3, [sp, #16]
 800e5f4:	46a2      	mov	sl, r4
 800e5f6:	e7d2      	b.n	800e59e <_vfiprintf_r+0xc6>
 800e5f8:	9b03      	ldr	r3, [sp, #12]
 800e5fa:	1d19      	adds	r1, r3, #4
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	9103      	str	r1, [sp, #12]
 800e600:	2b00      	cmp	r3, #0
 800e602:	bfbb      	ittet	lt
 800e604:	425b      	neglt	r3, r3
 800e606:	f042 0202 	orrlt.w	r2, r2, #2
 800e60a:	9307      	strge	r3, [sp, #28]
 800e60c:	9307      	strlt	r3, [sp, #28]
 800e60e:	bfb8      	it	lt
 800e610:	9204      	strlt	r2, [sp, #16]
 800e612:	7823      	ldrb	r3, [r4, #0]
 800e614:	2b2e      	cmp	r3, #46	@ 0x2e
 800e616:	d10a      	bne.n	800e62e <_vfiprintf_r+0x156>
 800e618:	7863      	ldrb	r3, [r4, #1]
 800e61a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e61c:	d132      	bne.n	800e684 <_vfiprintf_r+0x1ac>
 800e61e:	9b03      	ldr	r3, [sp, #12]
 800e620:	1d1a      	adds	r2, r3, #4
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	9203      	str	r2, [sp, #12]
 800e626:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e62a:	3402      	adds	r4, #2
 800e62c:	9305      	str	r3, [sp, #20]
 800e62e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e704 <_vfiprintf_r+0x22c>
 800e632:	7821      	ldrb	r1, [r4, #0]
 800e634:	2203      	movs	r2, #3
 800e636:	4650      	mov	r0, sl
 800e638:	f7f1 fdf2 	bl	8000220 <memchr>
 800e63c:	b138      	cbz	r0, 800e64e <_vfiprintf_r+0x176>
 800e63e:	9b04      	ldr	r3, [sp, #16]
 800e640:	eba0 000a 	sub.w	r0, r0, sl
 800e644:	2240      	movs	r2, #64	@ 0x40
 800e646:	4082      	lsls	r2, r0
 800e648:	4313      	orrs	r3, r2
 800e64a:	3401      	adds	r4, #1
 800e64c:	9304      	str	r3, [sp, #16]
 800e64e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e652:	4829      	ldr	r0, [pc, #164]	@ (800e6f8 <_vfiprintf_r+0x220>)
 800e654:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e658:	2206      	movs	r2, #6
 800e65a:	f7f1 fde1 	bl	8000220 <memchr>
 800e65e:	2800      	cmp	r0, #0
 800e660:	d03f      	beq.n	800e6e2 <_vfiprintf_r+0x20a>
 800e662:	4b26      	ldr	r3, [pc, #152]	@ (800e6fc <_vfiprintf_r+0x224>)
 800e664:	bb1b      	cbnz	r3, 800e6ae <_vfiprintf_r+0x1d6>
 800e666:	9b03      	ldr	r3, [sp, #12]
 800e668:	3307      	adds	r3, #7
 800e66a:	f023 0307 	bic.w	r3, r3, #7
 800e66e:	3308      	adds	r3, #8
 800e670:	9303      	str	r3, [sp, #12]
 800e672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e674:	443b      	add	r3, r7
 800e676:	9309      	str	r3, [sp, #36]	@ 0x24
 800e678:	e76a      	b.n	800e550 <_vfiprintf_r+0x78>
 800e67a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e67e:	460c      	mov	r4, r1
 800e680:	2001      	movs	r0, #1
 800e682:	e7a8      	b.n	800e5d6 <_vfiprintf_r+0xfe>
 800e684:	2300      	movs	r3, #0
 800e686:	3401      	adds	r4, #1
 800e688:	9305      	str	r3, [sp, #20]
 800e68a:	4619      	mov	r1, r3
 800e68c:	f04f 0c0a 	mov.w	ip, #10
 800e690:	4620      	mov	r0, r4
 800e692:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e696:	3a30      	subs	r2, #48	@ 0x30
 800e698:	2a09      	cmp	r2, #9
 800e69a:	d903      	bls.n	800e6a4 <_vfiprintf_r+0x1cc>
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d0c6      	beq.n	800e62e <_vfiprintf_r+0x156>
 800e6a0:	9105      	str	r1, [sp, #20]
 800e6a2:	e7c4      	b.n	800e62e <_vfiprintf_r+0x156>
 800e6a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6a8:	4604      	mov	r4, r0
 800e6aa:	2301      	movs	r3, #1
 800e6ac:	e7f0      	b.n	800e690 <_vfiprintf_r+0x1b8>
 800e6ae:	ab03      	add	r3, sp, #12
 800e6b0:	9300      	str	r3, [sp, #0]
 800e6b2:	462a      	mov	r2, r5
 800e6b4:	4b12      	ldr	r3, [pc, #72]	@ (800e700 <_vfiprintf_r+0x228>)
 800e6b6:	a904      	add	r1, sp, #16
 800e6b8:	4630      	mov	r0, r6
 800e6ba:	f7fc fa7d 	bl	800abb8 <_printf_float>
 800e6be:	4607      	mov	r7, r0
 800e6c0:	1c78      	adds	r0, r7, #1
 800e6c2:	d1d6      	bne.n	800e672 <_vfiprintf_r+0x19a>
 800e6c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e6c6:	07d9      	lsls	r1, r3, #31
 800e6c8:	d405      	bmi.n	800e6d6 <_vfiprintf_r+0x1fe>
 800e6ca:	89ab      	ldrh	r3, [r5, #12]
 800e6cc:	059a      	lsls	r2, r3, #22
 800e6ce:	d402      	bmi.n	800e6d6 <_vfiprintf_r+0x1fe>
 800e6d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e6d2:	f7fd fae5 	bl	800bca0 <__retarget_lock_release_recursive>
 800e6d6:	89ab      	ldrh	r3, [r5, #12]
 800e6d8:	065b      	lsls	r3, r3, #25
 800e6da:	f53f af1f 	bmi.w	800e51c <_vfiprintf_r+0x44>
 800e6de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e6e0:	e71e      	b.n	800e520 <_vfiprintf_r+0x48>
 800e6e2:	ab03      	add	r3, sp, #12
 800e6e4:	9300      	str	r3, [sp, #0]
 800e6e6:	462a      	mov	r2, r5
 800e6e8:	4b05      	ldr	r3, [pc, #20]	@ (800e700 <_vfiprintf_r+0x228>)
 800e6ea:	a904      	add	r1, sp, #16
 800e6ec:	4630      	mov	r0, r6
 800e6ee:	f7fc fcfb 	bl	800b0e8 <_printf_i>
 800e6f2:	e7e4      	b.n	800e6be <_vfiprintf_r+0x1e6>
 800e6f4:	0800fca1 	.word	0x0800fca1
 800e6f8:	0800fcab 	.word	0x0800fcab
 800e6fc:	0800abb9 	.word	0x0800abb9
 800e700:	0800e4b3 	.word	0x0800e4b3
 800e704:	0800fca7 	.word	0x0800fca7

0800e708 <__sflush_r>:
 800e708:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e70c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e710:	0716      	lsls	r6, r2, #28
 800e712:	4605      	mov	r5, r0
 800e714:	460c      	mov	r4, r1
 800e716:	d454      	bmi.n	800e7c2 <__sflush_r+0xba>
 800e718:	684b      	ldr	r3, [r1, #4]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	dc02      	bgt.n	800e724 <__sflush_r+0x1c>
 800e71e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e720:	2b00      	cmp	r3, #0
 800e722:	dd48      	ble.n	800e7b6 <__sflush_r+0xae>
 800e724:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e726:	2e00      	cmp	r6, #0
 800e728:	d045      	beq.n	800e7b6 <__sflush_r+0xae>
 800e72a:	2300      	movs	r3, #0
 800e72c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e730:	682f      	ldr	r7, [r5, #0]
 800e732:	6a21      	ldr	r1, [r4, #32]
 800e734:	602b      	str	r3, [r5, #0]
 800e736:	d030      	beq.n	800e79a <__sflush_r+0x92>
 800e738:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e73a:	89a3      	ldrh	r3, [r4, #12]
 800e73c:	0759      	lsls	r1, r3, #29
 800e73e:	d505      	bpl.n	800e74c <__sflush_r+0x44>
 800e740:	6863      	ldr	r3, [r4, #4]
 800e742:	1ad2      	subs	r2, r2, r3
 800e744:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e746:	b10b      	cbz	r3, 800e74c <__sflush_r+0x44>
 800e748:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e74a:	1ad2      	subs	r2, r2, r3
 800e74c:	2300      	movs	r3, #0
 800e74e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e750:	6a21      	ldr	r1, [r4, #32]
 800e752:	4628      	mov	r0, r5
 800e754:	47b0      	blx	r6
 800e756:	1c43      	adds	r3, r0, #1
 800e758:	89a3      	ldrh	r3, [r4, #12]
 800e75a:	d106      	bne.n	800e76a <__sflush_r+0x62>
 800e75c:	6829      	ldr	r1, [r5, #0]
 800e75e:	291d      	cmp	r1, #29
 800e760:	d82b      	bhi.n	800e7ba <__sflush_r+0xb2>
 800e762:	4a2a      	ldr	r2, [pc, #168]	@ (800e80c <__sflush_r+0x104>)
 800e764:	410a      	asrs	r2, r1
 800e766:	07d6      	lsls	r6, r2, #31
 800e768:	d427      	bmi.n	800e7ba <__sflush_r+0xb2>
 800e76a:	2200      	movs	r2, #0
 800e76c:	6062      	str	r2, [r4, #4]
 800e76e:	04d9      	lsls	r1, r3, #19
 800e770:	6922      	ldr	r2, [r4, #16]
 800e772:	6022      	str	r2, [r4, #0]
 800e774:	d504      	bpl.n	800e780 <__sflush_r+0x78>
 800e776:	1c42      	adds	r2, r0, #1
 800e778:	d101      	bne.n	800e77e <__sflush_r+0x76>
 800e77a:	682b      	ldr	r3, [r5, #0]
 800e77c:	b903      	cbnz	r3, 800e780 <__sflush_r+0x78>
 800e77e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e780:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e782:	602f      	str	r7, [r5, #0]
 800e784:	b1b9      	cbz	r1, 800e7b6 <__sflush_r+0xae>
 800e786:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e78a:	4299      	cmp	r1, r3
 800e78c:	d002      	beq.n	800e794 <__sflush_r+0x8c>
 800e78e:	4628      	mov	r0, r5
 800e790:	f7fe f8ea 	bl	800c968 <_free_r>
 800e794:	2300      	movs	r3, #0
 800e796:	6363      	str	r3, [r4, #52]	@ 0x34
 800e798:	e00d      	b.n	800e7b6 <__sflush_r+0xae>
 800e79a:	2301      	movs	r3, #1
 800e79c:	4628      	mov	r0, r5
 800e79e:	47b0      	blx	r6
 800e7a0:	4602      	mov	r2, r0
 800e7a2:	1c50      	adds	r0, r2, #1
 800e7a4:	d1c9      	bne.n	800e73a <__sflush_r+0x32>
 800e7a6:	682b      	ldr	r3, [r5, #0]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d0c6      	beq.n	800e73a <__sflush_r+0x32>
 800e7ac:	2b1d      	cmp	r3, #29
 800e7ae:	d001      	beq.n	800e7b4 <__sflush_r+0xac>
 800e7b0:	2b16      	cmp	r3, #22
 800e7b2:	d11e      	bne.n	800e7f2 <__sflush_r+0xea>
 800e7b4:	602f      	str	r7, [r5, #0]
 800e7b6:	2000      	movs	r0, #0
 800e7b8:	e022      	b.n	800e800 <__sflush_r+0xf8>
 800e7ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7be:	b21b      	sxth	r3, r3
 800e7c0:	e01b      	b.n	800e7fa <__sflush_r+0xf2>
 800e7c2:	690f      	ldr	r7, [r1, #16]
 800e7c4:	2f00      	cmp	r7, #0
 800e7c6:	d0f6      	beq.n	800e7b6 <__sflush_r+0xae>
 800e7c8:	0793      	lsls	r3, r2, #30
 800e7ca:	680e      	ldr	r6, [r1, #0]
 800e7cc:	bf08      	it	eq
 800e7ce:	694b      	ldreq	r3, [r1, #20]
 800e7d0:	600f      	str	r7, [r1, #0]
 800e7d2:	bf18      	it	ne
 800e7d4:	2300      	movne	r3, #0
 800e7d6:	eba6 0807 	sub.w	r8, r6, r7
 800e7da:	608b      	str	r3, [r1, #8]
 800e7dc:	f1b8 0f00 	cmp.w	r8, #0
 800e7e0:	dde9      	ble.n	800e7b6 <__sflush_r+0xae>
 800e7e2:	6a21      	ldr	r1, [r4, #32]
 800e7e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e7e6:	4643      	mov	r3, r8
 800e7e8:	463a      	mov	r2, r7
 800e7ea:	4628      	mov	r0, r5
 800e7ec:	47b0      	blx	r6
 800e7ee:	2800      	cmp	r0, #0
 800e7f0:	dc08      	bgt.n	800e804 <__sflush_r+0xfc>
 800e7f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7fa:	81a3      	strh	r3, [r4, #12]
 800e7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800e800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e804:	4407      	add	r7, r0
 800e806:	eba8 0800 	sub.w	r8, r8, r0
 800e80a:	e7e7      	b.n	800e7dc <__sflush_r+0xd4>
 800e80c:	dfbffffe 	.word	0xdfbffffe

0800e810 <_fflush_r>:
 800e810:	b538      	push	{r3, r4, r5, lr}
 800e812:	690b      	ldr	r3, [r1, #16]
 800e814:	4605      	mov	r5, r0
 800e816:	460c      	mov	r4, r1
 800e818:	b913      	cbnz	r3, 800e820 <_fflush_r+0x10>
 800e81a:	2500      	movs	r5, #0
 800e81c:	4628      	mov	r0, r5
 800e81e:	bd38      	pop	{r3, r4, r5, pc}
 800e820:	b118      	cbz	r0, 800e82a <_fflush_r+0x1a>
 800e822:	6a03      	ldr	r3, [r0, #32]
 800e824:	b90b      	cbnz	r3, 800e82a <_fflush_r+0x1a>
 800e826:	f7fd f81f 	bl	800b868 <__sinit>
 800e82a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d0f3      	beq.n	800e81a <_fflush_r+0xa>
 800e832:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e834:	07d0      	lsls	r0, r2, #31
 800e836:	d404      	bmi.n	800e842 <_fflush_r+0x32>
 800e838:	0599      	lsls	r1, r3, #22
 800e83a:	d402      	bmi.n	800e842 <_fflush_r+0x32>
 800e83c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e83e:	f7fd fa2e 	bl	800bc9e <__retarget_lock_acquire_recursive>
 800e842:	4628      	mov	r0, r5
 800e844:	4621      	mov	r1, r4
 800e846:	f7ff ff5f 	bl	800e708 <__sflush_r>
 800e84a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e84c:	07da      	lsls	r2, r3, #31
 800e84e:	4605      	mov	r5, r0
 800e850:	d4e4      	bmi.n	800e81c <_fflush_r+0xc>
 800e852:	89a3      	ldrh	r3, [r4, #12]
 800e854:	059b      	lsls	r3, r3, #22
 800e856:	d4e1      	bmi.n	800e81c <_fflush_r+0xc>
 800e858:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e85a:	f7fd fa21 	bl	800bca0 <__retarget_lock_release_recursive>
 800e85e:	e7dd      	b.n	800e81c <_fflush_r+0xc>

0800e860 <__swhatbuf_r>:
 800e860:	b570      	push	{r4, r5, r6, lr}
 800e862:	460c      	mov	r4, r1
 800e864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e868:	2900      	cmp	r1, #0
 800e86a:	b096      	sub	sp, #88	@ 0x58
 800e86c:	4615      	mov	r5, r2
 800e86e:	461e      	mov	r6, r3
 800e870:	da0d      	bge.n	800e88e <__swhatbuf_r+0x2e>
 800e872:	89a3      	ldrh	r3, [r4, #12]
 800e874:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e878:	f04f 0100 	mov.w	r1, #0
 800e87c:	bf14      	ite	ne
 800e87e:	2340      	movne	r3, #64	@ 0x40
 800e880:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e884:	2000      	movs	r0, #0
 800e886:	6031      	str	r1, [r6, #0]
 800e888:	602b      	str	r3, [r5, #0]
 800e88a:	b016      	add	sp, #88	@ 0x58
 800e88c:	bd70      	pop	{r4, r5, r6, pc}
 800e88e:	466a      	mov	r2, sp
 800e890:	f000 f874 	bl	800e97c <_fstat_r>
 800e894:	2800      	cmp	r0, #0
 800e896:	dbec      	blt.n	800e872 <__swhatbuf_r+0x12>
 800e898:	9901      	ldr	r1, [sp, #4]
 800e89a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e89e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e8a2:	4259      	negs	r1, r3
 800e8a4:	4159      	adcs	r1, r3
 800e8a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e8aa:	e7eb      	b.n	800e884 <__swhatbuf_r+0x24>

0800e8ac <__smakebuf_r>:
 800e8ac:	898b      	ldrh	r3, [r1, #12]
 800e8ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e8b0:	079d      	lsls	r5, r3, #30
 800e8b2:	4606      	mov	r6, r0
 800e8b4:	460c      	mov	r4, r1
 800e8b6:	d507      	bpl.n	800e8c8 <__smakebuf_r+0x1c>
 800e8b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e8bc:	6023      	str	r3, [r4, #0]
 800e8be:	6123      	str	r3, [r4, #16]
 800e8c0:	2301      	movs	r3, #1
 800e8c2:	6163      	str	r3, [r4, #20]
 800e8c4:	b003      	add	sp, #12
 800e8c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e8c8:	ab01      	add	r3, sp, #4
 800e8ca:	466a      	mov	r2, sp
 800e8cc:	f7ff ffc8 	bl	800e860 <__swhatbuf_r>
 800e8d0:	9f00      	ldr	r7, [sp, #0]
 800e8d2:	4605      	mov	r5, r0
 800e8d4:	4639      	mov	r1, r7
 800e8d6:	4630      	mov	r0, r6
 800e8d8:	f7fe f8ba 	bl	800ca50 <_malloc_r>
 800e8dc:	b948      	cbnz	r0, 800e8f2 <__smakebuf_r+0x46>
 800e8de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8e2:	059a      	lsls	r2, r3, #22
 800e8e4:	d4ee      	bmi.n	800e8c4 <__smakebuf_r+0x18>
 800e8e6:	f023 0303 	bic.w	r3, r3, #3
 800e8ea:	f043 0302 	orr.w	r3, r3, #2
 800e8ee:	81a3      	strh	r3, [r4, #12]
 800e8f0:	e7e2      	b.n	800e8b8 <__smakebuf_r+0xc>
 800e8f2:	89a3      	ldrh	r3, [r4, #12]
 800e8f4:	6020      	str	r0, [r4, #0]
 800e8f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8fa:	81a3      	strh	r3, [r4, #12]
 800e8fc:	9b01      	ldr	r3, [sp, #4]
 800e8fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e902:	b15b      	cbz	r3, 800e91c <__smakebuf_r+0x70>
 800e904:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e908:	4630      	mov	r0, r6
 800e90a:	f000 f849 	bl	800e9a0 <_isatty_r>
 800e90e:	b128      	cbz	r0, 800e91c <__smakebuf_r+0x70>
 800e910:	89a3      	ldrh	r3, [r4, #12]
 800e912:	f023 0303 	bic.w	r3, r3, #3
 800e916:	f043 0301 	orr.w	r3, r3, #1
 800e91a:	81a3      	strh	r3, [r4, #12]
 800e91c:	89a3      	ldrh	r3, [r4, #12]
 800e91e:	431d      	orrs	r5, r3
 800e920:	81a5      	strh	r5, [r4, #12]
 800e922:	e7cf      	b.n	800e8c4 <__smakebuf_r+0x18>

0800e924 <memmove>:
 800e924:	4288      	cmp	r0, r1
 800e926:	b510      	push	{r4, lr}
 800e928:	eb01 0402 	add.w	r4, r1, r2
 800e92c:	d902      	bls.n	800e934 <memmove+0x10>
 800e92e:	4284      	cmp	r4, r0
 800e930:	4623      	mov	r3, r4
 800e932:	d807      	bhi.n	800e944 <memmove+0x20>
 800e934:	1e43      	subs	r3, r0, #1
 800e936:	42a1      	cmp	r1, r4
 800e938:	d008      	beq.n	800e94c <memmove+0x28>
 800e93a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e93e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e942:	e7f8      	b.n	800e936 <memmove+0x12>
 800e944:	4402      	add	r2, r0
 800e946:	4601      	mov	r1, r0
 800e948:	428a      	cmp	r2, r1
 800e94a:	d100      	bne.n	800e94e <memmove+0x2a>
 800e94c:	bd10      	pop	{r4, pc}
 800e94e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e952:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e956:	e7f7      	b.n	800e948 <memmove+0x24>

0800e958 <strncmp>:
 800e958:	b510      	push	{r4, lr}
 800e95a:	b16a      	cbz	r2, 800e978 <strncmp+0x20>
 800e95c:	3901      	subs	r1, #1
 800e95e:	1884      	adds	r4, r0, r2
 800e960:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e964:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e968:	429a      	cmp	r2, r3
 800e96a:	d103      	bne.n	800e974 <strncmp+0x1c>
 800e96c:	42a0      	cmp	r0, r4
 800e96e:	d001      	beq.n	800e974 <strncmp+0x1c>
 800e970:	2a00      	cmp	r2, #0
 800e972:	d1f5      	bne.n	800e960 <strncmp+0x8>
 800e974:	1ad0      	subs	r0, r2, r3
 800e976:	bd10      	pop	{r4, pc}
 800e978:	4610      	mov	r0, r2
 800e97a:	e7fc      	b.n	800e976 <strncmp+0x1e>

0800e97c <_fstat_r>:
 800e97c:	b538      	push	{r3, r4, r5, lr}
 800e97e:	4d07      	ldr	r5, [pc, #28]	@ (800e99c <_fstat_r+0x20>)
 800e980:	2300      	movs	r3, #0
 800e982:	4604      	mov	r4, r0
 800e984:	4608      	mov	r0, r1
 800e986:	4611      	mov	r1, r2
 800e988:	602b      	str	r3, [r5, #0]
 800e98a:	f7f3 ffb9 	bl	8002900 <_fstat>
 800e98e:	1c43      	adds	r3, r0, #1
 800e990:	d102      	bne.n	800e998 <_fstat_r+0x1c>
 800e992:	682b      	ldr	r3, [r5, #0]
 800e994:	b103      	cbz	r3, 800e998 <_fstat_r+0x1c>
 800e996:	6023      	str	r3, [r4, #0]
 800e998:	bd38      	pop	{r3, r4, r5, pc}
 800e99a:	bf00      	nop
 800e99c:	20003cd0 	.word	0x20003cd0

0800e9a0 <_isatty_r>:
 800e9a0:	b538      	push	{r3, r4, r5, lr}
 800e9a2:	4d06      	ldr	r5, [pc, #24]	@ (800e9bc <_isatty_r+0x1c>)
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	4604      	mov	r4, r0
 800e9a8:	4608      	mov	r0, r1
 800e9aa:	602b      	str	r3, [r5, #0]
 800e9ac:	f7f3 ffb8 	bl	8002920 <_isatty>
 800e9b0:	1c43      	adds	r3, r0, #1
 800e9b2:	d102      	bne.n	800e9ba <_isatty_r+0x1a>
 800e9b4:	682b      	ldr	r3, [r5, #0]
 800e9b6:	b103      	cbz	r3, 800e9ba <_isatty_r+0x1a>
 800e9b8:	6023      	str	r3, [r4, #0]
 800e9ba:	bd38      	pop	{r3, r4, r5, pc}
 800e9bc:	20003cd0 	.word	0x20003cd0

0800e9c0 <_sbrk_r>:
 800e9c0:	b538      	push	{r3, r4, r5, lr}
 800e9c2:	4d06      	ldr	r5, [pc, #24]	@ (800e9dc <_sbrk_r+0x1c>)
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	4604      	mov	r4, r0
 800e9c8:	4608      	mov	r0, r1
 800e9ca:	602b      	str	r3, [r5, #0]
 800e9cc:	f7f3 ffc0 	bl	8002950 <_sbrk>
 800e9d0:	1c43      	adds	r3, r0, #1
 800e9d2:	d102      	bne.n	800e9da <_sbrk_r+0x1a>
 800e9d4:	682b      	ldr	r3, [r5, #0]
 800e9d6:	b103      	cbz	r3, 800e9da <_sbrk_r+0x1a>
 800e9d8:	6023      	str	r3, [r4, #0]
 800e9da:	bd38      	pop	{r3, r4, r5, pc}
 800e9dc:	20003cd0 	.word	0x20003cd0

0800e9e0 <nan>:
 800e9e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e9e8 <nan+0x8>
 800e9e4:	4770      	bx	lr
 800e9e6:	bf00      	nop
 800e9e8:	00000000 	.word	0x00000000
 800e9ec:	7ff80000 	.word	0x7ff80000

0800e9f0 <__assert_func>:
 800e9f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e9f2:	4614      	mov	r4, r2
 800e9f4:	461a      	mov	r2, r3
 800e9f6:	4b09      	ldr	r3, [pc, #36]	@ (800ea1c <__assert_func+0x2c>)
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	4605      	mov	r5, r0
 800e9fc:	68d8      	ldr	r0, [r3, #12]
 800e9fe:	b954      	cbnz	r4, 800ea16 <__assert_func+0x26>
 800ea00:	4b07      	ldr	r3, [pc, #28]	@ (800ea20 <__assert_func+0x30>)
 800ea02:	461c      	mov	r4, r3
 800ea04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ea08:	9100      	str	r1, [sp, #0]
 800ea0a:	462b      	mov	r3, r5
 800ea0c:	4905      	ldr	r1, [pc, #20]	@ (800ea24 <__assert_func+0x34>)
 800ea0e:	f000 fba7 	bl	800f160 <fiprintf>
 800ea12:	f000 fbb7 	bl	800f184 <abort>
 800ea16:	4b04      	ldr	r3, [pc, #16]	@ (800ea28 <__assert_func+0x38>)
 800ea18:	e7f4      	b.n	800ea04 <__assert_func+0x14>
 800ea1a:	bf00      	nop
 800ea1c:	2000001c 	.word	0x2000001c
 800ea20:	0800fcf5 	.word	0x0800fcf5
 800ea24:	0800fcc7 	.word	0x0800fcc7
 800ea28:	0800fcba 	.word	0x0800fcba

0800ea2c <_calloc_r>:
 800ea2c:	b570      	push	{r4, r5, r6, lr}
 800ea2e:	fba1 5402 	umull	r5, r4, r1, r2
 800ea32:	b93c      	cbnz	r4, 800ea44 <_calloc_r+0x18>
 800ea34:	4629      	mov	r1, r5
 800ea36:	f7fe f80b 	bl	800ca50 <_malloc_r>
 800ea3a:	4606      	mov	r6, r0
 800ea3c:	b928      	cbnz	r0, 800ea4a <_calloc_r+0x1e>
 800ea3e:	2600      	movs	r6, #0
 800ea40:	4630      	mov	r0, r6
 800ea42:	bd70      	pop	{r4, r5, r6, pc}
 800ea44:	220c      	movs	r2, #12
 800ea46:	6002      	str	r2, [r0, #0]
 800ea48:	e7f9      	b.n	800ea3e <_calloc_r+0x12>
 800ea4a:	462a      	mov	r2, r5
 800ea4c:	4621      	mov	r1, r4
 800ea4e:	f7fd f8a9 	bl	800bba4 <memset>
 800ea52:	e7f5      	b.n	800ea40 <_calloc_r+0x14>

0800ea54 <rshift>:
 800ea54:	6903      	ldr	r3, [r0, #16]
 800ea56:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ea5a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ea5e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ea62:	f100 0414 	add.w	r4, r0, #20
 800ea66:	dd45      	ble.n	800eaf4 <rshift+0xa0>
 800ea68:	f011 011f 	ands.w	r1, r1, #31
 800ea6c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ea70:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ea74:	d10c      	bne.n	800ea90 <rshift+0x3c>
 800ea76:	f100 0710 	add.w	r7, r0, #16
 800ea7a:	4629      	mov	r1, r5
 800ea7c:	42b1      	cmp	r1, r6
 800ea7e:	d334      	bcc.n	800eaea <rshift+0x96>
 800ea80:	1a9b      	subs	r3, r3, r2
 800ea82:	009b      	lsls	r3, r3, #2
 800ea84:	1eea      	subs	r2, r5, #3
 800ea86:	4296      	cmp	r6, r2
 800ea88:	bf38      	it	cc
 800ea8a:	2300      	movcc	r3, #0
 800ea8c:	4423      	add	r3, r4
 800ea8e:	e015      	b.n	800eabc <rshift+0x68>
 800ea90:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ea94:	f1c1 0820 	rsb	r8, r1, #32
 800ea98:	40cf      	lsrs	r7, r1
 800ea9a:	f105 0e04 	add.w	lr, r5, #4
 800ea9e:	46a1      	mov	r9, r4
 800eaa0:	4576      	cmp	r6, lr
 800eaa2:	46f4      	mov	ip, lr
 800eaa4:	d815      	bhi.n	800ead2 <rshift+0x7e>
 800eaa6:	1a9a      	subs	r2, r3, r2
 800eaa8:	0092      	lsls	r2, r2, #2
 800eaaa:	3a04      	subs	r2, #4
 800eaac:	3501      	adds	r5, #1
 800eaae:	42ae      	cmp	r6, r5
 800eab0:	bf38      	it	cc
 800eab2:	2200      	movcc	r2, #0
 800eab4:	18a3      	adds	r3, r4, r2
 800eab6:	50a7      	str	r7, [r4, r2]
 800eab8:	b107      	cbz	r7, 800eabc <rshift+0x68>
 800eaba:	3304      	adds	r3, #4
 800eabc:	1b1a      	subs	r2, r3, r4
 800eabe:	42a3      	cmp	r3, r4
 800eac0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800eac4:	bf08      	it	eq
 800eac6:	2300      	moveq	r3, #0
 800eac8:	6102      	str	r2, [r0, #16]
 800eaca:	bf08      	it	eq
 800eacc:	6143      	streq	r3, [r0, #20]
 800eace:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ead2:	f8dc c000 	ldr.w	ip, [ip]
 800ead6:	fa0c fc08 	lsl.w	ip, ip, r8
 800eada:	ea4c 0707 	orr.w	r7, ip, r7
 800eade:	f849 7b04 	str.w	r7, [r9], #4
 800eae2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800eae6:	40cf      	lsrs	r7, r1
 800eae8:	e7da      	b.n	800eaa0 <rshift+0x4c>
 800eaea:	f851 cb04 	ldr.w	ip, [r1], #4
 800eaee:	f847 cf04 	str.w	ip, [r7, #4]!
 800eaf2:	e7c3      	b.n	800ea7c <rshift+0x28>
 800eaf4:	4623      	mov	r3, r4
 800eaf6:	e7e1      	b.n	800eabc <rshift+0x68>

0800eaf8 <__hexdig_fun>:
 800eaf8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800eafc:	2b09      	cmp	r3, #9
 800eafe:	d802      	bhi.n	800eb06 <__hexdig_fun+0xe>
 800eb00:	3820      	subs	r0, #32
 800eb02:	b2c0      	uxtb	r0, r0
 800eb04:	4770      	bx	lr
 800eb06:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800eb0a:	2b05      	cmp	r3, #5
 800eb0c:	d801      	bhi.n	800eb12 <__hexdig_fun+0x1a>
 800eb0e:	3847      	subs	r0, #71	@ 0x47
 800eb10:	e7f7      	b.n	800eb02 <__hexdig_fun+0xa>
 800eb12:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800eb16:	2b05      	cmp	r3, #5
 800eb18:	d801      	bhi.n	800eb1e <__hexdig_fun+0x26>
 800eb1a:	3827      	subs	r0, #39	@ 0x27
 800eb1c:	e7f1      	b.n	800eb02 <__hexdig_fun+0xa>
 800eb1e:	2000      	movs	r0, #0
 800eb20:	4770      	bx	lr
	...

0800eb24 <__gethex>:
 800eb24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb28:	b085      	sub	sp, #20
 800eb2a:	468a      	mov	sl, r1
 800eb2c:	9302      	str	r3, [sp, #8]
 800eb2e:	680b      	ldr	r3, [r1, #0]
 800eb30:	9001      	str	r0, [sp, #4]
 800eb32:	4690      	mov	r8, r2
 800eb34:	1c9c      	adds	r4, r3, #2
 800eb36:	46a1      	mov	r9, r4
 800eb38:	f814 0b01 	ldrb.w	r0, [r4], #1
 800eb3c:	2830      	cmp	r0, #48	@ 0x30
 800eb3e:	d0fa      	beq.n	800eb36 <__gethex+0x12>
 800eb40:	eba9 0303 	sub.w	r3, r9, r3
 800eb44:	f1a3 0b02 	sub.w	fp, r3, #2
 800eb48:	f7ff ffd6 	bl	800eaf8 <__hexdig_fun>
 800eb4c:	4605      	mov	r5, r0
 800eb4e:	2800      	cmp	r0, #0
 800eb50:	d168      	bne.n	800ec24 <__gethex+0x100>
 800eb52:	49a0      	ldr	r1, [pc, #640]	@ (800edd4 <__gethex+0x2b0>)
 800eb54:	2201      	movs	r2, #1
 800eb56:	4648      	mov	r0, r9
 800eb58:	f7ff fefe 	bl	800e958 <strncmp>
 800eb5c:	4607      	mov	r7, r0
 800eb5e:	2800      	cmp	r0, #0
 800eb60:	d167      	bne.n	800ec32 <__gethex+0x10e>
 800eb62:	f899 0001 	ldrb.w	r0, [r9, #1]
 800eb66:	4626      	mov	r6, r4
 800eb68:	f7ff ffc6 	bl	800eaf8 <__hexdig_fun>
 800eb6c:	2800      	cmp	r0, #0
 800eb6e:	d062      	beq.n	800ec36 <__gethex+0x112>
 800eb70:	4623      	mov	r3, r4
 800eb72:	7818      	ldrb	r0, [r3, #0]
 800eb74:	2830      	cmp	r0, #48	@ 0x30
 800eb76:	4699      	mov	r9, r3
 800eb78:	f103 0301 	add.w	r3, r3, #1
 800eb7c:	d0f9      	beq.n	800eb72 <__gethex+0x4e>
 800eb7e:	f7ff ffbb 	bl	800eaf8 <__hexdig_fun>
 800eb82:	fab0 f580 	clz	r5, r0
 800eb86:	096d      	lsrs	r5, r5, #5
 800eb88:	f04f 0b01 	mov.w	fp, #1
 800eb8c:	464a      	mov	r2, r9
 800eb8e:	4616      	mov	r6, r2
 800eb90:	3201      	adds	r2, #1
 800eb92:	7830      	ldrb	r0, [r6, #0]
 800eb94:	f7ff ffb0 	bl	800eaf8 <__hexdig_fun>
 800eb98:	2800      	cmp	r0, #0
 800eb9a:	d1f8      	bne.n	800eb8e <__gethex+0x6a>
 800eb9c:	498d      	ldr	r1, [pc, #564]	@ (800edd4 <__gethex+0x2b0>)
 800eb9e:	2201      	movs	r2, #1
 800eba0:	4630      	mov	r0, r6
 800eba2:	f7ff fed9 	bl	800e958 <strncmp>
 800eba6:	2800      	cmp	r0, #0
 800eba8:	d13f      	bne.n	800ec2a <__gethex+0x106>
 800ebaa:	b944      	cbnz	r4, 800ebbe <__gethex+0x9a>
 800ebac:	1c74      	adds	r4, r6, #1
 800ebae:	4622      	mov	r2, r4
 800ebb0:	4616      	mov	r6, r2
 800ebb2:	3201      	adds	r2, #1
 800ebb4:	7830      	ldrb	r0, [r6, #0]
 800ebb6:	f7ff ff9f 	bl	800eaf8 <__hexdig_fun>
 800ebba:	2800      	cmp	r0, #0
 800ebbc:	d1f8      	bne.n	800ebb0 <__gethex+0x8c>
 800ebbe:	1ba4      	subs	r4, r4, r6
 800ebc0:	00a7      	lsls	r7, r4, #2
 800ebc2:	7833      	ldrb	r3, [r6, #0]
 800ebc4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ebc8:	2b50      	cmp	r3, #80	@ 0x50
 800ebca:	d13e      	bne.n	800ec4a <__gethex+0x126>
 800ebcc:	7873      	ldrb	r3, [r6, #1]
 800ebce:	2b2b      	cmp	r3, #43	@ 0x2b
 800ebd0:	d033      	beq.n	800ec3a <__gethex+0x116>
 800ebd2:	2b2d      	cmp	r3, #45	@ 0x2d
 800ebd4:	d034      	beq.n	800ec40 <__gethex+0x11c>
 800ebd6:	1c71      	adds	r1, r6, #1
 800ebd8:	2400      	movs	r4, #0
 800ebda:	7808      	ldrb	r0, [r1, #0]
 800ebdc:	f7ff ff8c 	bl	800eaf8 <__hexdig_fun>
 800ebe0:	1e43      	subs	r3, r0, #1
 800ebe2:	b2db      	uxtb	r3, r3
 800ebe4:	2b18      	cmp	r3, #24
 800ebe6:	d830      	bhi.n	800ec4a <__gethex+0x126>
 800ebe8:	f1a0 0210 	sub.w	r2, r0, #16
 800ebec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ebf0:	f7ff ff82 	bl	800eaf8 <__hexdig_fun>
 800ebf4:	f100 3cff 	add.w	ip, r0, #4294967295
 800ebf8:	fa5f fc8c 	uxtb.w	ip, ip
 800ebfc:	f1bc 0f18 	cmp.w	ip, #24
 800ec00:	f04f 030a 	mov.w	r3, #10
 800ec04:	d91e      	bls.n	800ec44 <__gethex+0x120>
 800ec06:	b104      	cbz	r4, 800ec0a <__gethex+0xe6>
 800ec08:	4252      	negs	r2, r2
 800ec0a:	4417      	add	r7, r2
 800ec0c:	f8ca 1000 	str.w	r1, [sl]
 800ec10:	b1ed      	cbz	r5, 800ec4e <__gethex+0x12a>
 800ec12:	f1bb 0f00 	cmp.w	fp, #0
 800ec16:	bf0c      	ite	eq
 800ec18:	2506      	moveq	r5, #6
 800ec1a:	2500      	movne	r5, #0
 800ec1c:	4628      	mov	r0, r5
 800ec1e:	b005      	add	sp, #20
 800ec20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec24:	2500      	movs	r5, #0
 800ec26:	462c      	mov	r4, r5
 800ec28:	e7b0      	b.n	800eb8c <__gethex+0x68>
 800ec2a:	2c00      	cmp	r4, #0
 800ec2c:	d1c7      	bne.n	800ebbe <__gethex+0x9a>
 800ec2e:	4627      	mov	r7, r4
 800ec30:	e7c7      	b.n	800ebc2 <__gethex+0x9e>
 800ec32:	464e      	mov	r6, r9
 800ec34:	462f      	mov	r7, r5
 800ec36:	2501      	movs	r5, #1
 800ec38:	e7c3      	b.n	800ebc2 <__gethex+0x9e>
 800ec3a:	2400      	movs	r4, #0
 800ec3c:	1cb1      	adds	r1, r6, #2
 800ec3e:	e7cc      	b.n	800ebda <__gethex+0xb6>
 800ec40:	2401      	movs	r4, #1
 800ec42:	e7fb      	b.n	800ec3c <__gethex+0x118>
 800ec44:	fb03 0002 	mla	r0, r3, r2, r0
 800ec48:	e7ce      	b.n	800ebe8 <__gethex+0xc4>
 800ec4a:	4631      	mov	r1, r6
 800ec4c:	e7de      	b.n	800ec0c <__gethex+0xe8>
 800ec4e:	eba6 0309 	sub.w	r3, r6, r9
 800ec52:	3b01      	subs	r3, #1
 800ec54:	4629      	mov	r1, r5
 800ec56:	2b07      	cmp	r3, #7
 800ec58:	dc0a      	bgt.n	800ec70 <__gethex+0x14c>
 800ec5a:	9801      	ldr	r0, [sp, #4]
 800ec5c:	f7fd ff84 	bl	800cb68 <_Balloc>
 800ec60:	4604      	mov	r4, r0
 800ec62:	b940      	cbnz	r0, 800ec76 <__gethex+0x152>
 800ec64:	4b5c      	ldr	r3, [pc, #368]	@ (800edd8 <__gethex+0x2b4>)
 800ec66:	4602      	mov	r2, r0
 800ec68:	21e4      	movs	r1, #228	@ 0xe4
 800ec6a:	485c      	ldr	r0, [pc, #368]	@ (800eddc <__gethex+0x2b8>)
 800ec6c:	f7ff fec0 	bl	800e9f0 <__assert_func>
 800ec70:	3101      	adds	r1, #1
 800ec72:	105b      	asrs	r3, r3, #1
 800ec74:	e7ef      	b.n	800ec56 <__gethex+0x132>
 800ec76:	f100 0a14 	add.w	sl, r0, #20
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	4655      	mov	r5, sl
 800ec7e:	469b      	mov	fp, r3
 800ec80:	45b1      	cmp	r9, r6
 800ec82:	d337      	bcc.n	800ecf4 <__gethex+0x1d0>
 800ec84:	f845 bb04 	str.w	fp, [r5], #4
 800ec88:	eba5 050a 	sub.w	r5, r5, sl
 800ec8c:	10ad      	asrs	r5, r5, #2
 800ec8e:	6125      	str	r5, [r4, #16]
 800ec90:	4658      	mov	r0, fp
 800ec92:	f7fe f85b 	bl	800cd4c <__hi0bits>
 800ec96:	016d      	lsls	r5, r5, #5
 800ec98:	f8d8 6000 	ldr.w	r6, [r8]
 800ec9c:	1a2d      	subs	r5, r5, r0
 800ec9e:	42b5      	cmp	r5, r6
 800eca0:	dd54      	ble.n	800ed4c <__gethex+0x228>
 800eca2:	1bad      	subs	r5, r5, r6
 800eca4:	4629      	mov	r1, r5
 800eca6:	4620      	mov	r0, r4
 800eca8:	f7fe fbef 	bl	800d48a <__any_on>
 800ecac:	4681      	mov	r9, r0
 800ecae:	b178      	cbz	r0, 800ecd0 <__gethex+0x1ac>
 800ecb0:	1e6b      	subs	r3, r5, #1
 800ecb2:	1159      	asrs	r1, r3, #5
 800ecb4:	f003 021f 	and.w	r2, r3, #31
 800ecb8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ecbc:	f04f 0901 	mov.w	r9, #1
 800ecc0:	fa09 f202 	lsl.w	r2, r9, r2
 800ecc4:	420a      	tst	r2, r1
 800ecc6:	d003      	beq.n	800ecd0 <__gethex+0x1ac>
 800ecc8:	454b      	cmp	r3, r9
 800ecca:	dc36      	bgt.n	800ed3a <__gethex+0x216>
 800eccc:	f04f 0902 	mov.w	r9, #2
 800ecd0:	4629      	mov	r1, r5
 800ecd2:	4620      	mov	r0, r4
 800ecd4:	f7ff febe 	bl	800ea54 <rshift>
 800ecd8:	442f      	add	r7, r5
 800ecda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ecde:	42bb      	cmp	r3, r7
 800ece0:	da42      	bge.n	800ed68 <__gethex+0x244>
 800ece2:	9801      	ldr	r0, [sp, #4]
 800ece4:	4621      	mov	r1, r4
 800ece6:	f7fd ff7f 	bl	800cbe8 <_Bfree>
 800ecea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ecec:	2300      	movs	r3, #0
 800ecee:	6013      	str	r3, [r2, #0]
 800ecf0:	25a3      	movs	r5, #163	@ 0xa3
 800ecf2:	e793      	b.n	800ec1c <__gethex+0xf8>
 800ecf4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ecf8:	2a2e      	cmp	r2, #46	@ 0x2e
 800ecfa:	d012      	beq.n	800ed22 <__gethex+0x1fe>
 800ecfc:	2b20      	cmp	r3, #32
 800ecfe:	d104      	bne.n	800ed0a <__gethex+0x1e6>
 800ed00:	f845 bb04 	str.w	fp, [r5], #4
 800ed04:	f04f 0b00 	mov.w	fp, #0
 800ed08:	465b      	mov	r3, fp
 800ed0a:	7830      	ldrb	r0, [r6, #0]
 800ed0c:	9303      	str	r3, [sp, #12]
 800ed0e:	f7ff fef3 	bl	800eaf8 <__hexdig_fun>
 800ed12:	9b03      	ldr	r3, [sp, #12]
 800ed14:	f000 000f 	and.w	r0, r0, #15
 800ed18:	4098      	lsls	r0, r3
 800ed1a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ed1e:	3304      	adds	r3, #4
 800ed20:	e7ae      	b.n	800ec80 <__gethex+0x15c>
 800ed22:	45b1      	cmp	r9, r6
 800ed24:	d8ea      	bhi.n	800ecfc <__gethex+0x1d8>
 800ed26:	492b      	ldr	r1, [pc, #172]	@ (800edd4 <__gethex+0x2b0>)
 800ed28:	9303      	str	r3, [sp, #12]
 800ed2a:	2201      	movs	r2, #1
 800ed2c:	4630      	mov	r0, r6
 800ed2e:	f7ff fe13 	bl	800e958 <strncmp>
 800ed32:	9b03      	ldr	r3, [sp, #12]
 800ed34:	2800      	cmp	r0, #0
 800ed36:	d1e1      	bne.n	800ecfc <__gethex+0x1d8>
 800ed38:	e7a2      	b.n	800ec80 <__gethex+0x15c>
 800ed3a:	1ea9      	subs	r1, r5, #2
 800ed3c:	4620      	mov	r0, r4
 800ed3e:	f7fe fba4 	bl	800d48a <__any_on>
 800ed42:	2800      	cmp	r0, #0
 800ed44:	d0c2      	beq.n	800eccc <__gethex+0x1a8>
 800ed46:	f04f 0903 	mov.w	r9, #3
 800ed4a:	e7c1      	b.n	800ecd0 <__gethex+0x1ac>
 800ed4c:	da09      	bge.n	800ed62 <__gethex+0x23e>
 800ed4e:	1b75      	subs	r5, r6, r5
 800ed50:	4621      	mov	r1, r4
 800ed52:	9801      	ldr	r0, [sp, #4]
 800ed54:	462a      	mov	r2, r5
 800ed56:	f7fe f95f 	bl	800d018 <__lshift>
 800ed5a:	1b7f      	subs	r7, r7, r5
 800ed5c:	4604      	mov	r4, r0
 800ed5e:	f100 0a14 	add.w	sl, r0, #20
 800ed62:	f04f 0900 	mov.w	r9, #0
 800ed66:	e7b8      	b.n	800ecda <__gethex+0x1b6>
 800ed68:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ed6c:	42bd      	cmp	r5, r7
 800ed6e:	dd6f      	ble.n	800ee50 <__gethex+0x32c>
 800ed70:	1bed      	subs	r5, r5, r7
 800ed72:	42ae      	cmp	r6, r5
 800ed74:	dc34      	bgt.n	800ede0 <__gethex+0x2bc>
 800ed76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ed7a:	2b02      	cmp	r3, #2
 800ed7c:	d022      	beq.n	800edc4 <__gethex+0x2a0>
 800ed7e:	2b03      	cmp	r3, #3
 800ed80:	d024      	beq.n	800edcc <__gethex+0x2a8>
 800ed82:	2b01      	cmp	r3, #1
 800ed84:	d115      	bne.n	800edb2 <__gethex+0x28e>
 800ed86:	42ae      	cmp	r6, r5
 800ed88:	d113      	bne.n	800edb2 <__gethex+0x28e>
 800ed8a:	2e01      	cmp	r6, #1
 800ed8c:	d10b      	bne.n	800eda6 <__gethex+0x282>
 800ed8e:	9a02      	ldr	r2, [sp, #8]
 800ed90:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ed94:	6013      	str	r3, [r2, #0]
 800ed96:	2301      	movs	r3, #1
 800ed98:	6123      	str	r3, [r4, #16]
 800ed9a:	f8ca 3000 	str.w	r3, [sl]
 800ed9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eda0:	2562      	movs	r5, #98	@ 0x62
 800eda2:	601c      	str	r4, [r3, #0]
 800eda4:	e73a      	b.n	800ec1c <__gethex+0xf8>
 800eda6:	1e71      	subs	r1, r6, #1
 800eda8:	4620      	mov	r0, r4
 800edaa:	f7fe fb6e 	bl	800d48a <__any_on>
 800edae:	2800      	cmp	r0, #0
 800edb0:	d1ed      	bne.n	800ed8e <__gethex+0x26a>
 800edb2:	9801      	ldr	r0, [sp, #4]
 800edb4:	4621      	mov	r1, r4
 800edb6:	f7fd ff17 	bl	800cbe8 <_Bfree>
 800edba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800edbc:	2300      	movs	r3, #0
 800edbe:	6013      	str	r3, [r2, #0]
 800edc0:	2550      	movs	r5, #80	@ 0x50
 800edc2:	e72b      	b.n	800ec1c <__gethex+0xf8>
 800edc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d1f3      	bne.n	800edb2 <__gethex+0x28e>
 800edca:	e7e0      	b.n	800ed8e <__gethex+0x26a>
 800edcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d1dd      	bne.n	800ed8e <__gethex+0x26a>
 800edd2:	e7ee      	b.n	800edb2 <__gethex+0x28e>
 800edd4:	0800fb48 	.word	0x0800fb48
 800edd8:	0800f9dd 	.word	0x0800f9dd
 800eddc:	0800fcf6 	.word	0x0800fcf6
 800ede0:	1e6f      	subs	r7, r5, #1
 800ede2:	f1b9 0f00 	cmp.w	r9, #0
 800ede6:	d130      	bne.n	800ee4a <__gethex+0x326>
 800ede8:	b127      	cbz	r7, 800edf4 <__gethex+0x2d0>
 800edea:	4639      	mov	r1, r7
 800edec:	4620      	mov	r0, r4
 800edee:	f7fe fb4c 	bl	800d48a <__any_on>
 800edf2:	4681      	mov	r9, r0
 800edf4:	117a      	asrs	r2, r7, #5
 800edf6:	2301      	movs	r3, #1
 800edf8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800edfc:	f007 071f 	and.w	r7, r7, #31
 800ee00:	40bb      	lsls	r3, r7
 800ee02:	4213      	tst	r3, r2
 800ee04:	4629      	mov	r1, r5
 800ee06:	4620      	mov	r0, r4
 800ee08:	bf18      	it	ne
 800ee0a:	f049 0902 	orrne.w	r9, r9, #2
 800ee0e:	f7ff fe21 	bl	800ea54 <rshift>
 800ee12:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ee16:	1b76      	subs	r6, r6, r5
 800ee18:	2502      	movs	r5, #2
 800ee1a:	f1b9 0f00 	cmp.w	r9, #0
 800ee1e:	d047      	beq.n	800eeb0 <__gethex+0x38c>
 800ee20:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ee24:	2b02      	cmp	r3, #2
 800ee26:	d015      	beq.n	800ee54 <__gethex+0x330>
 800ee28:	2b03      	cmp	r3, #3
 800ee2a:	d017      	beq.n	800ee5c <__gethex+0x338>
 800ee2c:	2b01      	cmp	r3, #1
 800ee2e:	d109      	bne.n	800ee44 <__gethex+0x320>
 800ee30:	f019 0f02 	tst.w	r9, #2
 800ee34:	d006      	beq.n	800ee44 <__gethex+0x320>
 800ee36:	f8da 3000 	ldr.w	r3, [sl]
 800ee3a:	ea49 0903 	orr.w	r9, r9, r3
 800ee3e:	f019 0f01 	tst.w	r9, #1
 800ee42:	d10e      	bne.n	800ee62 <__gethex+0x33e>
 800ee44:	f045 0510 	orr.w	r5, r5, #16
 800ee48:	e032      	b.n	800eeb0 <__gethex+0x38c>
 800ee4a:	f04f 0901 	mov.w	r9, #1
 800ee4e:	e7d1      	b.n	800edf4 <__gethex+0x2d0>
 800ee50:	2501      	movs	r5, #1
 800ee52:	e7e2      	b.n	800ee1a <__gethex+0x2f6>
 800ee54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee56:	f1c3 0301 	rsb	r3, r3, #1
 800ee5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ee5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d0f0      	beq.n	800ee44 <__gethex+0x320>
 800ee62:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ee66:	f104 0314 	add.w	r3, r4, #20
 800ee6a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ee6e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ee72:	f04f 0c00 	mov.w	ip, #0
 800ee76:	4618      	mov	r0, r3
 800ee78:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee7c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ee80:	d01b      	beq.n	800eeba <__gethex+0x396>
 800ee82:	3201      	adds	r2, #1
 800ee84:	6002      	str	r2, [r0, #0]
 800ee86:	2d02      	cmp	r5, #2
 800ee88:	f104 0314 	add.w	r3, r4, #20
 800ee8c:	d13c      	bne.n	800ef08 <__gethex+0x3e4>
 800ee8e:	f8d8 2000 	ldr.w	r2, [r8]
 800ee92:	3a01      	subs	r2, #1
 800ee94:	42b2      	cmp	r2, r6
 800ee96:	d109      	bne.n	800eeac <__gethex+0x388>
 800ee98:	1171      	asrs	r1, r6, #5
 800ee9a:	2201      	movs	r2, #1
 800ee9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800eea0:	f006 061f 	and.w	r6, r6, #31
 800eea4:	fa02 f606 	lsl.w	r6, r2, r6
 800eea8:	421e      	tst	r6, r3
 800eeaa:	d13a      	bne.n	800ef22 <__gethex+0x3fe>
 800eeac:	f045 0520 	orr.w	r5, r5, #32
 800eeb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eeb2:	601c      	str	r4, [r3, #0]
 800eeb4:	9b02      	ldr	r3, [sp, #8]
 800eeb6:	601f      	str	r7, [r3, #0]
 800eeb8:	e6b0      	b.n	800ec1c <__gethex+0xf8>
 800eeba:	4299      	cmp	r1, r3
 800eebc:	f843 cc04 	str.w	ip, [r3, #-4]
 800eec0:	d8d9      	bhi.n	800ee76 <__gethex+0x352>
 800eec2:	68a3      	ldr	r3, [r4, #8]
 800eec4:	459b      	cmp	fp, r3
 800eec6:	db17      	blt.n	800eef8 <__gethex+0x3d4>
 800eec8:	6861      	ldr	r1, [r4, #4]
 800eeca:	9801      	ldr	r0, [sp, #4]
 800eecc:	3101      	adds	r1, #1
 800eece:	f7fd fe4b 	bl	800cb68 <_Balloc>
 800eed2:	4681      	mov	r9, r0
 800eed4:	b918      	cbnz	r0, 800eede <__gethex+0x3ba>
 800eed6:	4b1a      	ldr	r3, [pc, #104]	@ (800ef40 <__gethex+0x41c>)
 800eed8:	4602      	mov	r2, r0
 800eeda:	2184      	movs	r1, #132	@ 0x84
 800eedc:	e6c5      	b.n	800ec6a <__gethex+0x146>
 800eede:	6922      	ldr	r2, [r4, #16]
 800eee0:	3202      	adds	r2, #2
 800eee2:	f104 010c 	add.w	r1, r4, #12
 800eee6:	0092      	lsls	r2, r2, #2
 800eee8:	300c      	adds	r0, #12
 800eeea:	f7fc feda 	bl	800bca2 <memcpy>
 800eeee:	4621      	mov	r1, r4
 800eef0:	9801      	ldr	r0, [sp, #4]
 800eef2:	f7fd fe79 	bl	800cbe8 <_Bfree>
 800eef6:	464c      	mov	r4, r9
 800eef8:	6923      	ldr	r3, [r4, #16]
 800eefa:	1c5a      	adds	r2, r3, #1
 800eefc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ef00:	6122      	str	r2, [r4, #16]
 800ef02:	2201      	movs	r2, #1
 800ef04:	615a      	str	r2, [r3, #20]
 800ef06:	e7be      	b.n	800ee86 <__gethex+0x362>
 800ef08:	6922      	ldr	r2, [r4, #16]
 800ef0a:	455a      	cmp	r2, fp
 800ef0c:	dd0b      	ble.n	800ef26 <__gethex+0x402>
 800ef0e:	2101      	movs	r1, #1
 800ef10:	4620      	mov	r0, r4
 800ef12:	f7ff fd9f 	bl	800ea54 <rshift>
 800ef16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ef1a:	3701      	adds	r7, #1
 800ef1c:	42bb      	cmp	r3, r7
 800ef1e:	f6ff aee0 	blt.w	800ece2 <__gethex+0x1be>
 800ef22:	2501      	movs	r5, #1
 800ef24:	e7c2      	b.n	800eeac <__gethex+0x388>
 800ef26:	f016 061f 	ands.w	r6, r6, #31
 800ef2a:	d0fa      	beq.n	800ef22 <__gethex+0x3fe>
 800ef2c:	4453      	add	r3, sl
 800ef2e:	f1c6 0620 	rsb	r6, r6, #32
 800ef32:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ef36:	f7fd ff09 	bl	800cd4c <__hi0bits>
 800ef3a:	42b0      	cmp	r0, r6
 800ef3c:	dbe7      	blt.n	800ef0e <__gethex+0x3ea>
 800ef3e:	e7f0      	b.n	800ef22 <__gethex+0x3fe>
 800ef40:	0800f9dd 	.word	0x0800f9dd

0800ef44 <L_shift>:
 800ef44:	f1c2 0208 	rsb	r2, r2, #8
 800ef48:	0092      	lsls	r2, r2, #2
 800ef4a:	b570      	push	{r4, r5, r6, lr}
 800ef4c:	f1c2 0620 	rsb	r6, r2, #32
 800ef50:	6843      	ldr	r3, [r0, #4]
 800ef52:	6804      	ldr	r4, [r0, #0]
 800ef54:	fa03 f506 	lsl.w	r5, r3, r6
 800ef58:	432c      	orrs	r4, r5
 800ef5a:	40d3      	lsrs	r3, r2
 800ef5c:	6004      	str	r4, [r0, #0]
 800ef5e:	f840 3f04 	str.w	r3, [r0, #4]!
 800ef62:	4288      	cmp	r0, r1
 800ef64:	d3f4      	bcc.n	800ef50 <L_shift+0xc>
 800ef66:	bd70      	pop	{r4, r5, r6, pc}

0800ef68 <__match>:
 800ef68:	b530      	push	{r4, r5, lr}
 800ef6a:	6803      	ldr	r3, [r0, #0]
 800ef6c:	3301      	adds	r3, #1
 800ef6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef72:	b914      	cbnz	r4, 800ef7a <__match+0x12>
 800ef74:	6003      	str	r3, [r0, #0]
 800ef76:	2001      	movs	r0, #1
 800ef78:	bd30      	pop	{r4, r5, pc}
 800ef7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef7e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ef82:	2d19      	cmp	r5, #25
 800ef84:	bf98      	it	ls
 800ef86:	3220      	addls	r2, #32
 800ef88:	42a2      	cmp	r2, r4
 800ef8a:	d0f0      	beq.n	800ef6e <__match+0x6>
 800ef8c:	2000      	movs	r0, #0
 800ef8e:	e7f3      	b.n	800ef78 <__match+0x10>

0800ef90 <__hexnan>:
 800ef90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef94:	680b      	ldr	r3, [r1, #0]
 800ef96:	6801      	ldr	r1, [r0, #0]
 800ef98:	115e      	asrs	r6, r3, #5
 800ef9a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ef9e:	f013 031f 	ands.w	r3, r3, #31
 800efa2:	b087      	sub	sp, #28
 800efa4:	bf18      	it	ne
 800efa6:	3604      	addne	r6, #4
 800efa8:	2500      	movs	r5, #0
 800efaa:	1f37      	subs	r7, r6, #4
 800efac:	4682      	mov	sl, r0
 800efae:	4690      	mov	r8, r2
 800efb0:	9301      	str	r3, [sp, #4]
 800efb2:	f846 5c04 	str.w	r5, [r6, #-4]
 800efb6:	46b9      	mov	r9, r7
 800efb8:	463c      	mov	r4, r7
 800efba:	9502      	str	r5, [sp, #8]
 800efbc:	46ab      	mov	fp, r5
 800efbe:	784a      	ldrb	r2, [r1, #1]
 800efc0:	1c4b      	adds	r3, r1, #1
 800efc2:	9303      	str	r3, [sp, #12]
 800efc4:	b342      	cbz	r2, 800f018 <__hexnan+0x88>
 800efc6:	4610      	mov	r0, r2
 800efc8:	9105      	str	r1, [sp, #20]
 800efca:	9204      	str	r2, [sp, #16]
 800efcc:	f7ff fd94 	bl	800eaf8 <__hexdig_fun>
 800efd0:	2800      	cmp	r0, #0
 800efd2:	d151      	bne.n	800f078 <__hexnan+0xe8>
 800efd4:	9a04      	ldr	r2, [sp, #16]
 800efd6:	9905      	ldr	r1, [sp, #20]
 800efd8:	2a20      	cmp	r2, #32
 800efda:	d818      	bhi.n	800f00e <__hexnan+0x7e>
 800efdc:	9b02      	ldr	r3, [sp, #8]
 800efde:	459b      	cmp	fp, r3
 800efe0:	dd13      	ble.n	800f00a <__hexnan+0x7a>
 800efe2:	454c      	cmp	r4, r9
 800efe4:	d206      	bcs.n	800eff4 <__hexnan+0x64>
 800efe6:	2d07      	cmp	r5, #7
 800efe8:	dc04      	bgt.n	800eff4 <__hexnan+0x64>
 800efea:	462a      	mov	r2, r5
 800efec:	4649      	mov	r1, r9
 800efee:	4620      	mov	r0, r4
 800eff0:	f7ff ffa8 	bl	800ef44 <L_shift>
 800eff4:	4544      	cmp	r4, r8
 800eff6:	d952      	bls.n	800f09e <__hexnan+0x10e>
 800eff8:	2300      	movs	r3, #0
 800effa:	f1a4 0904 	sub.w	r9, r4, #4
 800effe:	f844 3c04 	str.w	r3, [r4, #-4]
 800f002:	f8cd b008 	str.w	fp, [sp, #8]
 800f006:	464c      	mov	r4, r9
 800f008:	461d      	mov	r5, r3
 800f00a:	9903      	ldr	r1, [sp, #12]
 800f00c:	e7d7      	b.n	800efbe <__hexnan+0x2e>
 800f00e:	2a29      	cmp	r2, #41	@ 0x29
 800f010:	d157      	bne.n	800f0c2 <__hexnan+0x132>
 800f012:	3102      	adds	r1, #2
 800f014:	f8ca 1000 	str.w	r1, [sl]
 800f018:	f1bb 0f00 	cmp.w	fp, #0
 800f01c:	d051      	beq.n	800f0c2 <__hexnan+0x132>
 800f01e:	454c      	cmp	r4, r9
 800f020:	d206      	bcs.n	800f030 <__hexnan+0xa0>
 800f022:	2d07      	cmp	r5, #7
 800f024:	dc04      	bgt.n	800f030 <__hexnan+0xa0>
 800f026:	462a      	mov	r2, r5
 800f028:	4649      	mov	r1, r9
 800f02a:	4620      	mov	r0, r4
 800f02c:	f7ff ff8a 	bl	800ef44 <L_shift>
 800f030:	4544      	cmp	r4, r8
 800f032:	d936      	bls.n	800f0a2 <__hexnan+0x112>
 800f034:	f1a8 0204 	sub.w	r2, r8, #4
 800f038:	4623      	mov	r3, r4
 800f03a:	f853 1b04 	ldr.w	r1, [r3], #4
 800f03e:	f842 1f04 	str.w	r1, [r2, #4]!
 800f042:	429f      	cmp	r7, r3
 800f044:	d2f9      	bcs.n	800f03a <__hexnan+0xaa>
 800f046:	1b3b      	subs	r3, r7, r4
 800f048:	f023 0303 	bic.w	r3, r3, #3
 800f04c:	3304      	adds	r3, #4
 800f04e:	3401      	adds	r4, #1
 800f050:	3e03      	subs	r6, #3
 800f052:	42b4      	cmp	r4, r6
 800f054:	bf88      	it	hi
 800f056:	2304      	movhi	r3, #4
 800f058:	4443      	add	r3, r8
 800f05a:	2200      	movs	r2, #0
 800f05c:	f843 2b04 	str.w	r2, [r3], #4
 800f060:	429f      	cmp	r7, r3
 800f062:	d2fb      	bcs.n	800f05c <__hexnan+0xcc>
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	b91b      	cbnz	r3, 800f070 <__hexnan+0xe0>
 800f068:	4547      	cmp	r7, r8
 800f06a:	d128      	bne.n	800f0be <__hexnan+0x12e>
 800f06c:	2301      	movs	r3, #1
 800f06e:	603b      	str	r3, [r7, #0]
 800f070:	2005      	movs	r0, #5
 800f072:	b007      	add	sp, #28
 800f074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f078:	3501      	adds	r5, #1
 800f07a:	2d08      	cmp	r5, #8
 800f07c:	f10b 0b01 	add.w	fp, fp, #1
 800f080:	dd06      	ble.n	800f090 <__hexnan+0x100>
 800f082:	4544      	cmp	r4, r8
 800f084:	d9c1      	bls.n	800f00a <__hexnan+0x7a>
 800f086:	2300      	movs	r3, #0
 800f088:	f844 3c04 	str.w	r3, [r4, #-4]
 800f08c:	2501      	movs	r5, #1
 800f08e:	3c04      	subs	r4, #4
 800f090:	6822      	ldr	r2, [r4, #0]
 800f092:	f000 000f 	and.w	r0, r0, #15
 800f096:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f09a:	6020      	str	r0, [r4, #0]
 800f09c:	e7b5      	b.n	800f00a <__hexnan+0x7a>
 800f09e:	2508      	movs	r5, #8
 800f0a0:	e7b3      	b.n	800f00a <__hexnan+0x7a>
 800f0a2:	9b01      	ldr	r3, [sp, #4]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d0dd      	beq.n	800f064 <__hexnan+0xd4>
 800f0a8:	f1c3 0320 	rsb	r3, r3, #32
 800f0ac:	f04f 32ff 	mov.w	r2, #4294967295
 800f0b0:	40da      	lsrs	r2, r3
 800f0b2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f0b6:	4013      	ands	r3, r2
 800f0b8:	f846 3c04 	str.w	r3, [r6, #-4]
 800f0bc:	e7d2      	b.n	800f064 <__hexnan+0xd4>
 800f0be:	3f04      	subs	r7, #4
 800f0c0:	e7d0      	b.n	800f064 <__hexnan+0xd4>
 800f0c2:	2004      	movs	r0, #4
 800f0c4:	e7d5      	b.n	800f072 <__hexnan+0xe2>

0800f0c6 <__ascii_mbtowc>:
 800f0c6:	b082      	sub	sp, #8
 800f0c8:	b901      	cbnz	r1, 800f0cc <__ascii_mbtowc+0x6>
 800f0ca:	a901      	add	r1, sp, #4
 800f0cc:	b142      	cbz	r2, 800f0e0 <__ascii_mbtowc+0x1a>
 800f0ce:	b14b      	cbz	r3, 800f0e4 <__ascii_mbtowc+0x1e>
 800f0d0:	7813      	ldrb	r3, [r2, #0]
 800f0d2:	600b      	str	r3, [r1, #0]
 800f0d4:	7812      	ldrb	r2, [r2, #0]
 800f0d6:	1e10      	subs	r0, r2, #0
 800f0d8:	bf18      	it	ne
 800f0da:	2001      	movne	r0, #1
 800f0dc:	b002      	add	sp, #8
 800f0de:	4770      	bx	lr
 800f0e0:	4610      	mov	r0, r2
 800f0e2:	e7fb      	b.n	800f0dc <__ascii_mbtowc+0x16>
 800f0e4:	f06f 0001 	mvn.w	r0, #1
 800f0e8:	e7f8      	b.n	800f0dc <__ascii_mbtowc+0x16>

0800f0ea <_realloc_r>:
 800f0ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0ee:	4680      	mov	r8, r0
 800f0f0:	4615      	mov	r5, r2
 800f0f2:	460c      	mov	r4, r1
 800f0f4:	b921      	cbnz	r1, 800f100 <_realloc_r+0x16>
 800f0f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f0fa:	4611      	mov	r1, r2
 800f0fc:	f7fd bca8 	b.w	800ca50 <_malloc_r>
 800f100:	b92a      	cbnz	r2, 800f10e <_realloc_r+0x24>
 800f102:	f7fd fc31 	bl	800c968 <_free_r>
 800f106:	2400      	movs	r4, #0
 800f108:	4620      	mov	r0, r4
 800f10a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f10e:	f000 f840 	bl	800f192 <_malloc_usable_size_r>
 800f112:	4285      	cmp	r5, r0
 800f114:	4606      	mov	r6, r0
 800f116:	d802      	bhi.n	800f11e <_realloc_r+0x34>
 800f118:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f11c:	d8f4      	bhi.n	800f108 <_realloc_r+0x1e>
 800f11e:	4629      	mov	r1, r5
 800f120:	4640      	mov	r0, r8
 800f122:	f7fd fc95 	bl	800ca50 <_malloc_r>
 800f126:	4607      	mov	r7, r0
 800f128:	2800      	cmp	r0, #0
 800f12a:	d0ec      	beq.n	800f106 <_realloc_r+0x1c>
 800f12c:	42b5      	cmp	r5, r6
 800f12e:	462a      	mov	r2, r5
 800f130:	4621      	mov	r1, r4
 800f132:	bf28      	it	cs
 800f134:	4632      	movcs	r2, r6
 800f136:	f7fc fdb4 	bl	800bca2 <memcpy>
 800f13a:	4621      	mov	r1, r4
 800f13c:	4640      	mov	r0, r8
 800f13e:	f7fd fc13 	bl	800c968 <_free_r>
 800f142:	463c      	mov	r4, r7
 800f144:	e7e0      	b.n	800f108 <_realloc_r+0x1e>

0800f146 <__ascii_wctomb>:
 800f146:	4603      	mov	r3, r0
 800f148:	4608      	mov	r0, r1
 800f14a:	b141      	cbz	r1, 800f15e <__ascii_wctomb+0x18>
 800f14c:	2aff      	cmp	r2, #255	@ 0xff
 800f14e:	d904      	bls.n	800f15a <__ascii_wctomb+0x14>
 800f150:	228a      	movs	r2, #138	@ 0x8a
 800f152:	601a      	str	r2, [r3, #0]
 800f154:	f04f 30ff 	mov.w	r0, #4294967295
 800f158:	4770      	bx	lr
 800f15a:	700a      	strb	r2, [r1, #0]
 800f15c:	2001      	movs	r0, #1
 800f15e:	4770      	bx	lr

0800f160 <fiprintf>:
 800f160:	b40e      	push	{r1, r2, r3}
 800f162:	b503      	push	{r0, r1, lr}
 800f164:	4601      	mov	r1, r0
 800f166:	ab03      	add	r3, sp, #12
 800f168:	4805      	ldr	r0, [pc, #20]	@ (800f180 <fiprintf+0x20>)
 800f16a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f16e:	6800      	ldr	r0, [r0, #0]
 800f170:	9301      	str	r3, [sp, #4]
 800f172:	f7ff f9b1 	bl	800e4d8 <_vfiprintf_r>
 800f176:	b002      	add	sp, #8
 800f178:	f85d eb04 	ldr.w	lr, [sp], #4
 800f17c:	b003      	add	sp, #12
 800f17e:	4770      	bx	lr
 800f180:	2000001c 	.word	0x2000001c

0800f184 <abort>:
 800f184:	b508      	push	{r3, lr}
 800f186:	2006      	movs	r0, #6
 800f188:	f000 f834 	bl	800f1f4 <raise>
 800f18c:	2001      	movs	r0, #1
 800f18e:	f7f3 fb67 	bl	8002860 <_exit>

0800f192 <_malloc_usable_size_r>:
 800f192:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f196:	1f18      	subs	r0, r3, #4
 800f198:	2b00      	cmp	r3, #0
 800f19a:	bfbc      	itt	lt
 800f19c:	580b      	ldrlt	r3, [r1, r0]
 800f19e:	18c0      	addlt	r0, r0, r3
 800f1a0:	4770      	bx	lr

0800f1a2 <_raise_r>:
 800f1a2:	291f      	cmp	r1, #31
 800f1a4:	b538      	push	{r3, r4, r5, lr}
 800f1a6:	4605      	mov	r5, r0
 800f1a8:	460c      	mov	r4, r1
 800f1aa:	d904      	bls.n	800f1b6 <_raise_r+0x14>
 800f1ac:	2316      	movs	r3, #22
 800f1ae:	6003      	str	r3, [r0, #0]
 800f1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800f1b4:	bd38      	pop	{r3, r4, r5, pc}
 800f1b6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f1b8:	b112      	cbz	r2, 800f1c0 <_raise_r+0x1e>
 800f1ba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f1be:	b94b      	cbnz	r3, 800f1d4 <_raise_r+0x32>
 800f1c0:	4628      	mov	r0, r5
 800f1c2:	f000 f831 	bl	800f228 <_getpid_r>
 800f1c6:	4622      	mov	r2, r4
 800f1c8:	4601      	mov	r1, r0
 800f1ca:	4628      	mov	r0, r5
 800f1cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f1d0:	f000 b818 	b.w	800f204 <_kill_r>
 800f1d4:	2b01      	cmp	r3, #1
 800f1d6:	d00a      	beq.n	800f1ee <_raise_r+0x4c>
 800f1d8:	1c59      	adds	r1, r3, #1
 800f1da:	d103      	bne.n	800f1e4 <_raise_r+0x42>
 800f1dc:	2316      	movs	r3, #22
 800f1de:	6003      	str	r3, [r0, #0]
 800f1e0:	2001      	movs	r0, #1
 800f1e2:	e7e7      	b.n	800f1b4 <_raise_r+0x12>
 800f1e4:	2100      	movs	r1, #0
 800f1e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f1ea:	4620      	mov	r0, r4
 800f1ec:	4798      	blx	r3
 800f1ee:	2000      	movs	r0, #0
 800f1f0:	e7e0      	b.n	800f1b4 <_raise_r+0x12>
	...

0800f1f4 <raise>:
 800f1f4:	4b02      	ldr	r3, [pc, #8]	@ (800f200 <raise+0xc>)
 800f1f6:	4601      	mov	r1, r0
 800f1f8:	6818      	ldr	r0, [r3, #0]
 800f1fa:	f7ff bfd2 	b.w	800f1a2 <_raise_r>
 800f1fe:	bf00      	nop
 800f200:	2000001c 	.word	0x2000001c

0800f204 <_kill_r>:
 800f204:	b538      	push	{r3, r4, r5, lr}
 800f206:	4d07      	ldr	r5, [pc, #28]	@ (800f224 <_kill_r+0x20>)
 800f208:	2300      	movs	r3, #0
 800f20a:	4604      	mov	r4, r0
 800f20c:	4608      	mov	r0, r1
 800f20e:	4611      	mov	r1, r2
 800f210:	602b      	str	r3, [r5, #0]
 800f212:	f7f3 fb15 	bl	8002840 <_kill>
 800f216:	1c43      	adds	r3, r0, #1
 800f218:	d102      	bne.n	800f220 <_kill_r+0x1c>
 800f21a:	682b      	ldr	r3, [r5, #0]
 800f21c:	b103      	cbz	r3, 800f220 <_kill_r+0x1c>
 800f21e:	6023      	str	r3, [r4, #0]
 800f220:	bd38      	pop	{r3, r4, r5, pc}
 800f222:	bf00      	nop
 800f224:	20003cd0 	.word	0x20003cd0

0800f228 <_getpid_r>:
 800f228:	f7f3 bb02 	b.w	8002830 <_getpid>
 800f22c:	0000      	movs	r0, r0
	...

0800f230 <atan>:
 800f230:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f234:	ec55 4b10 	vmov	r4, r5, d0
 800f238:	4bbf      	ldr	r3, [pc, #764]	@ (800f538 <atan+0x308>)
 800f23a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800f23e:	429e      	cmp	r6, r3
 800f240:	46ab      	mov	fp, r5
 800f242:	d918      	bls.n	800f276 <atan+0x46>
 800f244:	4bbd      	ldr	r3, [pc, #756]	@ (800f53c <atan+0x30c>)
 800f246:	429e      	cmp	r6, r3
 800f248:	d801      	bhi.n	800f24e <atan+0x1e>
 800f24a:	d109      	bne.n	800f260 <atan+0x30>
 800f24c:	b144      	cbz	r4, 800f260 <atan+0x30>
 800f24e:	4622      	mov	r2, r4
 800f250:	462b      	mov	r3, r5
 800f252:	4620      	mov	r0, r4
 800f254:	4629      	mov	r1, r5
 800f256:	f7f1 f841 	bl	80002dc <__adddf3>
 800f25a:	4604      	mov	r4, r0
 800f25c:	460d      	mov	r5, r1
 800f25e:	e006      	b.n	800f26e <atan+0x3e>
 800f260:	f1bb 0f00 	cmp.w	fp, #0
 800f264:	f340 812b 	ble.w	800f4be <atan+0x28e>
 800f268:	a597      	add	r5, pc, #604	@ (adr r5, 800f4c8 <atan+0x298>)
 800f26a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f26e:	ec45 4b10 	vmov	d0, r4, r5
 800f272:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f276:	4bb2      	ldr	r3, [pc, #712]	@ (800f540 <atan+0x310>)
 800f278:	429e      	cmp	r6, r3
 800f27a:	d813      	bhi.n	800f2a4 <atan+0x74>
 800f27c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800f280:	429e      	cmp	r6, r3
 800f282:	d80c      	bhi.n	800f29e <atan+0x6e>
 800f284:	a392      	add	r3, pc, #584	@ (adr r3, 800f4d0 <atan+0x2a0>)
 800f286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f28a:	4620      	mov	r0, r4
 800f28c:	4629      	mov	r1, r5
 800f28e:	f7f1 f825 	bl	80002dc <__adddf3>
 800f292:	4bac      	ldr	r3, [pc, #688]	@ (800f544 <atan+0x314>)
 800f294:	2200      	movs	r2, #0
 800f296:	f7f1 fc67 	bl	8000b68 <__aeabi_dcmpgt>
 800f29a:	2800      	cmp	r0, #0
 800f29c:	d1e7      	bne.n	800f26e <atan+0x3e>
 800f29e:	f04f 3aff 	mov.w	sl, #4294967295
 800f2a2:	e029      	b.n	800f2f8 <atan+0xc8>
 800f2a4:	f000 f95c 	bl	800f560 <fabs>
 800f2a8:	4ba7      	ldr	r3, [pc, #668]	@ (800f548 <atan+0x318>)
 800f2aa:	429e      	cmp	r6, r3
 800f2ac:	ec55 4b10 	vmov	r4, r5, d0
 800f2b0:	f200 80bc 	bhi.w	800f42c <atan+0x1fc>
 800f2b4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800f2b8:	429e      	cmp	r6, r3
 800f2ba:	f200 809e 	bhi.w	800f3fa <atan+0x1ca>
 800f2be:	4622      	mov	r2, r4
 800f2c0:	462b      	mov	r3, r5
 800f2c2:	4620      	mov	r0, r4
 800f2c4:	4629      	mov	r1, r5
 800f2c6:	f7f1 f809 	bl	80002dc <__adddf3>
 800f2ca:	4b9e      	ldr	r3, [pc, #632]	@ (800f544 <atan+0x314>)
 800f2cc:	2200      	movs	r2, #0
 800f2ce:	f7f1 f803 	bl	80002d8 <__aeabi_dsub>
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	4606      	mov	r6, r0
 800f2d6:	460f      	mov	r7, r1
 800f2d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f2dc:	4620      	mov	r0, r4
 800f2de:	4629      	mov	r1, r5
 800f2e0:	f7f0 fffc 	bl	80002dc <__adddf3>
 800f2e4:	4602      	mov	r2, r0
 800f2e6:	460b      	mov	r3, r1
 800f2e8:	4630      	mov	r0, r6
 800f2ea:	4639      	mov	r1, r7
 800f2ec:	f7f1 fad6 	bl	800089c <__aeabi_ddiv>
 800f2f0:	f04f 0a00 	mov.w	sl, #0
 800f2f4:	4604      	mov	r4, r0
 800f2f6:	460d      	mov	r5, r1
 800f2f8:	4622      	mov	r2, r4
 800f2fa:	462b      	mov	r3, r5
 800f2fc:	4620      	mov	r0, r4
 800f2fe:	4629      	mov	r1, r5
 800f300:	f7f1 f9a2 	bl	8000648 <__aeabi_dmul>
 800f304:	4602      	mov	r2, r0
 800f306:	460b      	mov	r3, r1
 800f308:	4680      	mov	r8, r0
 800f30a:	4689      	mov	r9, r1
 800f30c:	f7f1 f99c 	bl	8000648 <__aeabi_dmul>
 800f310:	a371      	add	r3, pc, #452	@ (adr r3, 800f4d8 <atan+0x2a8>)
 800f312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f316:	4606      	mov	r6, r0
 800f318:	460f      	mov	r7, r1
 800f31a:	f7f1 f995 	bl	8000648 <__aeabi_dmul>
 800f31e:	a370      	add	r3, pc, #448	@ (adr r3, 800f4e0 <atan+0x2b0>)
 800f320:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f324:	f7f0 ffda 	bl	80002dc <__adddf3>
 800f328:	4632      	mov	r2, r6
 800f32a:	463b      	mov	r3, r7
 800f32c:	f7f1 f98c 	bl	8000648 <__aeabi_dmul>
 800f330:	a36d      	add	r3, pc, #436	@ (adr r3, 800f4e8 <atan+0x2b8>)
 800f332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f336:	f7f0 ffd1 	bl	80002dc <__adddf3>
 800f33a:	4632      	mov	r2, r6
 800f33c:	463b      	mov	r3, r7
 800f33e:	f7f1 f983 	bl	8000648 <__aeabi_dmul>
 800f342:	a36b      	add	r3, pc, #428	@ (adr r3, 800f4f0 <atan+0x2c0>)
 800f344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f348:	f7f0 ffc8 	bl	80002dc <__adddf3>
 800f34c:	4632      	mov	r2, r6
 800f34e:	463b      	mov	r3, r7
 800f350:	f7f1 f97a 	bl	8000648 <__aeabi_dmul>
 800f354:	a368      	add	r3, pc, #416	@ (adr r3, 800f4f8 <atan+0x2c8>)
 800f356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f35a:	f7f0 ffbf 	bl	80002dc <__adddf3>
 800f35e:	4632      	mov	r2, r6
 800f360:	463b      	mov	r3, r7
 800f362:	f7f1 f971 	bl	8000648 <__aeabi_dmul>
 800f366:	a366      	add	r3, pc, #408	@ (adr r3, 800f500 <atan+0x2d0>)
 800f368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f36c:	f7f0 ffb6 	bl	80002dc <__adddf3>
 800f370:	4642      	mov	r2, r8
 800f372:	464b      	mov	r3, r9
 800f374:	f7f1 f968 	bl	8000648 <__aeabi_dmul>
 800f378:	a363      	add	r3, pc, #396	@ (adr r3, 800f508 <atan+0x2d8>)
 800f37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f37e:	4680      	mov	r8, r0
 800f380:	4689      	mov	r9, r1
 800f382:	4630      	mov	r0, r6
 800f384:	4639      	mov	r1, r7
 800f386:	f7f1 f95f 	bl	8000648 <__aeabi_dmul>
 800f38a:	a361      	add	r3, pc, #388	@ (adr r3, 800f510 <atan+0x2e0>)
 800f38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f390:	f7f0 ffa2 	bl	80002d8 <__aeabi_dsub>
 800f394:	4632      	mov	r2, r6
 800f396:	463b      	mov	r3, r7
 800f398:	f7f1 f956 	bl	8000648 <__aeabi_dmul>
 800f39c:	a35e      	add	r3, pc, #376	@ (adr r3, 800f518 <atan+0x2e8>)
 800f39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a2:	f7f0 ff99 	bl	80002d8 <__aeabi_dsub>
 800f3a6:	4632      	mov	r2, r6
 800f3a8:	463b      	mov	r3, r7
 800f3aa:	f7f1 f94d 	bl	8000648 <__aeabi_dmul>
 800f3ae:	a35c      	add	r3, pc, #368	@ (adr r3, 800f520 <atan+0x2f0>)
 800f3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b4:	f7f0 ff90 	bl	80002d8 <__aeabi_dsub>
 800f3b8:	4632      	mov	r2, r6
 800f3ba:	463b      	mov	r3, r7
 800f3bc:	f7f1 f944 	bl	8000648 <__aeabi_dmul>
 800f3c0:	a359      	add	r3, pc, #356	@ (adr r3, 800f528 <atan+0x2f8>)
 800f3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3c6:	f7f0 ff87 	bl	80002d8 <__aeabi_dsub>
 800f3ca:	4632      	mov	r2, r6
 800f3cc:	463b      	mov	r3, r7
 800f3ce:	f7f1 f93b 	bl	8000648 <__aeabi_dmul>
 800f3d2:	4602      	mov	r2, r0
 800f3d4:	460b      	mov	r3, r1
 800f3d6:	4640      	mov	r0, r8
 800f3d8:	4649      	mov	r1, r9
 800f3da:	f7f0 ff7f 	bl	80002dc <__adddf3>
 800f3de:	4622      	mov	r2, r4
 800f3e0:	462b      	mov	r3, r5
 800f3e2:	f7f1 f931 	bl	8000648 <__aeabi_dmul>
 800f3e6:	f1ba 3fff 	cmp.w	sl, #4294967295
 800f3ea:	4602      	mov	r2, r0
 800f3ec:	460b      	mov	r3, r1
 800f3ee:	d148      	bne.n	800f482 <atan+0x252>
 800f3f0:	4620      	mov	r0, r4
 800f3f2:	4629      	mov	r1, r5
 800f3f4:	f7f0 ff70 	bl	80002d8 <__aeabi_dsub>
 800f3f8:	e72f      	b.n	800f25a <atan+0x2a>
 800f3fa:	4b52      	ldr	r3, [pc, #328]	@ (800f544 <atan+0x314>)
 800f3fc:	2200      	movs	r2, #0
 800f3fe:	4620      	mov	r0, r4
 800f400:	4629      	mov	r1, r5
 800f402:	f7f0 ff69 	bl	80002d8 <__aeabi_dsub>
 800f406:	4b4f      	ldr	r3, [pc, #316]	@ (800f544 <atan+0x314>)
 800f408:	4606      	mov	r6, r0
 800f40a:	460f      	mov	r7, r1
 800f40c:	2200      	movs	r2, #0
 800f40e:	4620      	mov	r0, r4
 800f410:	4629      	mov	r1, r5
 800f412:	f7f0 ff63 	bl	80002dc <__adddf3>
 800f416:	4602      	mov	r2, r0
 800f418:	460b      	mov	r3, r1
 800f41a:	4630      	mov	r0, r6
 800f41c:	4639      	mov	r1, r7
 800f41e:	f7f1 fa3d 	bl	800089c <__aeabi_ddiv>
 800f422:	f04f 0a01 	mov.w	sl, #1
 800f426:	4604      	mov	r4, r0
 800f428:	460d      	mov	r5, r1
 800f42a:	e765      	b.n	800f2f8 <atan+0xc8>
 800f42c:	4b47      	ldr	r3, [pc, #284]	@ (800f54c <atan+0x31c>)
 800f42e:	429e      	cmp	r6, r3
 800f430:	d21c      	bcs.n	800f46c <atan+0x23c>
 800f432:	4b47      	ldr	r3, [pc, #284]	@ (800f550 <atan+0x320>)
 800f434:	2200      	movs	r2, #0
 800f436:	4620      	mov	r0, r4
 800f438:	4629      	mov	r1, r5
 800f43a:	f7f0 ff4d 	bl	80002d8 <__aeabi_dsub>
 800f43e:	4b44      	ldr	r3, [pc, #272]	@ (800f550 <atan+0x320>)
 800f440:	4606      	mov	r6, r0
 800f442:	460f      	mov	r7, r1
 800f444:	2200      	movs	r2, #0
 800f446:	4620      	mov	r0, r4
 800f448:	4629      	mov	r1, r5
 800f44a:	f7f1 f8fd 	bl	8000648 <__aeabi_dmul>
 800f44e:	4b3d      	ldr	r3, [pc, #244]	@ (800f544 <atan+0x314>)
 800f450:	2200      	movs	r2, #0
 800f452:	f7f0 ff43 	bl	80002dc <__adddf3>
 800f456:	4602      	mov	r2, r0
 800f458:	460b      	mov	r3, r1
 800f45a:	4630      	mov	r0, r6
 800f45c:	4639      	mov	r1, r7
 800f45e:	f7f1 fa1d 	bl	800089c <__aeabi_ddiv>
 800f462:	f04f 0a02 	mov.w	sl, #2
 800f466:	4604      	mov	r4, r0
 800f468:	460d      	mov	r5, r1
 800f46a:	e745      	b.n	800f2f8 <atan+0xc8>
 800f46c:	4622      	mov	r2, r4
 800f46e:	462b      	mov	r3, r5
 800f470:	4938      	ldr	r1, [pc, #224]	@ (800f554 <atan+0x324>)
 800f472:	2000      	movs	r0, #0
 800f474:	f7f1 fa12 	bl	800089c <__aeabi_ddiv>
 800f478:	f04f 0a03 	mov.w	sl, #3
 800f47c:	4604      	mov	r4, r0
 800f47e:	460d      	mov	r5, r1
 800f480:	e73a      	b.n	800f2f8 <atan+0xc8>
 800f482:	4b35      	ldr	r3, [pc, #212]	@ (800f558 <atan+0x328>)
 800f484:	4e35      	ldr	r6, [pc, #212]	@ (800f55c <atan+0x32c>)
 800f486:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f48e:	f7f0 ff23 	bl	80002d8 <__aeabi_dsub>
 800f492:	4622      	mov	r2, r4
 800f494:	462b      	mov	r3, r5
 800f496:	f7f0 ff1f 	bl	80002d8 <__aeabi_dsub>
 800f49a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f49e:	4602      	mov	r2, r0
 800f4a0:	460b      	mov	r3, r1
 800f4a2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f4a6:	f7f0 ff17 	bl	80002d8 <__aeabi_dsub>
 800f4aa:	f1bb 0f00 	cmp.w	fp, #0
 800f4ae:	4604      	mov	r4, r0
 800f4b0:	460d      	mov	r5, r1
 800f4b2:	f6bf aedc 	bge.w	800f26e <atan+0x3e>
 800f4b6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f4ba:	461d      	mov	r5, r3
 800f4bc:	e6d7      	b.n	800f26e <atan+0x3e>
 800f4be:	a51c      	add	r5, pc, #112	@ (adr r5, 800f530 <atan+0x300>)
 800f4c0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f4c4:	e6d3      	b.n	800f26e <atan+0x3e>
 800f4c6:	bf00      	nop
 800f4c8:	54442d18 	.word	0x54442d18
 800f4cc:	3ff921fb 	.word	0x3ff921fb
 800f4d0:	8800759c 	.word	0x8800759c
 800f4d4:	7e37e43c 	.word	0x7e37e43c
 800f4d8:	e322da11 	.word	0xe322da11
 800f4dc:	3f90ad3a 	.word	0x3f90ad3a
 800f4e0:	24760deb 	.word	0x24760deb
 800f4e4:	3fa97b4b 	.word	0x3fa97b4b
 800f4e8:	a0d03d51 	.word	0xa0d03d51
 800f4ec:	3fb10d66 	.word	0x3fb10d66
 800f4f0:	c54c206e 	.word	0xc54c206e
 800f4f4:	3fb745cd 	.word	0x3fb745cd
 800f4f8:	920083ff 	.word	0x920083ff
 800f4fc:	3fc24924 	.word	0x3fc24924
 800f500:	5555550d 	.word	0x5555550d
 800f504:	3fd55555 	.word	0x3fd55555
 800f508:	2c6a6c2f 	.word	0x2c6a6c2f
 800f50c:	bfa2b444 	.word	0xbfa2b444
 800f510:	52defd9a 	.word	0x52defd9a
 800f514:	3fadde2d 	.word	0x3fadde2d
 800f518:	af749a6d 	.word	0xaf749a6d
 800f51c:	3fb3b0f2 	.word	0x3fb3b0f2
 800f520:	fe231671 	.word	0xfe231671
 800f524:	3fbc71c6 	.word	0x3fbc71c6
 800f528:	9998ebc4 	.word	0x9998ebc4
 800f52c:	3fc99999 	.word	0x3fc99999
 800f530:	54442d18 	.word	0x54442d18
 800f534:	bff921fb 	.word	0xbff921fb
 800f538:	440fffff 	.word	0x440fffff
 800f53c:	7ff00000 	.word	0x7ff00000
 800f540:	3fdbffff 	.word	0x3fdbffff
 800f544:	3ff00000 	.word	0x3ff00000
 800f548:	3ff2ffff 	.word	0x3ff2ffff
 800f54c:	40038000 	.word	0x40038000
 800f550:	3ff80000 	.word	0x3ff80000
 800f554:	bff00000 	.word	0xbff00000
 800f558:	0800fd58 	.word	0x0800fd58
 800f55c:	0800fd78 	.word	0x0800fd78

0800f560 <fabs>:
 800f560:	ec51 0b10 	vmov	r0, r1, d0
 800f564:	4602      	mov	r2, r0
 800f566:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f56a:	ec43 2b10 	vmov	d0, r2, r3
 800f56e:	4770      	bx	lr

0800f570 <_init>:
 800f570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f572:	bf00      	nop
 800f574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f576:	bc08      	pop	{r3}
 800f578:	469e      	mov	lr, r3
 800f57a:	4770      	bx	lr

0800f57c <_fini>:
 800f57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f57e:	bf00      	nop
 800f580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f582:	bc08      	pop	{r3}
 800f584:	469e      	mov	lr, r3
 800f586:	4770      	bx	lr
