#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025556e69f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000255570d6c10_0 .net "PC", 31 0, L_0000025557151ac0;  1 drivers
v00000255570d5b30_0 .net "cycles_consumed", 31 0, v00000255570d4910_0;  1 drivers
v00000255570d4cd0_0 .var "input_clk", 0 0;
v00000255570d4d70_0 .var "rst", 0 0;
S_0000025556ded800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000025556e69f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000025557010910 .functor NOR 1, v00000255570d4cd0_0, v00000255570b9240_0, C4<0>, C4<0>;
L_0000025557011710 .functor AND 1, v000002555709df60_0, v000002555709dec0_0, C4<1>, C4<1>;
L_0000025557010f30 .functor AND 1, L_0000025557011710, L_00000255570d5130, C4<1>, C4<1>;
L_0000025557011390 .functor AND 1, v000002555708e180_0, v000002555708e220_0, C4<1>, C4<1>;
L_0000025557011400 .functor AND 1, L_0000025557011390, L_00000255570d5270, C4<1>, C4<1>;
L_0000025557010fa0 .functor AND 1, v00000255570b7260_0, v00000255570b7ee0_0, C4<1>, C4<1>;
L_0000025557011010 .functor AND 1, L_0000025557010fa0, L_00000255570d5c70, C4<1>, C4<1>;
L_00000255570116a0 .functor AND 1, v000002555709df60_0, v000002555709dec0_0, C4<1>, C4<1>;
L_0000025557012120 .functor AND 1, L_00000255570116a0, L_00000255570d5d10, C4<1>, C4<1>;
L_0000025557011320 .functor AND 1, v000002555708e180_0, v000002555708e220_0, C4<1>, C4<1>;
L_0000025557011e10 .functor AND 1, L_0000025557011320, L_00000255570d5db0, C4<1>, C4<1>;
L_0000025557011a20 .functor AND 1, v00000255570b7260_0, v00000255570b7ee0_0, C4<1>, C4<1>;
L_0000025557011b70 .functor AND 1, L_0000025557011a20, L_00000255570d5e50, C4<1>, C4<1>;
L_00000255570d7a20 .functor NOT 1, L_0000025557010910, C4<0>, C4<0>, C4<0>;
L_00000255570d7be0 .functor NOT 1, L_0000025557010910, C4<0>, C4<0>, C4<0>;
L_00000255570ebe00 .functor NOT 1, L_0000025557010910, C4<0>, C4<0>, C4<0>;
L_00000255570ed1b0 .functor NOT 1, L_0000025557010910, C4<0>, C4<0>, C4<0>;
L_00000255570ed220 .functor NOT 1, L_0000025557010910, C4<0>, C4<0>, C4<0>;
L_0000025557151ac0 .functor BUFZ 32, v00000255570bd520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000255570b78a0_0 .net "EX1_ALU_OPER1", 31 0, L_00000255570d8e40;  1 drivers
v00000255570b6e00_0 .net "EX1_ALU_OPER2", 31 0, L_00000255570eb850;  1 drivers
v00000255570b8160_0 .net "EX1_PC", 31 0, v00000255570a1520_0;  1 drivers
v00000255570b8200_0 .net "EX1_PFC", 31 0, v00000255570a0800_0;  1 drivers
v00000255570b7760_0 .net "EX1_PFC_to_IF", 31 0, L_00000255570d2930;  1 drivers
v00000255570b7080_0 .net "EX1_forward_to_B", 31 0, v00000255570a08a0_0;  1 drivers
v00000255570b7120_0 .net "EX1_is_beq", 0 0, v00000255570a0ee0_0;  1 drivers
v00000255570b7940_0 .net "EX1_is_bne", 0 0, v00000255570a1160_0;  1 drivers
v00000255570ba640_0 .net "EX1_is_jal", 0 0, v00000255570a1200_0;  1 drivers
v00000255570b99c0_0 .net "EX1_is_jr", 0 0, v00000255570a12a0_0;  1 drivers
v00000255570ba820_0 .net "EX1_is_oper2_immed", 0 0, v00000255570a09e0_0;  1 drivers
v00000255570ba460_0 .net "EX1_memread", 0 0, v00000255570a1340_0;  1 drivers
v00000255570ba500_0 .net "EX1_memwrite", 0 0, v00000255570a0260_0;  1 drivers
v00000255570bb040_0 .net "EX1_opcode", 11 0, v00000255570a0a80_0;  1 drivers
v00000255570bb0e0_0 .net "EX1_predicted", 0 0, v00000255570a13e0_0;  1 drivers
v00000255570b9e20_0 .net "EX1_rd_ind", 4 0, v00000255570a1480_0;  1 drivers
v00000255570bb540_0 .net "EX1_rd_indzero", 0 0, v00000255570a1660_0;  1 drivers
v00000255570ba3c0_0 .net "EX1_regwrite", 0 0, v00000255570a1700_0;  1 drivers
v00000255570b9c40_0 .net "EX1_rs1", 31 0, v00000255570a17a0_0;  1 drivers
v00000255570bb680_0 .net "EX1_rs1_ind", 4 0, v00000255570a1840_0;  1 drivers
v00000255570b9b00_0 .net "EX1_rs2", 31 0, v00000255570a01c0_0;  1 drivers
v00000255570bb400_0 .net "EX1_rs2_ind", 4 0, v00000255570a0300_0;  1 drivers
v00000255570ba5a0_0 .net "EX1_rs2_out", 31 0, L_00000255570eb700;  1 drivers
v00000255570bb180_0 .net "EX2_ALU_OPER1", 31 0, v000002555709fe00_0;  1 drivers
v00000255570babe0_0 .net "EX2_ALU_OPER2", 31 0, v000002555709f680_0;  1 drivers
v00000255570b9d80_0 .net "EX2_ALU_OUT", 31 0, L_00000255570d24d0;  1 drivers
v00000255570b9a60_0 .net "EX2_PC", 31 0, v000002555709f900_0;  1 drivers
v00000255570bb220_0 .net "EX2_PFC_to_IF", 31 0, v000002555709dce0_0;  1 drivers
v00000255570bad20_0 .net "EX2_forward_to_B", 31 0, v000002555709e320_0;  1 drivers
v00000255570ba6e0_0 .net "EX2_is_beq", 0 0, v000002555709ee60_0;  1 drivers
v00000255570bb7c0_0 .net "EX2_is_bne", 0 0, v000002555709e1e0_0;  1 drivers
v00000255570ba280_0 .net "EX2_is_jal", 0 0, v000002555709ec80_0;  1 drivers
v00000255570bb360_0 .net "EX2_is_jr", 0 0, v000002555709f4a0_0;  1 drivers
v00000255570bb4a0_0 .net "EX2_is_oper2_immed", 0 0, v000002555709f720_0;  1 drivers
v00000255570bb5e0_0 .net "EX2_memread", 0 0, v000002555709e3c0_0;  1 drivers
v00000255570bac80_0 .net "EX2_memwrite", 0 0, v000002555709ed20_0;  1 drivers
v00000255570bb2c0_0 .net "EX2_opcode", 11 0, v000002555709dd80_0;  1 drivers
v00000255570badc0_0 .net "EX2_predicted", 0 0, v000002555709fd60_0;  1 drivers
v00000255570b9740_0 .net "EX2_rd_ind", 4 0, v00000255570a0120_0;  1 drivers
v00000255570b97e0_0 .net "EX2_rd_indzero", 0 0, v000002555709dec0_0;  1 drivers
v00000255570bb720_0 .net "EX2_regwrite", 0 0, v000002555709df60_0;  1 drivers
v00000255570ba780_0 .net "EX2_rs1", 31 0, v000002555709e000_0;  1 drivers
v00000255570b96a0_0 .net "EX2_rs1_ind", 4 0, v000002555709e0a0_0;  1 drivers
v00000255570bb860_0 .net "EX2_rs2_ind", 4 0, v000002555709e460_0;  1 drivers
v00000255570bae60_0 .net "EX2_rs2_out", 31 0, v000002555709e500_0;  1 drivers
v00000255570ba320_0 .net "ID_INST", 31 0, v00000255570a5810_0;  1 drivers
v00000255570bb900_0 .net "ID_PC", 31 0, v00000255570a6030_0;  1 drivers
v00000255570bba40_0 .net "ID_PFC_to_EX", 31 0, L_00000255570cfff0;  1 drivers
v00000255570bb9a0_0 .net "ID_PFC_to_IF", 31 0, L_00000255570cfeb0;  1 drivers
v00000255570ba000_0 .net "ID_forward_to_B", 31 0, L_00000255570d1990;  1 drivers
v00000255570bbae0_0 .net "ID_is_beq", 0 0, L_00000255570cff50;  1 drivers
v00000255570baa00_0 .net "ID_is_bne", 0 0, L_00000255570d0db0;  1 drivers
v00000255570b9420_0 .net "ID_is_j", 0 0, L_00000255570d0770;  1 drivers
v00000255570b9380_0 .net "ID_is_jal", 0 0, L_00000255570cf9b0;  1 drivers
v00000255570b94c0_0 .net "ID_is_jr", 0 0, L_00000255570d04f0;  1 drivers
v00000255570b9560_0 .net "ID_is_oper2_immed", 0 0, L_00000255570d7a90;  1 drivers
v00000255570baf00_0 .net "ID_memread", 0 0, L_00000255570d1490;  1 drivers
v00000255570b9600_0 .net "ID_memwrite", 0 0, L_00000255570d0e50;  1 drivers
v00000255570ba8c0_0 .net "ID_opcode", 11 0, v00000255570bcc60_0;  1 drivers
v00000255570bafa0_0 .net "ID_predicted", 0 0, v00000255570a76b0_0;  1 drivers
v00000255570ba0a0_0 .net "ID_rd_ind", 4 0, v00000255570bc4e0_0;  1 drivers
v00000255570b9880_0 .net "ID_regwrite", 0 0, L_00000255570cfa50;  1 drivers
v00000255570b9920_0 .net "ID_rs1", 31 0, v00000255570a2930_0;  1 drivers
v00000255570b9ba0_0 .net "ID_rs1_ind", 4 0, v00000255570bdd40_0;  1 drivers
v00000255570ba1e0_0 .net "ID_rs2", 31 0, v00000255570a3dd0_0;  1 drivers
v00000255570b9ce0_0 .net "ID_rs2_ind", 4 0, v00000255570bcda0_0;  1 drivers
v00000255570b9ec0_0 .net "IF_INST", 31 0, L_00000255570d8200;  1 drivers
v00000255570ba960_0 .net "IF_pc", 31 0, v00000255570bd520_0;  1 drivers
v00000255570b9f60_0 .net "MEM_ALU_OUT", 31 0, v000002555708ee00_0;  1 drivers
v00000255570baaa0_0 .net "MEM_Data_mem_out", 31 0, v00000255570b92e0_0;  1 drivers
v00000255570ba140_0 .net "MEM_memread", 0 0, v000002555708e4a0_0;  1 drivers
v00000255570bab40_0 .net "MEM_memwrite", 0 0, v000002555708f940_0;  1 drivers
v00000255570d49b0_0 .net "MEM_opcode", 11 0, v000002555708df00_0;  1 drivers
v00000255570d6cb0_0 .net "MEM_rd_ind", 4 0, v000002555708dd20_0;  1 drivers
v00000255570d4f50_0 .net "MEM_rd_indzero", 0 0, v000002555708e220_0;  1 drivers
v00000255570d4af0_0 .net "MEM_regwrite", 0 0, v000002555708e180_0;  1 drivers
v00000255570d6710_0 .net "MEM_rs2", 31 0, v000002555708e5e0_0;  1 drivers
v00000255570d6490_0 .net "PC", 31 0, L_0000025557151ac0;  alias, 1 drivers
v00000255570d4550_0 .net "STALL_ID1_FLUSH", 0 0, v00000255570a8290_0;  1 drivers
v00000255570d53b0_0 .net "STALL_ID2_FLUSH", 0 0, v00000255570a9050_0;  1 drivers
v00000255570d65d0_0 .net "STALL_IF_FLUSH", 0 0, v00000255570a9e10_0;  1 drivers
v00000255570d4eb0_0 .net "WB_ALU_OUT", 31 0, v00000255570b8840_0;  1 drivers
v00000255570d5950_0 .net "WB_Data_mem_out", 31 0, v00000255570b8520_0;  1 drivers
v00000255570d5770_0 .net "WB_memread", 0 0, v00000255570b7da0_0;  1 drivers
v00000255570d6530_0 .net "WB_rd_ind", 4 0, v00000255570b91a0_0;  1 drivers
v00000255570d4e10_0 .net "WB_rd_indzero", 0 0, v00000255570b7ee0_0;  1 drivers
v00000255570d62b0_0 .net "WB_regwrite", 0 0, v00000255570b7260_0;  1 drivers
v00000255570d4ff0_0 .net "Wrong_prediction", 0 0, L_00000255570ed140;  1 drivers
v00000255570d4870_0 .net *"_ivl_1", 0 0, L_0000025557011710;  1 drivers
v00000255570d6350_0 .net *"_ivl_13", 0 0, L_0000025557010fa0;  1 drivers
v00000255570d45f0_0 .net *"_ivl_14", 0 0, L_00000255570d5c70;  1 drivers
v00000255570d4b90_0 .net *"_ivl_19", 0 0, L_00000255570116a0;  1 drivers
v00000255570d6210_0 .net *"_ivl_2", 0 0, L_00000255570d5130;  1 drivers
v00000255570d68f0_0 .net *"_ivl_20", 0 0, L_00000255570d5d10;  1 drivers
v00000255570d63f0_0 .net *"_ivl_25", 0 0, L_0000025557011320;  1 drivers
v00000255570d6670_0 .net *"_ivl_26", 0 0, L_00000255570d5db0;  1 drivers
v00000255570d5f90_0 .net *"_ivl_31", 0 0, L_0000025557011a20;  1 drivers
v00000255570d5090_0 .net *"_ivl_32", 0 0, L_00000255570d5e50;  1 drivers
v00000255570d5ef0_0 .net *"_ivl_40", 31 0, L_00000255570d1030;  1 drivers
L_00000255570f0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255570d56d0_0 .net *"_ivl_43", 26 0, L_00000255570f0c58;  1 drivers
L_00000255570f0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255570d54f0_0 .net/2u *"_ivl_44", 31 0, L_00000255570f0ca0;  1 drivers
v00000255570d4690_0 .net *"_ivl_52", 31 0, L_00000255571417f0;  1 drivers
L_00000255570f0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255570d67b0_0 .net *"_ivl_55", 26 0, L_00000255570f0d30;  1 drivers
L_00000255570f0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255570d6030_0 .net/2u *"_ivl_56", 31 0, L_00000255570f0d78;  1 drivers
v00000255570d60d0_0 .net *"_ivl_7", 0 0, L_0000025557011390;  1 drivers
v00000255570d4730_0 .net *"_ivl_8", 0 0, L_00000255570d5270;  1 drivers
v00000255570d5810_0 .net "alu_selA", 1 0, L_00000255570d5310;  1 drivers
v00000255570d5450_0 .net "alu_selB", 1 0, L_00000255570d7390;  1 drivers
v00000255570d6170_0 .net "clk", 0 0, L_0000025557010910;  1 drivers
v00000255570d4910_0 .var "cycles_consumed", 31 0;
v00000255570d47d0_0 .net "exhaz", 0 0, L_0000025557011400;  1 drivers
v00000255570d4c30_0 .net "exhaz2", 0 0, L_0000025557011e10;  1 drivers
v00000255570d6850_0 .net "hlt", 0 0, v00000255570b9240_0;  1 drivers
v00000255570d6990_0 .net "idhaz", 0 0, L_0000025557010f30;  1 drivers
v00000255570d6a30_0 .net "idhaz2", 0 0, L_0000025557012120;  1 drivers
v00000255570d6ad0_0 .net "if_id_write", 0 0, v00000255570a9d70_0;  1 drivers
v00000255570d51d0_0 .net "input_clk", 0 0, v00000255570d4cd0_0;  1 drivers
v00000255570d59f0_0 .net "is_branch_and_taken", 0 0, L_00000255570d7e10;  1 drivers
v00000255570d6b70_0 .net "memhaz", 0 0, L_0000025557011010;  1 drivers
v00000255570d5bd0_0 .net "memhaz2", 0 0, L_0000025557011b70;  1 drivers
v00000255570d58b0_0 .net "pc_src", 2 0, L_00000255570d0d10;  1 drivers
v00000255570d5590_0 .net "pc_write", 0 0, v00000255570a9cd0_0;  1 drivers
v00000255570d5a90_0 .net "rst", 0 0, v00000255570d4d70_0;  1 drivers
v00000255570d4a50_0 .net "store_rs2_forward", 1 0, L_00000255570d7430;  1 drivers
v00000255570d5630_0 .net "wdata_to_reg_file", 31 0, L_00000255570ed0d0;  1 drivers
E_0000025557029d50/0 .event negedge, v00000255570a8e70_0;
E_0000025557029d50/1 .event posedge, v000002555708f620_0;
E_0000025557029d50 .event/or E_0000025557029d50/0, E_0000025557029d50/1;
L_00000255570d5130 .cmp/eq 5, v00000255570a0120_0, v00000255570a1840_0;
L_00000255570d5270 .cmp/eq 5, v000002555708dd20_0, v00000255570a1840_0;
L_00000255570d5c70 .cmp/eq 5, v00000255570b91a0_0, v00000255570a1840_0;
L_00000255570d5d10 .cmp/eq 5, v00000255570a0120_0, v00000255570a0300_0;
L_00000255570d5db0 .cmp/eq 5, v000002555708dd20_0, v00000255570a0300_0;
L_00000255570d5e50 .cmp/eq 5, v00000255570b91a0_0, v00000255570a0300_0;
L_00000255570d1030 .concat [ 5 27 0 0], v00000255570bc4e0_0, L_00000255570f0c58;
L_00000255570cfaf0 .cmp/ne 32, L_00000255570d1030, L_00000255570f0ca0;
L_00000255571417f0 .concat [ 5 27 0 0], v00000255570a0120_0, L_00000255570f0d30;
L_00000255571402b0 .cmp/ne 32, L_00000255571417f0, L_00000255570f0d78;
S_0000025556ded990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000025557011240 .functor NOT 1, L_0000025557011400, C4<0>, C4<0>, C4<0>;
L_0000025557011c50 .functor AND 1, L_0000025557011010, L_0000025557011240, C4<1>, C4<1>;
L_0000025557011f60 .functor OR 1, L_0000025557010f30, L_0000025557011c50, C4<0>, C4<0>;
L_00000255570112b0 .functor OR 1, L_0000025557010f30, L_0000025557011400, C4<0>, C4<0>;
v0000025557037380_0 .net *"_ivl_12", 0 0, L_00000255570112b0;  1 drivers
v0000025557037d80_0 .net *"_ivl_2", 0 0, L_0000025557011240;  1 drivers
v0000025557036b60_0 .net *"_ivl_5", 0 0, L_0000025557011c50;  1 drivers
v0000025557037880_0 .net *"_ivl_7", 0 0, L_0000025557011f60;  1 drivers
v0000025557037b00_0 .net "alu_selA", 1 0, L_00000255570d5310;  alias, 1 drivers
v00000255570374c0_0 .net "exhaz", 0 0, L_0000025557011400;  alias, 1 drivers
v0000025557038500_0 .net "idhaz", 0 0, L_0000025557010f30;  alias, 1 drivers
v0000025557037e20_0 .net "memhaz", 0 0, L_0000025557011010;  alias, 1 drivers
L_00000255570d5310 .concat8 [ 1 1 0 0], L_0000025557011f60, L_00000255570112b0;
S_0000025556de69c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000255570118d0 .functor NOT 1, L_0000025557011e10, C4<0>, C4<0>, C4<0>;
L_0000025557012040 .functor AND 1, L_0000025557011b70, L_00000255570118d0, C4<1>, C4<1>;
L_00000255570120b0 .functor OR 1, L_0000025557012120, L_0000025557012040, C4<0>, C4<0>;
L_0000025557012190 .functor NOT 1, v00000255570a09e0_0, C4<0>, C4<0>, C4<0>;
L_00000255570107c0 .functor AND 1, L_00000255570120b0, L_0000025557012190, C4<1>, C4<1>;
L_0000025557012200 .functor OR 1, L_0000025557012120, L_0000025557011e10, C4<0>, C4<0>;
L_0000025557012270 .functor NOT 1, v00000255570a09e0_0, C4<0>, C4<0>, C4<0>;
L_0000025557010830 .functor AND 1, L_0000025557012200, L_0000025557012270, C4<1>, C4<1>;
v00000255570380a0_0 .net "EX1_is_oper2_immed", 0 0, v00000255570a09e0_0;  alias, 1 drivers
v0000025557037ec0_0 .net *"_ivl_11", 0 0, L_00000255570107c0;  1 drivers
v00000255570379c0_0 .net *"_ivl_16", 0 0, L_0000025557012200;  1 drivers
v0000025557037a60_0 .net *"_ivl_17", 0 0, L_0000025557012270;  1 drivers
v0000025557038640_0 .net *"_ivl_2", 0 0, L_00000255570118d0;  1 drivers
v00000255570367a0_0 .net *"_ivl_20", 0 0, L_0000025557010830;  1 drivers
v0000025557038000_0 .net *"_ivl_5", 0 0, L_0000025557012040;  1 drivers
v0000025557036840_0 .net *"_ivl_7", 0 0, L_00000255570120b0;  1 drivers
v00000255570381e0_0 .net *"_ivl_8", 0 0, L_0000025557012190;  1 drivers
v0000025557036de0_0 .net "alu_selB", 1 0, L_00000255570d7390;  alias, 1 drivers
v0000025557036c00_0 .net "exhaz", 0 0, L_0000025557011e10;  alias, 1 drivers
v0000025557038280_0 .net "idhaz", 0 0, L_0000025557012120;  alias, 1 drivers
v0000025557038320_0 .net "memhaz", 0 0, L_0000025557011b70;  alias, 1 drivers
L_00000255570d7390 .concat8 [ 1 1 0 0], L_00000255570107c0, L_0000025557010830;
S_0000025556de6b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000255570124a0 .functor NOT 1, L_0000025557011e10, C4<0>, C4<0>, C4<0>;
L_0000025557012430 .functor AND 1, L_0000025557011b70, L_00000255570124a0, C4<1>, C4<1>;
L_0000025557012510 .functor OR 1, L_0000025557012120, L_0000025557012430, C4<0>, C4<0>;
L_00000255570125f0 .functor OR 1, L_0000025557012120, L_0000025557011e10, C4<0>, C4<0>;
v00000255570383c0_0 .net *"_ivl_12", 0 0, L_00000255570125f0;  1 drivers
v0000025557036980_0 .net *"_ivl_2", 0 0, L_00000255570124a0;  1 drivers
v0000025557036f20_0 .net *"_ivl_5", 0 0, L_0000025557012430;  1 drivers
v0000025557036fc0_0 .net *"_ivl_7", 0 0, L_0000025557012510;  1 drivers
v0000025557037060_0 .net "exhaz", 0 0, L_0000025557011e10;  alias, 1 drivers
v0000025557037100_0 .net "idhaz", 0 0, L_0000025557012120;  alias, 1 drivers
v0000025556fb2bc0_0 .net "memhaz", 0 0, L_0000025557011b70;  alias, 1 drivers
v0000025556fb3480_0 .net "store_rs2_forward", 1 0, L_00000255570d7430;  alias, 1 drivers
L_00000255570d7430 .concat8 [ 1 1 0 0], L_0000025557012510, L_00000255570125f0;
S_0000025556e59aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000025556fb3a20_0 .net "EX_ALU_OUT", 31 0, L_00000255570d24d0;  alias, 1 drivers
v0000025556fb3ac0_0 .net "EX_memread", 0 0, v000002555709e3c0_0;  alias, 1 drivers
v0000025556f8df60_0 .net "EX_memwrite", 0 0, v000002555709ed20_0;  alias, 1 drivers
v0000025556f8e000_0 .net "EX_opcode", 11 0, v000002555709dd80_0;  alias, 1 drivers
v000002555708f120_0 .net "EX_rd_ind", 4 0, v00000255570a0120_0;  alias, 1 drivers
v000002555708eea0_0 .net "EX_rd_indzero", 0 0, L_00000255571402b0;  1 drivers
v000002555708eae0_0 .net "EX_regwrite", 0 0, v000002555709df60_0;  alias, 1 drivers
v000002555708fd00_0 .net "EX_rs2_out", 31 0, v000002555709e500_0;  alias, 1 drivers
v000002555708ee00_0 .var "MEM_ALU_OUT", 31 0;
v000002555708e4a0_0 .var "MEM_memread", 0 0;
v000002555708f940_0 .var "MEM_memwrite", 0 0;
v000002555708df00_0 .var "MEM_opcode", 11 0;
v000002555708dd20_0 .var "MEM_rd_ind", 4 0;
v000002555708e220_0 .var "MEM_rd_indzero", 0 0;
v000002555708e180_0 .var "MEM_regwrite", 0 0;
v000002555708e5e0_0 .var "MEM_rs2", 31 0;
v000002555708fc60_0 .net "clk", 0 0, L_00000255570ed1b0;  1 drivers
v000002555708f620_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
E_0000025557029d90 .event posedge, v000002555708f620_0, v000002555708fc60_0;
S_0000025556e59c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000025556e41490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000025556e414c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025556e41500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025556e41538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025556e41570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000025556e415a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025556e415e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025556e41618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025556e41650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000025556e41688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000025556e416c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025556e416f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025556e41730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025556e41768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000025556e417a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000025556e417d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025556e41810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025556e41848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000025556e41880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000025556e418b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025556e418f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025556e41928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025556e41960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000025556e41998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000025556e419d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000255570ebfc0 .functor XOR 1, L_00000255570ec650, v000002555709fd60_0, C4<0>, C4<0>;
L_00000255570ecf80 .functor NOT 1, L_00000255570ebfc0, C4<0>, C4<0>, C4<0>;
L_00000255570ed290 .functor OR 1, v00000255570d4d70_0, L_00000255570ecf80, C4<0>, C4<0>;
L_00000255570ed140 .functor NOT 1, L_00000255570ed290, C4<0>, C4<0>, C4<0>;
v0000025557093590_0 .net "ALU_OP", 3 0, v0000025557093450_0;  1 drivers
v0000025557095a70_0 .net "BranchDecision", 0 0, L_00000255570ec650;  1 drivers
v00000255570948f0_0 .net "CF", 0 0, v0000025557092730_0;  1 drivers
v0000025557095070_0 .net "EX_opcode", 11 0, v000002555709dd80_0;  alias, 1 drivers
v00000255570956b0_0 .net "Wrong_prediction", 0 0, L_00000255570ed140;  alias, 1 drivers
v0000025557094c10_0 .net "ZF", 0 0, L_00000255570eb770;  1 drivers
L_00000255570f0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025557095930_0 .net/2u *"_ivl_0", 31 0, L_00000255570f0ce8;  1 drivers
v0000025557094b70_0 .net *"_ivl_11", 0 0, L_00000255570ed290;  1 drivers
v00000255570943f0_0 .net *"_ivl_2", 31 0, L_00000255570d3830;  1 drivers
v00000255570957f0_0 .net *"_ivl_6", 0 0, L_00000255570ebfc0;  1 drivers
v0000025557095430_0 .net *"_ivl_8", 0 0, L_00000255570ecf80;  1 drivers
v0000025557095610_0 .net "alu_out", 31 0, L_00000255570d24d0;  alias, 1 drivers
v0000025557095890_0 .net "alu_outw", 31 0, v0000025557092cd0_0;  1 drivers
v0000025557094fd0_0 .net "is_beq", 0 0, v000002555709ee60_0;  alias, 1 drivers
v0000025557095750_0 .net "is_bne", 0 0, v000002555709e1e0_0;  alias, 1 drivers
v0000025557094490_0 .net "is_jal", 0 0, v000002555709ec80_0;  alias, 1 drivers
v00000255570954d0_0 .net "oper1", 31 0, v000002555709fe00_0;  alias, 1 drivers
v0000025557095110_0 .net "oper2", 31 0, v000002555709f680_0;  alias, 1 drivers
v0000025557095570_0 .net "pc", 31 0, v000002555709f900_0;  alias, 1 drivers
v00000255570959d0_0 .net "predicted", 0 0, v000002555709fd60_0;  alias, 1 drivers
v0000025557094cb0_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
L_00000255570d3830 .arith/sum 32, v000002555709f900_0, L_00000255570f0ce8;
L_00000255570d24d0 .functor MUXZ 32, v0000025557092cd0_0, L_00000255570d3830, v000002555709ec80_0, C4<>;
S_0000025556ea0140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000025556e59c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000255570eb3f0 .functor AND 1, v000002555709ee60_0, L_00000255570ebe70, C4<1>, C4<1>;
L_00000255570ebee0 .functor NOT 1, L_00000255570ebe70, C4<0>, C4<0>, C4<0>;
L_00000255570ecf10 .functor AND 1, v000002555709e1e0_0, L_00000255570ebee0, C4<1>, C4<1>;
L_00000255570ec650 .functor OR 1, L_00000255570eb3f0, L_00000255570ecf10, C4<0>, C4<0>;
v0000025557092af0_0 .net "BranchDecision", 0 0, L_00000255570ec650;  alias, 1 drivers
v0000025557091e70_0 .net *"_ivl_2", 0 0, L_00000255570ebee0;  1 drivers
v0000025557092b90_0 .net "is_beq", 0 0, v000002555709ee60_0;  alias, 1 drivers
v0000025557091fb0_0 .net "is_beq_taken", 0 0, L_00000255570eb3f0;  1 drivers
v0000025557092050_0 .net "is_bne", 0 0, v000002555709e1e0_0;  alias, 1 drivers
v0000025557091f10_0 .net "is_bne_taken", 0 0, L_00000255570ecf10;  1 drivers
v00000255570920f0_0 .net "is_eq", 0 0, L_00000255570ebe70;  1 drivers
v0000025557092190_0 .net "oper1", 31 0, v000002555709fe00_0;  alias, 1 drivers
v0000025557093310_0 .net "oper2", 31 0, v000002555709f680_0;  alias, 1 drivers
S_0000025556ea02d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000025556ea0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000255570ec5e0 .functor XOR 1, L_00000255570d3e70, L_00000255570d4050, C4<0>, C4<0>;
L_00000255570ec8f0 .functor XOR 1, L_00000255570d4190, L_00000255570d2610, C4<0>, C4<0>;
L_00000255570ec730 .functor XOR 1, L_00000255570d2d90, L_00000255570d2e30, C4<0>, C4<0>;
L_00000255570ecb90 .functor XOR 1, L_00000255570d3010, L_00000255570d30b0, C4<0>, C4<0>;
L_00000255570ec3b0 .functor XOR 1, L_00000255570d3150, L_00000255570d3290, C4<0>, C4<0>;
L_00000255570ecc00 .functor XOR 1, L_00000255570d3510, L_00000255570d33d0, C4<0>, C4<0>;
L_00000255570ec570 .functor XOR 1, L_00000255571470b0, L_0000025557145490, C4<0>, C4<0>;
L_00000255570eb7e0 .functor XOR 1, L_0000025557145990, L_0000025557145df0, C4<0>, C4<0>;
L_00000255570ec110 .functor XOR 1, L_0000025557146430, L_0000025557146110, C4<0>, C4<0>;
L_00000255570ec490 .functor XOR 1, L_00000255571461b0, L_0000025557145a30, C4<0>, C4<0>;
L_00000255570eba80 .functor XOR 1, L_0000025557145710, L_00000255571452b0, C4<0>, C4<0>;
L_00000255570ec260 .functor XOR 1, L_0000025557145ad0, L_00000255571455d0, C4<0>, C4<0>;
L_00000255570eb930 .functor XOR 1, L_0000025557145fd0, L_0000025557145e90, C4<0>, C4<0>;
L_00000255570ecc70 .functor XOR 1, L_00000255571467f0, L_00000255571458f0, C4<0>, C4<0>;
L_00000255570eb9a0 .functor XOR 1, L_0000025557146e30, L_0000025557146390, C4<0>, C4<0>;
L_00000255570eb4d0 .functor XOR 1, L_00000255571464d0, L_0000025557146570, C4<0>, C4<0>;
L_00000255570ec2d0 .functor XOR 1, L_0000025557146610, L_00000255571457b0, C4<0>, C4<0>;
L_00000255570ebd20 .functor XOR 1, L_0000025557147150, L_0000025557147510, C4<0>, C4<0>;
L_00000255570ecce0 .functor XOR 1, L_0000025557145cb0, L_00000255571466b0, C4<0>, C4<0>;
L_00000255570ecd50 .functor XOR 1, L_0000025557145b70, L_0000025557146f70, C4<0>, C4<0>;
L_00000255570ec340 .functor XOR 1, L_00000255571469d0, L_00000255571471f0, C4<0>, C4<0>;
L_00000255570ebb60 .functor XOR 1, L_0000025557147290, L_0000025557147010, C4<0>, C4<0>;
L_00000255570ec7a0 .functor XOR 1, L_0000025557145530, L_0000025557145f30, C4<0>, C4<0>;
L_00000255570ebcb0 .functor XOR 1, L_0000025557145850, L_0000025557146070, C4<0>, C4<0>;
L_00000255570ec420 .functor XOR 1, L_0000025557145350, L_0000025557146cf0, C4<0>, C4<0>;
L_00000255570eb540 .functor XOR 1, L_0000025557146a70, L_0000025557146250, C4<0>, C4<0>;
L_00000255570ecdc0 .functor XOR 1, L_0000025557145c10, L_0000025557146750, C4<0>, C4<0>;
L_00000255570ec6c0 .functor XOR 1, L_00000255571473d0, L_0000025557146d90, C4<0>, C4<0>;
L_00000255570ebd90 .functor XOR 1, L_0000025557147470, L_00000255571475b0, C4<0>, C4<0>;
L_00000255570ece30 .functor XOR 1, L_0000025557146930, L_0000025557145210, C4<0>, C4<0>;
L_00000255570ecea0 .functor XOR 1, L_00000255571453f0, L_0000025557145d50, C4<0>, C4<0>;
L_00000255570eb5b0 .functor XOR 1, L_0000025557146b10, L_0000025557147330, C4<0>, C4<0>;
L_00000255570ebe70/0/0 .functor OR 1, L_00000255571450d0, L_0000025557145670, L_0000025557146c50, L_0000025557146890;
L_00000255570ebe70/0/4 .functor OR 1, L_0000025557146bb0, L_0000025557146ed0, L_0000025557147650, L_00000255571476f0;
L_00000255570ebe70/0/8 .functor OR 1, L_0000025557144f90, L_0000025557145030, L_0000025557145170, L_0000025557147b50;
L_00000255570ebe70/0/12 .functor OR 1, L_0000025557147e70, L_0000025557147c90, L_0000025557147790, L_0000025557147a10;
L_00000255570ebe70/0/16 .functor OR 1, L_0000025557147d30, L_0000025557147830, L_0000025557147bf0, L_0000025557147dd0;
L_00000255570ebe70/0/20 .functor OR 1, L_00000255571478d0, L_0000025557147970, L_0000025557147ab0, L_00000255571425b0;
L_00000255570ebe70/0/24 .functor OR 1, L_0000025557142290, L_0000025557140c10, L_0000025557141e30, L_0000025557141bb0;
L_00000255570ebe70/0/28 .functor OR 1, L_0000025557141a70, L_0000025557140170, L_0000025557141570, L_0000025557141110;
L_00000255570ebe70/1/0 .functor OR 1, L_00000255570ebe70/0/0, L_00000255570ebe70/0/4, L_00000255570ebe70/0/8, L_00000255570ebe70/0/12;
L_00000255570ebe70/1/4 .functor OR 1, L_00000255570ebe70/0/16, L_00000255570ebe70/0/20, L_00000255570ebe70/0/24, L_00000255570ebe70/0/28;
L_00000255570ebe70 .functor NOR 1, L_00000255570ebe70/1/0, L_00000255570ebe70/1/4, C4<0>, C4<0>;
v000002555708f9e0_0 .net *"_ivl_0", 0 0, L_00000255570ec5e0;  1 drivers
v000002555708e7c0_0 .net *"_ivl_101", 0 0, L_00000255571457b0;  1 drivers
v0000025557090340_0 .net *"_ivl_102", 0 0, L_00000255570ebd20;  1 drivers
v000002555708eb80_0 .net *"_ivl_105", 0 0, L_0000025557147150;  1 drivers
v000002555708dfa0_0 .net *"_ivl_107", 0 0, L_0000025557147510;  1 drivers
v000002555708e2c0_0 .net *"_ivl_108", 0 0, L_00000255570ecce0;  1 drivers
v000002555708fee0_0 .net *"_ivl_11", 0 0, L_00000255570d2610;  1 drivers
v000002555708e680_0 .net *"_ivl_111", 0 0, L_0000025557145cb0;  1 drivers
v000002555708fa80_0 .net *"_ivl_113", 0 0, L_00000255571466b0;  1 drivers
v000002555708ddc0_0 .net *"_ivl_114", 0 0, L_00000255570ecd50;  1 drivers
v000002555708dc80_0 .net *"_ivl_117", 0 0, L_0000025557145b70;  1 drivers
v000002555708f580_0 .net *"_ivl_119", 0 0, L_0000025557146f70;  1 drivers
v000002555708e720_0 .net *"_ivl_12", 0 0, L_00000255570ec730;  1 drivers
v000002555708efe0_0 .net *"_ivl_120", 0 0, L_00000255570ec340;  1 drivers
v000002555708f6c0_0 .net *"_ivl_123", 0 0, L_00000255571469d0;  1 drivers
v000002555708f300_0 .net *"_ivl_125", 0 0, L_00000255571471f0;  1 drivers
v000002555708ec20_0 .net *"_ivl_126", 0 0, L_00000255570ebb60;  1 drivers
v000002555708ef40_0 .net *"_ivl_129", 0 0, L_0000025557147290;  1 drivers
v000002555708fda0_0 .net *"_ivl_131", 0 0, L_0000025557147010;  1 drivers
v000002555708f080_0 .net *"_ivl_132", 0 0, L_00000255570ec7a0;  1 drivers
v000002555708fb20_0 .net *"_ivl_135", 0 0, L_0000025557145530;  1 drivers
v000002555708de60_0 .net *"_ivl_137", 0 0, L_0000025557145f30;  1 drivers
v000002555708ecc0_0 .net *"_ivl_138", 0 0, L_00000255570ebcb0;  1 drivers
v000002555708e860_0 .net *"_ivl_141", 0 0, L_0000025557145850;  1 drivers
v000002555708e040_0 .net *"_ivl_143", 0 0, L_0000025557146070;  1 drivers
v000002555708e900_0 .net *"_ivl_144", 0 0, L_00000255570ec420;  1 drivers
v000002555708ff80_0 .net *"_ivl_147", 0 0, L_0000025557145350;  1 drivers
v000002555708e360_0 .net *"_ivl_149", 0 0, L_0000025557146cf0;  1 drivers
v000002555708e0e0_0 .net *"_ivl_15", 0 0, L_00000255570d2d90;  1 drivers
v000002555708f1c0_0 .net *"_ivl_150", 0 0, L_00000255570eb540;  1 drivers
v000002555708f440_0 .net *"_ivl_153", 0 0, L_0000025557146a70;  1 drivers
v000002555708e9a0_0 .net *"_ivl_155", 0 0, L_0000025557146250;  1 drivers
v000002555708e400_0 .net *"_ivl_156", 0 0, L_00000255570ecdc0;  1 drivers
v000002555708f760_0 .net *"_ivl_159", 0 0, L_0000025557145c10;  1 drivers
v000002555708ed60_0 .net *"_ivl_161", 0 0, L_0000025557146750;  1 drivers
v000002555708fe40_0 .net *"_ivl_162", 0 0, L_00000255570ec6c0;  1 drivers
v0000025557090020_0 .net *"_ivl_165", 0 0, L_00000255571473d0;  1 drivers
v000002555708fbc0_0 .net *"_ivl_167", 0 0, L_0000025557146d90;  1 drivers
v000002555708f260_0 .net *"_ivl_168", 0 0, L_00000255570ebd90;  1 drivers
v000002555708f3a0_0 .net *"_ivl_17", 0 0, L_00000255570d2e30;  1 drivers
v000002555708dbe0_0 .net *"_ivl_171", 0 0, L_0000025557147470;  1 drivers
v000002555708f4e0_0 .net *"_ivl_173", 0 0, L_00000255571475b0;  1 drivers
v000002555708f800_0 .net *"_ivl_174", 0 0, L_00000255570ece30;  1 drivers
v00000255570902a0_0 .net *"_ivl_177", 0 0, L_0000025557146930;  1 drivers
v000002555708ea40_0 .net *"_ivl_179", 0 0, L_0000025557145210;  1 drivers
v000002555708f8a0_0 .net *"_ivl_18", 0 0, L_00000255570ecb90;  1 drivers
v00000255570900c0_0 .net *"_ivl_180", 0 0, L_00000255570ecea0;  1 drivers
v0000025557090160_0 .net *"_ivl_183", 0 0, L_00000255571453f0;  1 drivers
v0000025557090200_0 .net *"_ivl_185", 0 0, L_0000025557145d50;  1 drivers
v00000255570907a0_0 .net *"_ivl_186", 0 0, L_00000255570eb5b0;  1 drivers
v0000025557090480_0 .net *"_ivl_190", 0 0, L_0000025557146b10;  1 drivers
v00000255570914c0_0 .net *"_ivl_192", 0 0, L_0000025557147330;  1 drivers
v00000255570917e0_0 .net *"_ivl_194", 0 0, L_00000255571450d0;  1 drivers
v0000025557091600_0 .net *"_ivl_196", 0 0, L_0000025557145670;  1 drivers
v0000025557090b60_0 .net *"_ivl_198", 0 0, L_0000025557146c50;  1 drivers
v0000025557091420_0 .net *"_ivl_200", 0 0, L_0000025557146890;  1 drivers
v00000255570919c0_0 .net *"_ivl_202", 0 0, L_0000025557146bb0;  1 drivers
v0000025557091560_0 .net *"_ivl_204", 0 0, L_0000025557146ed0;  1 drivers
v0000025557091380_0 .net *"_ivl_206", 0 0, L_0000025557147650;  1 drivers
v0000025557090520_0 .net *"_ivl_208", 0 0, L_00000255571476f0;  1 drivers
v0000025557090a20_0 .net *"_ivl_21", 0 0, L_00000255570d3010;  1 drivers
v0000025557091740_0 .net *"_ivl_210", 0 0, L_0000025557144f90;  1 drivers
v00000255570916a0_0 .net *"_ivl_212", 0 0, L_0000025557145030;  1 drivers
v0000025557091100_0 .net *"_ivl_214", 0 0, L_0000025557145170;  1 drivers
v0000025557090ca0_0 .net *"_ivl_216", 0 0, L_0000025557147b50;  1 drivers
v0000025557091880_0 .net *"_ivl_218", 0 0, L_0000025557147e70;  1 drivers
v0000025557090e80_0 .net *"_ivl_220", 0 0, L_0000025557147c90;  1 drivers
v0000025557090840_0 .net *"_ivl_222", 0 0, L_0000025557147790;  1 drivers
v0000025557091920_0 .net *"_ivl_224", 0 0, L_0000025557147a10;  1 drivers
v0000025557091a60_0 .net *"_ivl_226", 0 0, L_0000025557147d30;  1 drivers
v0000025557090c00_0 .net *"_ivl_228", 0 0, L_0000025557147830;  1 drivers
v0000025557090fc0_0 .net *"_ivl_23", 0 0, L_00000255570d30b0;  1 drivers
v0000025557090700_0 .net *"_ivl_230", 0 0, L_0000025557147bf0;  1 drivers
v00000255570903e0_0 .net *"_ivl_232", 0 0, L_0000025557147dd0;  1 drivers
v00000255570905c0_0 .net *"_ivl_234", 0 0, L_00000255571478d0;  1 drivers
v0000025557090660_0 .net *"_ivl_236", 0 0, L_0000025557147970;  1 drivers
v00000255570908e0_0 .net *"_ivl_238", 0 0, L_0000025557147ab0;  1 drivers
v0000025557090980_0 .net *"_ivl_24", 0 0, L_00000255570ec3b0;  1 drivers
v0000025557090ac0_0 .net *"_ivl_240", 0 0, L_00000255571425b0;  1 drivers
v00000255570912e0_0 .net *"_ivl_242", 0 0, L_0000025557142290;  1 drivers
v0000025557090d40_0 .net *"_ivl_244", 0 0, L_0000025557140c10;  1 drivers
v0000025557090de0_0 .net *"_ivl_246", 0 0, L_0000025557141e30;  1 drivers
v0000025557090f20_0 .net *"_ivl_248", 0 0, L_0000025557141bb0;  1 drivers
v0000025557091060_0 .net *"_ivl_250", 0 0, L_0000025557141a70;  1 drivers
v00000255570911a0_0 .net *"_ivl_252", 0 0, L_0000025557140170;  1 drivers
v0000025557091240_0 .net *"_ivl_254", 0 0, L_0000025557141570;  1 drivers
v0000025556fb3020_0 .net *"_ivl_256", 0 0, L_0000025557141110;  1 drivers
v00000255570931d0_0 .net *"_ivl_27", 0 0, L_00000255570d3150;  1 drivers
v00000255570940d0_0 .net *"_ivl_29", 0 0, L_00000255570d3290;  1 drivers
v0000025557092ff0_0 .net *"_ivl_3", 0 0, L_00000255570d3e70;  1 drivers
v00000255570936d0_0 .net *"_ivl_30", 0 0, L_00000255570ecc00;  1 drivers
v00000255570942b0_0 .net *"_ivl_33", 0 0, L_00000255570d3510;  1 drivers
v00000255570924b0_0 .net *"_ivl_35", 0 0, L_00000255570d33d0;  1 drivers
v0000025557093270_0 .net *"_ivl_36", 0 0, L_00000255570ec570;  1 drivers
v0000025557093d10_0 .net *"_ivl_39", 0 0, L_00000255571470b0;  1 drivers
v0000025557092a50_0 .net *"_ivl_41", 0 0, L_0000025557145490;  1 drivers
v0000025557092410_0 .net *"_ivl_42", 0 0, L_00000255570eb7e0;  1 drivers
v0000025557092370_0 .net *"_ivl_45", 0 0, L_0000025557145990;  1 drivers
v0000025557091c90_0 .net *"_ivl_47", 0 0, L_0000025557145df0;  1 drivers
v00000255570939f0_0 .net *"_ivl_48", 0 0, L_00000255570ec110;  1 drivers
v0000025557093ef0_0 .net *"_ivl_5", 0 0, L_00000255570d4050;  1 drivers
v0000025557093bd0_0 .net *"_ivl_51", 0 0, L_0000025557146430;  1 drivers
v0000025557092910_0 .net *"_ivl_53", 0 0, L_0000025557146110;  1 drivers
v0000025557093810_0 .net *"_ivl_54", 0 0, L_00000255570ec490;  1 drivers
v0000025557094210_0 .net *"_ivl_57", 0 0, L_00000255571461b0;  1 drivers
v0000025557093a90_0 .net *"_ivl_59", 0 0, L_0000025557145a30;  1 drivers
v0000025557093770_0 .net *"_ivl_6", 0 0, L_00000255570ec8f0;  1 drivers
v0000025557091dd0_0 .net *"_ivl_60", 0 0, L_00000255570eba80;  1 drivers
v00000255570927d0_0 .net *"_ivl_63", 0 0, L_0000025557145710;  1 drivers
v0000025557093db0_0 .net *"_ivl_65", 0 0, L_00000255571452b0;  1 drivers
v0000025557092870_0 .net *"_ivl_66", 0 0, L_00000255570ec260;  1 drivers
v0000025557092550_0 .net *"_ivl_69", 0 0, L_0000025557145ad0;  1 drivers
v0000025557094030_0 .net *"_ivl_71", 0 0, L_00000255571455d0;  1 drivers
v00000255570938b0_0 .net *"_ivl_72", 0 0, L_00000255570eb930;  1 drivers
v0000025557093b30_0 .net *"_ivl_75", 0 0, L_0000025557145fd0;  1 drivers
v0000025557091bf0_0 .net *"_ivl_77", 0 0, L_0000025557145e90;  1 drivers
v0000025557092eb0_0 .net *"_ivl_78", 0 0, L_00000255570ecc70;  1 drivers
v0000025557093e50_0 .net *"_ivl_81", 0 0, L_00000255571467f0;  1 drivers
v0000025557092e10_0 .net *"_ivl_83", 0 0, L_00000255571458f0;  1 drivers
v0000025557093130_0 .net *"_ivl_84", 0 0, L_00000255570eb9a0;  1 drivers
v0000025557093950_0 .net *"_ivl_87", 0 0, L_0000025557146e30;  1 drivers
v0000025557092f50_0 .net *"_ivl_89", 0 0, L_0000025557146390;  1 drivers
v0000025557091d30_0 .net *"_ivl_9", 0 0, L_00000255570d4190;  1 drivers
v0000025557093c70_0 .net *"_ivl_90", 0 0, L_00000255570eb4d0;  1 drivers
v00000255570925f0_0 .net *"_ivl_93", 0 0, L_00000255571464d0;  1 drivers
v0000025557093f90_0 .net *"_ivl_95", 0 0, L_0000025557146570;  1 drivers
v0000025557093630_0 .net *"_ivl_96", 0 0, L_00000255570ec2d0;  1 drivers
v0000025557094170_0 .net *"_ivl_99", 0 0, L_0000025557146610;  1 drivers
v00000255570929b0_0 .net "a", 31 0, v000002555709fe00_0;  alias, 1 drivers
v0000025557092d70_0 .net "b", 31 0, v000002555709f680_0;  alias, 1 drivers
v0000025557094350_0 .net "out", 0 0, L_00000255570ebe70;  alias, 1 drivers
v0000025557093090_0 .net "temp", 31 0, L_00000255571462f0;  1 drivers
L_00000255570d3e70 .part v000002555709fe00_0, 0, 1;
L_00000255570d4050 .part v000002555709f680_0, 0, 1;
L_00000255570d4190 .part v000002555709fe00_0, 1, 1;
L_00000255570d2610 .part v000002555709f680_0, 1, 1;
L_00000255570d2d90 .part v000002555709fe00_0, 2, 1;
L_00000255570d2e30 .part v000002555709f680_0, 2, 1;
L_00000255570d3010 .part v000002555709fe00_0, 3, 1;
L_00000255570d30b0 .part v000002555709f680_0, 3, 1;
L_00000255570d3150 .part v000002555709fe00_0, 4, 1;
L_00000255570d3290 .part v000002555709f680_0, 4, 1;
L_00000255570d3510 .part v000002555709fe00_0, 5, 1;
L_00000255570d33d0 .part v000002555709f680_0, 5, 1;
L_00000255571470b0 .part v000002555709fe00_0, 6, 1;
L_0000025557145490 .part v000002555709f680_0, 6, 1;
L_0000025557145990 .part v000002555709fe00_0, 7, 1;
L_0000025557145df0 .part v000002555709f680_0, 7, 1;
L_0000025557146430 .part v000002555709fe00_0, 8, 1;
L_0000025557146110 .part v000002555709f680_0, 8, 1;
L_00000255571461b0 .part v000002555709fe00_0, 9, 1;
L_0000025557145a30 .part v000002555709f680_0, 9, 1;
L_0000025557145710 .part v000002555709fe00_0, 10, 1;
L_00000255571452b0 .part v000002555709f680_0, 10, 1;
L_0000025557145ad0 .part v000002555709fe00_0, 11, 1;
L_00000255571455d0 .part v000002555709f680_0, 11, 1;
L_0000025557145fd0 .part v000002555709fe00_0, 12, 1;
L_0000025557145e90 .part v000002555709f680_0, 12, 1;
L_00000255571467f0 .part v000002555709fe00_0, 13, 1;
L_00000255571458f0 .part v000002555709f680_0, 13, 1;
L_0000025557146e30 .part v000002555709fe00_0, 14, 1;
L_0000025557146390 .part v000002555709f680_0, 14, 1;
L_00000255571464d0 .part v000002555709fe00_0, 15, 1;
L_0000025557146570 .part v000002555709f680_0, 15, 1;
L_0000025557146610 .part v000002555709fe00_0, 16, 1;
L_00000255571457b0 .part v000002555709f680_0, 16, 1;
L_0000025557147150 .part v000002555709fe00_0, 17, 1;
L_0000025557147510 .part v000002555709f680_0, 17, 1;
L_0000025557145cb0 .part v000002555709fe00_0, 18, 1;
L_00000255571466b0 .part v000002555709f680_0, 18, 1;
L_0000025557145b70 .part v000002555709fe00_0, 19, 1;
L_0000025557146f70 .part v000002555709f680_0, 19, 1;
L_00000255571469d0 .part v000002555709fe00_0, 20, 1;
L_00000255571471f0 .part v000002555709f680_0, 20, 1;
L_0000025557147290 .part v000002555709fe00_0, 21, 1;
L_0000025557147010 .part v000002555709f680_0, 21, 1;
L_0000025557145530 .part v000002555709fe00_0, 22, 1;
L_0000025557145f30 .part v000002555709f680_0, 22, 1;
L_0000025557145850 .part v000002555709fe00_0, 23, 1;
L_0000025557146070 .part v000002555709f680_0, 23, 1;
L_0000025557145350 .part v000002555709fe00_0, 24, 1;
L_0000025557146cf0 .part v000002555709f680_0, 24, 1;
L_0000025557146a70 .part v000002555709fe00_0, 25, 1;
L_0000025557146250 .part v000002555709f680_0, 25, 1;
L_0000025557145c10 .part v000002555709fe00_0, 26, 1;
L_0000025557146750 .part v000002555709f680_0, 26, 1;
L_00000255571473d0 .part v000002555709fe00_0, 27, 1;
L_0000025557146d90 .part v000002555709f680_0, 27, 1;
L_0000025557147470 .part v000002555709fe00_0, 28, 1;
L_00000255571475b0 .part v000002555709f680_0, 28, 1;
L_0000025557146930 .part v000002555709fe00_0, 29, 1;
L_0000025557145210 .part v000002555709f680_0, 29, 1;
L_00000255571453f0 .part v000002555709fe00_0, 30, 1;
L_0000025557145d50 .part v000002555709f680_0, 30, 1;
LS_00000255571462f0_0_0 .concat8 [ 1 1 1 1], L_00000255570ec5e0, L_00000255570ec8f0, L_00000255570ec730, L_00000255570ecb90;
LS_00000255571462f0_0_4 .concat8 [ 1 1 1 1], L_00000255570ec3b0, L_00000255570ecc00, L_00000255570ec570, L_00000255570eb7e0;
LS_00000255571462f0_0_8 .concat8 [ 1 1 1 1], L_00000255570ec110, L_00000255570ec490, L_00000255570eba80, L_00000255570ec260;
LS_00000255571462f0_0_12 .concat8 [ 1 1 1 1], L_00000255570eb930, L_00000255570ecc70, L_00000255570eb9a0, L_00000255570eb4d0;
LS_00000255571462f0_0_16 .concat8 [ 1 1 1 1], L_00000255570ec2d0, L_00000255570ebd20, L_00000255570ecce0, L_00000255570ecd50;
LS_00000255571462f0_0_20 .concat8 [ 1 1 1 1], L_00000255570ec340, L_00000255570ebb60, L_00000255570ec7a0, L_00000255570ebcb0;
LS_00000255571462f0_0_24 .concat8 [ 1 1 1 1], L_00000255570ec420, L_00000255570eb540, L_00000255570ecdc0, L_00000255570ec6c0;
LS_00000255571462f0_0_28 .concat8 [ 1 1 1 1], L_00000255570ebd90, L_00000255570ece30, L_00000255570ecea0, L_00000255570eb5b0;
LS_00000255571462f0_1_0 .concat8 [ 4 4 4 4], LS_00000255571462f0_0_0, LS_00000255571462f0_0_4, LS_00000255571462f0_0_8, LS_00000255571462f0_0_12;
LS_00000255571462f0_1_4 .concat8 [ 4 4 4 4], LS_00000255571462f0_0_16, LS_00000255571462f0_0_20, LS_00000255571462f0_0_24, LS_00000255571462f0_0_28;
L_00000255571462f0 .concat8 [ 16 16 0 0], LS_00000255571462f0_1_0, LS_00000255571462f0_1_4;
L_0000025557146b10 .part v000002555709fe00_0, 31, 1;
L_0000025557147330 .part v000002555709f680_0, 31, 1;
L_00000255571450d0 .part L_00000255571462f0, 0, 1;
L_0000025557145670 .part L_00000255571462f0, 1, 1;
L_0000025557146c50 .part L_00000255571462f0, 2, 1;
L_0000025557146890 .part L_00000255571462f0, 3, 1;
L_0000025557146bb0 .part L_00000255571462f0, 4, 1;
L_0000025557146ed0 .part L_00000255571462f0, 5, 1;
L_0000025557147650 .part L_00000255571462f0, 6, 1;
L_00000255571476f0 .part L_00000255571462f0, 7, 1;
L_0000025557144f90 .part L_00000255571462f0, 8, 1;
L_0000025557145030 .part L_00000255571462f0, 9, 1;
L_0000025557145170 .part L_00000255571462f0, 10, 1;
L_0000025557147b50 .part L_00000255571462f0, 11, 1;
L_0000025557147e70 .part L_00000255571462f0, 12, 1;
L_0000025557147c90 .part L_00000255571462f0, 13, 1;
L_0000025557147790 .part L_00000255571462f0, 14, 1;
L_0000025557147a10 .part L_00000255571462f0, 15, 1;
L_0000025557147d30 .part L_00000255571462f0, 16, 1;
L_0000025557147830 .part L_00000255571462f0, 17, 1;
L_0000025557147bf0 .part L_00000255571462f0, 18, 1;
L_0000025557147dd0 .part L_00000255571462f0, 19, 1;
L_00000255571478d0 .part L_00000255571462f0, 20, 1;
L_0000025557147970 .part L_00000255571462f0, 21, 1;
L_0000025557147ab0 .part L_00000255571462f0, 22, 1;
L_00000255571425b0 .part L_00000255571462f0, 23, 1;
L_0000025557142290 .part L_00000255571462f0, 24, 1;
L_0000025557140c10 .part L_00000255571462f0, 25, 1;
L_0000025557141e30 .part L_00000255571462f0, 26, 1;
L_0000025557141bb0 .part L_00000255571462f0, 27, 1;
L_0000025557141a70 .part L_00000255571462f0, 28, 1;
L_0000025557140170 .part L_00000255571462f0, 29, 1;
L_0000025557141570 .part L_00000255571462f0, 30, 1;
L_0000025557141110 .part L_00000255571462f0, 31, 1;
S_0000025556e58200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000025556e59c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000025557029810 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000255570eb770 .functor NOT 1, L_00000255570d3970, C4<0>, C4<0>, C4<0>;
v0000025557092230_0 .net "A", 31 0, v000002555709fe00_0;  alias, 1 drivers
v0000025557092690_0 .net "ALUOP", 3 0, v0000025557093450_0;  alias, 1 drivers
v00000255570922d0_0 .net "B", 31 0, v000002555709f680_0;  alias, 1 drivers
v0000025557092730_0 .var "CF", 0 0;
v00000255570933b0_0 .net "ZF", 0 0, L_00000255570eb770;  alias, 1 drivers
v0000025557092c30_0 .net *"_ivl_1", 0 0, L_00000255570d3970;  1 drivers
v0000025557092cd0_0 .var "res", 31 0;
E_000002555702a290 .event anyedge, v0000025557092690_0, v00000255570929b0_0, v0000025557092d70_0, v0000025557092730_0;
L_00000255570d3970 .reduce/or v0000025557092cd0_0;
S_0000025556e58390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000025556e59c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000255570963b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570963e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000025557096420 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000025557096458 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000025557096490 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570964c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000025557096500 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000025557096538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000025557096570 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570965a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570965e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000025557096618 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000025557096650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000025557096688 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570966c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570966f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000025557096730 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000025557096768 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570967a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570967d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000025557096810 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000025557096848 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000025557096880 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570968b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570968f0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000025557093450_0 .var "ALU_OP", 3 0;
v00000255570934f0_0 .net "opcode", 11 0, v000002555709dd80_0;  alias, 1 drivers
E_000002555702a3d0 .event anyedge, v0000025556f8e000_0;
S_0000025556e9d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000255570a0f80_0 .net "EX1_forward_to_B", 31 0, v00000255570a08a0_0;  alias, 1 drivers
v00000255570a0bc0_0 .net "EX_PFC", 31 0, v00000255570a0800_0;  alias, 1 drivers
v00000255570a0da0_0 .net "EX_PFC_to_IF", 31 0, L_00000255570d2930;  alias, 1 drivers
v00000255570a0c60_0 .net "alu_selA", 1 0, L_00000255570d5310;  alias, 1 drivers
v00000255570a04e0_0 .net "alu_selB", 1 0, L_00000255570d7390;  alias, 1 drivers
v00000255570a0e40_0 .net "ex_haz", 31 0, v000002555708ee00_0;  alias, 1 drivers
v00000255570a0580_0 .net "id_haz", 31 0, L_00000255570d24d0;  alias, 1 drivers
v00000255570a0b20_0 .net "is_jr", 0 0, v00000255570a12a0_0;  alias, 1 drivers
v00000255570a0760_0 .net "mem_haz", 31 0, L_00000255570ed0d0;  alias, 1 drivers
v00000255570a15c0_0 .net "oper1", 31 0, L_00000255570d8e40;  alias, 1 drivers
v00000255570a0620_0 .net "oper2", 31 0, L_00000255570eb850;  alias, 1 drivers
v00000255570a03a0_0 .net "pc", 31 0, v00000255570a1520_0;  alias, 1 drivers
v00000255570a0d00_0 .net "rs1", 31 0, v00000255570a17a0_0;  alias, 1 drivers
v00000255570a1020_0 .net "rs2_in", 31 0, v00000255570a01c0_0;  alias, 1 drivers
v00000255570a0940_0 .net "rs2_out", 31 0, L_00000255570eb700;  alias, 1 drivers
v00000255570a0440_0 .net "store_rs2_forward", 1 0, L_00000255570d7430;  alias, 1 drivers
L_00000255570d2930 .functor MUXZ 32, v00000255570a0800_0, L_00000255570d8e40, v00000255570a12a0_0, C4<>;
S_0000025556e9da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000025556e9d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002555702a090 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000255570d7c50 .functor NOT 1, L_00000255570d2110, C4<0>, C4<0>, C4<0>;
L_00000255570d8270 .functor NOT 1, L_00000255570d35b0, C4<0>, C4<0>, C4<0>;
L_00000255570d82e0 .functor NOT 1, L_00000255570d42d0, C4<0>, C4<0>, C4<0>;
L_00000255570d84a0 .functor NOT 1, L_00000255570d3f10, C4<0>, C4<0>, C4<0>;
L_00000255570d8b30 .functor AND 32, L_00000255570d8ac0, v00000255570a17a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570d8350 .functor AND 32, L_00000255570d90e0, L_00000255570ed0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570d8ba0 .functor OR 32, L_00000255570d8b30, L_00000255570d8350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000255570d9000 .functor AND 32, L_00000255570d7da0, v000002555708ee00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570d7cc0 .functor OR 32, L_00000255570d8ba0, L_00000255570d9000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000255570d8d60 .functor AND 32, L_00000255570d83c0, L_00000255570d24d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570d8e40 .functor OR 32, L_00000255570d7cc0, L_00000255570d8d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025557094df0_0 .net *"_ivl_1", 0 0, L_00000255570d2110;  1 drivers
v00000255570952f0_0 .net *"_ivl_13", 0 0, L_00000255570d42d0;  1 drivers
v0000025557094d50_0 .net *"_ivl_14", 0 0, L_00000255570d82e0;  1 drivers
v0000025557094f30_0 .net *"_ivl_19", 0 0, L_00000255570d3470;  1 drivers
v0000025557095390_0 .net *"_ivl_2", 0 0, L_00000255570d7c50;  1 drivers
v0000025557099480_0 .net *"_ivl_23", 0 0, L_00000255570d21b0;  1 drivers
v00000255570984e0_0 .net *"_ivl_27", 0 0, L_00000255570d3f10;  1 drivers
v0000025557098b20_0 .net *"_ivl_28", 0 0, L_00000255570d84a0;  1 drivers
v0000025557097a40_0 .net *"_ivl_33", 0 0, L_00000255570d2750;  1 drivers
v00000255570986c0_0 .net *"_ivl_37", 0 0, L_00000255570d4230;  1 drivers
v000002555709a100_0 .net *"_ivl_40", 31 0, L_00000255570d8b30;  1 drivers
v0000025557099520_0 .net *"_ivl_42", 31 0, L_00000255570d8350;  1 drivers
v00000255570993e0_0 .net *"_ivl_44", 31 0, L_00000255570d8ba0;  1 drivers
v0000025557097d60_0 .net *"_ivl_46", 31 0, L_00000255570d9000;  1 drivers
v0000025557099fc0_0 .net *"_ivl_48", 31 0, L_00000255570d7cc0;  1 drivers
v0000025557099020_0 .net *"_ivl_50", 31 0, L_00000255570d8d60;  1 drivers
v0000025557098300_0 .net *"_ivl_7", 0 0, L_00000255570d35b0;  1 drivers
v0000025557099de0_0 .net *"_ivl_8", 0 0, L_00000255570d8270;  1 drivers
v0000025557097ae0_0 .net "ina", 31 0, v00000255570a17a0_0;  alias, 1 drivers
v0000025557098620_0 .net "inb", 31 0, L_00000255570ed0d0;  alias, 1 drivers
v00000255570979a0_0 .net "inc", 31 0, v000002555708ee00_0;  alias, 1 drivers
v00000255570989e0_0 .net "ind", 31 0, L_00000255570d24d0;  alias, 1 drivers
v0000025557098bc0_0 .net "out", 31 0, L_00000255570d8e40;  alias, 1 drivers
v0000025557098580_0 .net "s0", 31 0, L_00000255570d8ac0;  1 drivers
v0000025557097e00_0 .net "s1", 31 0, L_00000255570d90e0;  1 drivers
v0000025557098800_0 .net "s2", 31 0, L_00000255570d7da0;  1 drivers
v0000025557098c60_0 .net "s3", 31 0, L_00000255570d83c0;  1 drivers
v0000025557099b60_0 .net "sel", 1 0, L_00000255570d5310;  alias, 1 drivers
L_00000255570d2110 .part L_00000255570d5310, 1, 1;
LS_00000255570d1df0_0_0 .concat [ 1 1 1 1], L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50;
LS_00000255570d1df0_0_4 .concat [ 1 1 1 1], L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50;
LS_00000255570d1df0_0_8 .concat [ 1 1 1 1], L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50;
LS_00000255570d1df0_0_12 .concat [ 1 1 1 1], L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50;
LS_00000255570d1df0_0_16 .concat [ 1 1 1 1], L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50;
LS_00000255570d1df0_0_20 .concat [ 1 1 1 1], L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50;
LS_00000255570d1df0_0_24 .concat [ 1 1 1 1], L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50;
LS_00000255570d1df0_0_28 .concat [ 1 1 1 1], L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50, L_00000255570d7c50;
LS_00000255570d1df0_1_0 .concat [ 4 4 4 4], LS_00000255570d1df0_0_0, LS_00000255570d1df0_0_4, LS_00000255570d1df0_0_8, LS_00000255570d1df0_0_12;
LS_00000255570d1df0_1_4 .concat [ 4 4 4 4], LS_00000255570d1df0_0_16, LS_00000255570d1df0_0_20, LS_00000255570d1df0_0_24, LS_00000255570d1df0_0_28;
L_00000255570d1df0 .concat [ 16 16 0 0], LS_00000255570d1df0_1_0, LS_00000255570d1df0_1_4;
L_00000255570d35b0 .part L_00000255570d5310, 0, 1;
LS_00000255570d2bb0_0_0 .concat [ 1 1 1 1], L_00000255570d8270, L_00000255570d8270, L_00000255570d8270, L_00000255570d8270;
LS_00000255570d2bb0_0_4 .concat [ 1 1 1 1], L_00000255570d8270, L_00000255570d8270, L_00000255570d8270, L_00000255570d8270;
LS_00000255570d2bb0_0_8 .concat [ 1 1 1 1], L_00000255570d8270, L_00000255570d8270, L_00000255570d8270, L_00000255570d8270;
LS_00000255570d2bb0_0_12 .concat [ 1 1 1 1], L_00000255570d8270, L_00000255570d8270, L_00000255570d8270, L_00000255570d8270;
LS_00000255570d2bb0_0_16 .concat [ 1 1 1 1], L_00000255570d8270, L_00000255570d8270, L_00000255570d8270, L_00000255570d8270;
LS_00000255570d2bb0_0_20 .concat [ 1 1 1 1], L_00000255570d8270, L_00000255570d8270, L_00000255570d8270, L_00000255570d8270;
LS_00000255570d2bb0_0_24 .concat [ 1 1 1 1], L_00000255570d8270, L_00000255570d8270, L_00000255570d8270, L_00000255570d8270;
LS_00000255570d2bb0_0_28 .concat [ 1 1 1 1], L_00000255570d8270, L_00000255570d8270, L_00000255570d8270, L_00000255570d8270;
LS_00000255570d2bb0_1_0 .concat [ 4 4 4 4], LS_00000255570d2bb0_0_0, LS_00000255570d2bb0_0_4, LS_00000255570d2bb0_0_8, LS_00000255570d2bb0_0_12;
LS_00000255570d2bb0_1_4 .concat [ 4 4 4 4], LS_00000255570d2bb0_0_16, LS_00000255570d2bb0_0_20, LS_00000255570d2bb0_0_24, LS_00000255570d2bb0_0_28;
L_00000255570d2bb0 .concat [ 16 16 0 0], LS_00000255570d2bb0_1_0, LS_00000255570d2bb0_1_4;
L_00000255570d42d0 .part L_00000255570d5310, 1, 1;
LS_00000255570d2a70_0_0 .concat [ 1 1 1 1], L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0;
LS_00000255570d2a70_0_4 .concat [ 1 1 1 1], L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0;
LS_00000255570d2a70_0_8 .concat [ 1 1 1 1], L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0;
LS_00000255570d2a70_0_12 .concat [ 1 1 1 1], L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0;
LS_00000255570d2a70_0_16 .concat [ 1 1 1 1], L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0;
LS_00000255570d2a70_0_20 .concat [ 1 1 1 1], L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0;
LS_00000255570d2a70_0_24 .concat [ 1 1 1 1], L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0;
LS_00000255570d2a70_0_28 .concat [ 1 1 1 1], L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0, L_00000255570d82e0;
LS_00000255570d2a70_1_0 .concat [ 4 4 4 4], LS_00000255570d2a70_0_0, LS_00000255570d2a70_0_4, LS_00000255570d2a70_0_8, LS_00000255570d2a70_0_12;
LS_00000255570d2a70_1_4 .concat [ 4 4 4 4], LS_00000255570d2a70_0_16, LS_00000255570d2a70_0_20, LS_00000255570d2a70_0_24, LS_00000255570d2a70_0_28;
L_00000255570d2a70 .concat [ 16 16 0 0], LS_00000255570d2a70_1_0, LS_00000255570d2a70_1_4;
L_00000255570d3470 .part L_00000255570d5310, 0, 1;
LS_00000255570d3650_0_0 .concat [ 1 1 1 1], L_00000255570d3470, L_00000255570d3470, L_00000255570d3470, L_00000255570d3470;
LS_00000255570d3650_0_4 .concat [ 1 1 1 1], L_00000255570d3470, L_00000255570d3470, L_00000255570d3470, L_00000255570d3470;
LS_00000255570d3650_0_8 .concat [ 1 1 1 1], L_00000255570d3470, L_00000255570d3470, L_00000255570d3470, L_00000255570d3470;
LS_00000255570d3650_0_12 .concat [ 1 1 1 1], L_00000255570d3470, L_00000255570d3470, L_00000255570d3470, L_00000255570d3470;
LS_00000255570d3650_0_16 .concat [ 1 1 1 1], L_00000255570d3470, L_00000255570d3470, L_00000255570d3470, L_00000255570d3470;
LS_00000255570d3650_0_20 .concat [ 1 1 1 1], L_00000255570d3470, L_00000255570d3470, L_00000255570d3470, L_00000255570d3470;
LS_00000255570d3650_0_24 .concat [ 1 1 1 1], L_00000255570d3470, L_00000255570d3470, L_00000255570d3470, L_00000255570d3470;
LS_00000255570d3650_0_28 .concat [ 1 1 1 1], L_00000255570d3470, L_00000255570d3470, L_00000255570d3470, L_00000255570d3470;
LS_00000255570d3650_1_0 .concat [ 4 4 4 4], LS_00000255570d3650_0_0, LS_00000255570d3650_0_4, LS_00000255570d3650_0_8, LS_00000255570d3650_0_12;
LS_00000255570d3650_1_4 .concat [ 4 4 4 4], LS_00000255570d3650_0_16, LS_00000255570d3650_0_20, LS_00000255570d3650_0_24, LS_00000255570d3650_0_28;
L_00000255570d3650 .concat [ 16 16 0 0], LS_00000255570d3650_1_0, LS_00000255570d3650_1_4;
L_00000255570d21b0 .part L_00000255570d5310, 1, 1;
LS_00000255570d44b0_0_0 .concat [ 1 1 1 1], L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0;
LS_00000255570d44b0_0_4 .concat [ 1 1 1 1], L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0;
LS_00000255570d44b0_0_8 .concat [ 1 1 1 1], L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0;
LS_00000255570d44b0_0_12 .concat [ 1 1 1 1], L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0;
LS_00000255570d44b0_0_16 .concat [ 1 1 1 1], L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0;
LS_00000255570d44b0_0_20 .concat [ 1 1 1 1], L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0;
LS_00000255570d44b0_0_24 .concat [ 1 1 1 1], L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0;
LS_00000255570d44b0_0_28 .concat [ 1 1 1 1], L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0, L_00000255570d21b0;
LS_00000255570d44b0_1_0 .concat [ 4 4 4 4], LS_00000255570d44b0_0_0, LS_00000255570d44b0_0_4, LS_00000255570d44b0_0_8, LS_00000255570d44b0_0_12;
LS_00000255570d44b0_1_4 .concat [ 4 4 4 4], LS_00000255570d44b0_0_16, LS_00000255570d44b0_0_20, LS_00000255570d44b0_0_24, LS_00000255570d44b0_0_28;
L_00000255570d44b0 .concat [ 16 16 0 0], LS_00000255570d44b0_1_0, LS_00000255570d44b0_1_4;
L_00000255570d3f10 .part L_00000255570d5310, 0, 1;
LS_00000255570d26b0_0_0 .concat [ 1 1 1 1], L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0;
LS_00000255570d26b0_0_4 .concat [ 1 1 1 1], L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0;
LS_00000255570d26b0_0_8 .concat [ 1 1 1 1], L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0;
LS_00000255570d26b0_0_12 .concat [ 1 1 1 1], L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0;
LS_00000255570d26b0_0_16 .concat [ 1 1 1 1], L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0;
LS_00000255570d26b0_0_20 .concat [ 1 1 1 1], L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0;
LS_00000255570d26b0_0_24 .concat [ 1 1 1 1], L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0;
LS_00000255570d26b0_0_28 .concat [ 1 1 1 1], L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0, L_00000255570d84a0;
LS_00000255570d26b0_1_0 .concat [ 4 4 4 4], LS_00000255570d26b0_0_0, LS_00000255570d26b0_0_4, LS_00000255570d26b0_0_8, LS_00000255570d26b0_0_12;
LS_00000255570d26b0_1_4 .concat [ 4 4 4 4], LS_00000255570d26b0_0_16, LS_00000255570d26b0_0_20, LS_00000255570d26b0_0_24, LS_00000255570d26b0_0_28;
L_00000255570d26b0 .concat [ 16 16 0 0], LS_00000255570d26b0_1_0, LS_00000255570d26b0_1_4;
L_00000255570d2750 .part L_00000255570d5310, 1, 1;
LS_00000255570d2cf0_0_0 .concat [ 1 1 1 1], L_00000255570d2750, L_00000255570d2750, L_00000255570d2750, L_00000255570d2750;
LS_00000255570d2cf0_0_4 .concat [ 1 1 1 1], L_00000255570d2750, L_00000255570d2750, L_00000255570d2750, L_00000255570d2750;
LS_00000255570d2cf0_0_8 .concat [ 1 1 1 1], L_00000255570d2750, L_00000255570d2750, L_00000255570d2750, L_00000255570d2750;
LS_00000255570d2cf0_0_12 .concat [ 1 1 1 1], L_00000255570d2750, L_00000255570d2750, L_00000255570d2750, L_00000255570d2750;
LS_00000255570d2cf0_0_16 .concat [ 1 1 1 1], L_00000255570d2750, L_00000255570d2750, L_00000255570d2750, L_00000255570d2750;
LS_00000255570d2cf0_0_20 .concat [ 1 1 1 1], L_00000255570d2750, L_00000255570d2750, L_00000255570d2750, L_00000255570d2750;
LS_00000255570d2cf0_0_24 .concat [ 1 1 1 1], L_00000255570d2750, L_00000255570d2750, L_00000255570d2750, L_00000255570d2750;
LS_00000255570d2cf0_0_28 .concat [ 1 1 1 1], L_00000255570d2750, L_00000255570d2750, L_00000255570d2750, L_00000255570d2750;
LS_00000255570d2cf0_1_0 .concat [ 4 4 4 4], LS_00000255570d2cf0_0_0, LS_00000255570d2cf0_0_4, LS_00000255570d2cf0_0_8, LS_00000255570d2cf0_0_12;
LS_00000255570d2cf0_1_4 .concat [ 4 4 4 4], LS_00000255570d2cf0_0_16, LS_00000255570d2cf0_0_20, LS_00000255570d2cf0_0_24, LS_00000255570d2cf0_0_28;
L_00000255570d2cf0 .concat [ 16 16 0 0], LS_00000255570d2cf0_1_0, LS_00000255570d2cf0_1_4;
L_00000255570d4230 .part L_00000255570d5310, 0, 1;
LS_00000255570d2b10_0_0 .concat [ 1 1 1 1], L_00000255570d4230, L_00000255570d4230, L_00000255570d4230, L_00000255570d4230;
LS_00000255570d2b10_0_4 .concat [ 1 1 1 1], L_00000255570d4230, L_00000255570d4230, L_00000255570d4230, L_00000255570d4230;
LS_00000255570d2b10_0_8 .concat [ 1 1 1 1], L_00000255570d4230, L_00000255570d4230, L_00000255570d4230, L_00000255570d4230;
LS_00000255570d2b10_0_12 .concat [ 1 1 1 1], L_00000255570d4230, L_00000255570d4230, L_00000255570d4230, L_00000255570d4230;
LS_00000255570d2b10_0_16 .concat [ 1 1 1 1], L_00000255570d4230, L_00000255570d4230, L_00000255570d4230, L_00000255570d4230;
LS_00000255570d2b10_0_20 .concat [ 1 1 1 1], L_00000255570d4230, L_00000255570d4230, L_00000255570d4230, L_00000255570d4230;
LS_00000255570d2b10_0_24 .concat [ 1 1 1 1], L_00000255570d4230, L_00000255570d4230, L_00000255570d4230, L_00000255570d4230;
LS_00000255570d2b10_0_28 .concat [ 1 1 1 1], L_00000255570d4230, L_00000255570d4230, L_00000255570d4230, L_00000255570d4230;
LS_00000255570d2b10_1_0 .concat [ 4 4 4 4], LS_00000255570d2b10_0_0, LS_00000255570d2b10_0_4, LS_00000255570d2b10_0_8, LS_00000255570d2b10_0_12;
LS_00000255570d2b10_1_4 .concat [ 4 4 4 4], LS_00000255570d2b10_0_16, LS_00000255570d2b10_0_20, LS_00000255570d2b10_0_24, LS_00000255570d2b10_0_28;
L_00000255570d2b10 .concat [ 16 16 0 0], LS_00000255570d2b10_1_0, LS_00000255570d2b10_1_4;
S_0000025556e90940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000025556e9da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570d8ac0 .functor AND 32, L_00000255570d1df0, L_00000255570d2bb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025557094530_0 .net "in1", 31 0, L_00000255570d1df0;  1 drivers
v00000255570951b0_0 .net "in2", 31 0, L_00000255570d2bb0;  1 drivers
v0000025557094ad0_0 .net "out", 31 0, L_00000255570d8ac0;  alias, 1 drivers
S_0000025556e90ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000025556e9da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570d90e0 .functor AND 32, L_00000255570d2a70, L_00000255570d3650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025557094e90_0 .net "in1", 31 0, L_00000255570d2a70;  1 drivers
v0000025557094710_0 .net "in2", 31 0, L_00000255570d3650;  1 drivers
v00000255570945d0_0 .net "out", 31 0, L_00000255570d90e0;  alias, 1 drivers
S_0000025556e3c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000025556e9da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570d7da0 .functor AND 32, L_00000255570d44b0, L_00000255570d26b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025557094670_0 .net "in1", 31 0, L_00000255570d44b0;  1 drivers
v00000255570947b0_0 .net "in2", 31 0, L_00000255570d26b0;  1 drivers
v0000025557094850_0 .net "out", 31 0, L_00000255570d7da0;  alias, 1 drivers
S_0000025557096e30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000025556e9da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570d83c0 .functor AND 32, L_00000255570d2cf0, L_00000255570d2b10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025557094990_0 .net "in1", 31 0, L_00000255570d2cf0;  1 drivers
v0000025557094a30_0 .net "in2", 31 0, L_00000255570d2b10;  1 drivers
v0000025557095250_0 .net "out", 31 0, L_00000255570d83c0;  alias, 1 drivers
S_0000025557096b10 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000025556e9d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002555702a410 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000255570d7d30 .functor NOT 1, L_00000255570d22f0, C4<0>, C4<0>, C4<0>;
L_00000255570d8f90 .functor NOT 1, L_00000255570d2570, C4<0>, C4<0>, C4<0>;
L_00000255570d76a0 .functor NOT 1, L_00000255570d3a10, C4<0>, C4<0>, C4<0>;
L_0000025557011e80 .functor NOT 1, L_00000255570d3bf0, C4<0>, C4<0>, C4<0>;
L_00000255570ec880 .functor AND 32, L_00000255570d8f20, v00000255570a08a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570ec0a0 .functor AND 32, L_00000255570d9070, L_00000255570ed0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570ebf50 .functor OR 32, L_00000255570ec880, L_00000255570ec0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000255570ebaf0 .functor AND 32, L_00000255570d7710, v000002555708ee00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570ecab0 .functor OR 32, L_00000255570ebf50, L_00000255570ebaf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000255570ec500 .functor AND 32, L_00000255570ec960, L_00000255570d24d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570eb850 .functor OR 32, L_00000255570ecab0, L_00000255570ec500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025557099d40_0 .net *"_ivl_1", 0 0, L_00000255570d22f0;  1 drivers
v00000255570995c0_0 .net *"_ivl_13", 0 0, L_00000255570d3a10;  1 drivers
v0000025557098da0_0 .net *"_ivl_14", 0 0, L_00000255570d76a0;  1 drivers
v0000025557097f40_0 .net *"_ivl_19", 0 0, L_00000255570d3ab0;  1 drivers
v00000255570997a0_0 .net *"_ivl_2", 0 0, L_00000255570d7d30;  1 drivers
v0000025557099660_0 .net *"_ivl_23", 0 0, L_00000255570d2250;  1 drivers
v0000025557099ac0_0 .net *"_ivl_27", 0 0, L_00000255570d3bf0;  1 drivers
v0000025557098ee0_0 .net *"_ivl_28", 0 0, L_0000025557011e80;  1 drivers
v0000025557098260_0 .net *"_ivl_33", 0 0, L_00000255570d4410;  1 drivers
v0000025557099c00_0 .net *"_ivl_37", 0 0, L_00000255570d3fb0;  1 drivers
v0000025557098760_0 .net *"_ivl_40", 31 0, L_00000255570ec880;  1 drivers
v0000025557097fe0_0 .net *"_ivl_42", 31 0, L_00000255570ec0a0;  1 drivers
v00000255570988a0_0 .net *"_ivl_44", 31 0, L_00000255570ebf50;  1 drivers
v0000025557098080_0 .net *"_ivl_46", 31 0, L_00000255570ebaf0;  1 drivers
v0000025557099700_0 .net *"_ivl_48", 31 0, L_00000255570ecab0;  1 drivers
v0000025557099840_0 .net *"_ivl_50", 31 0, L_00000255570ec500;  1 drivers
v0000025557098120_0 .net *"_ivl_7", 0 0, L_00000255570d2570;  1 drivers
v00000255570983a0_0 .net *"_ivl_8", 0 0, L_00000255570d8f90;  1 drivers
v0000025557098440_0 .net "ina", 31 0, v00000255570a08a0_0;  alias, 1 drivers
v0000025557098f80_0 .net "inb", 31 0, L_00000255570ed0d0;  alias, 1 drivers
v0000025557098940_0 .net "inc", 31 0, v000002555708ee00_0;  alias, 1 drivers
v0000025557098a80_0 .net "ind", 31 0, L_00000255570d24d0;  alias, 1 drivers
v0000025557098e40_0 .net "out", 31 0, L_00000255570eb850;  alias, 1 drivers
v00000255570998e0_0 .net "s0", 31 0, L_00000255570d8f20;  1 drivers
v0000025557099160_0 .net "s1", 31 0, L_00000255570d9070;  1 drivers
v0000025557099200_0 .net "s2", 31 0, L_00000255570d7710;  1 drivers
v0000025557099980_0 .net "s3", 31 0, L_00000255570ec960;  1 drivers
v00000255570992a0_0 .net "sel", 1 0, L_00000255570d7390;  alias, 1 drivers
L_00000255570d22f0 .part L_00000255570d7390, 1, 1;
LS_00000255570d2c50_0_0 .concat [ 1 1 1 1], L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30;
LS_00000255570d2c50_0_4 .concat [ 1 1 1 1], L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30;
LS_00000255570d2c50_0_8 .concat [ 1 1 1 1], L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30;
LS_00000255570d2c50_0_12 .concat [ 1 1 1 1], L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30;
LS_00000255570d2c50_0_16 .concat [ 1 1 1 1], L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30;
LS_00000255570d2c50_0_20 .concat [ 1 1 1 1], L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30;
LS_00000255570d2c50_0_24 .concat [ 1 1 1 1], L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30;
LS_00000255570d2c50_0_28 .concat [ 1 1 1 1], L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30, L_00000255570d7d30;
LS_00000255570d2c50_1_0 .concat [ 4 4 4 4], LS_00000255570d2c50_0_0, LS_00000255570d2c50_0_4, LS_00000255570d2c50_0_8, LS_00000255570d2c50_0_12;
LS_00000255570d2c50_1_4 .concat [ 4 4 4 4], LS_00000255570d2c50_0_16, LS_00000255570d2c50_0_20, LS_00000255570d2c50_0_24, LS_00000255570d2c50_0_28;
L_00000255570d2c50 .concat [ 16 16 0 0], LS_00000255570d2c50_1_0, LS_00000255570d2c50_1_4;
L_00000255570d2570 .part L_00000255570d7390, 0, 1;
LS_00000255570d27f0_0_0 .concat [ 1 1 1 1], L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90;
LS_00000255570d27f0_0_4 .concat [ 1 1 1 1], L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90;
LS_00000255570d27f0_0_8 .concat [ 1 1 1 1], L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90;
LS_00000255570d27f0_0_12 .concat [ 1 1 1 1], L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90;
LS_00000255570d27f0_0_16 .concat [ 1 1 1 1], L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90;
LS_00000255570d27f0_0_20 .concat [ 1 1 1 1], L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90;
LS_00000255570d27f0_0_24 .concat [ 1 1 1 1], L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90;
LS_00000255570d27f0_0_28 .concat [ 1 1 1 1], L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90, L_00000255570d8f90;
LS_00000255570d27f0_1_0 .concat [ 4 4 4 4], LS_00000255570d27f0_0_0, LS_00000255570d27f0_0_4, LS_00000255570d27f0_0_8, LS_00000255570d27f0_0_12;
LS_00000255570d27f0_1_4 .concat [ 4 4 4 4], LS_00000255570d27f0_0_16, LS_00000255570d27f0_0_20, LS_00000255570d27f0_0_24, LS_00000255570d27f0_0_28;
L_00000255570d27f0 .concat [ 16 16 0 0], LS_00000255570d27f0_1_0, LS_00000255570d27f0_1_4;
L_00000255570d3a10 .part L_00000255570d7390, 1, 1;
LS_00000255570d36f0_0_0 .concat [ 1 1 1 1], L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0;
LS_00000255570d36f0_0_4 .concat [ 1 1 1 1], L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0;
LS_00000255570d36f0_0_8 .concat [ 1 1 1 1], L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0;
LS_00000255570d36f0_0_12 .concat [ 1 1 1 1], L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0;
LS_00000255570d36f0_0_16 .concat [ 1 1 1 1], L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0;
LS_00000255570d36f0_0_20 .concat [ 1 1 1 1], L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0;
LS_00000255570d36f0_0_24 .concat [ 1 1 1 1], L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0;
LS_00000255570d36f0_0_28 .concat [ 1 1 1 1], L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0, L_00000255570d76a0;
LS_00000255570d36f0_1_0 .concat [ 4 4 4 4], LS_00000255570d36f0_0_0, LS_00000255570d36f0_0_4, LS_00000255570d36f0_0_8, LS_00000255570d36f0_0_12;
LS_00000255570d36f0_1_4 .concat [ 4 4 4 4], LS_00000255570d36f0_0_16, LS_00000255570d36f0_0_20, LS_00000255570d36f0_0_24, LS_00000255570d36f0_0_28;
L_00000255570d36f0 .concat [ 16 16 0 0], LS_00000255570d36f0_1_0, LS_00000255570d36f0_1_4;
L_00000255570d3ab0 .part L_00000255570d7390, 0, 1;
LS_00000255570d1e90_0_0 .concat [ 1 1 1 1], L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0;
LS_00000255570d1e90_0_4 .concat [ 1 1 1 1], L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0;
LS_00000255570d1e90_0_8 .concat [ 1 1 1 1], L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0;
LS_00000255570d1e90_0_12 .concat [ 1 1 1 1], L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0;
LS_00000255570d1e90_0_16 .concat [ 1 1 1 1], L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0;
LS_00000255570d1e90_0_20 .concat [ 1 1 1 1], L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0;
LS_00000255570d1e90_0_24 .concat [ 1 1 1 1], L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0;
LS_00000255570d1e90_0_28 .concat [ 1 1 1 1], L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0, L_00000255570d3ab0;
LS_00000255570d1e90_1_0 .concat [ 4 4 4 4], LS_00000255570d1e90_0_0, LS_00000255570d1e90_0_4, LS_00000255570d1e90_0_8, LS_00000255570d1e90_0_12;
LS_00000255570d1e90_1_4 .concat [ 4 4 4 4], LS_00000255570d1e90_0_16, LS_00000255570d1e90_0_20, LS_00000255570d1e90_0_24, LS_00000255570d1e90_0_28;
L_00000255570d1e90 .concat [ 16 16 0 0], LS_00000255570d1e90_1_0, LS_00000255570d1e90_1_4;
L_00000255570d2250 .part L_00000255570d7390, 1, 1;
LS_00000255570d1fd0_0_0 .concat [ 1 1 1 1], L_00000255570d2250, L_00000255570d2250, L_00000255570d2250, L_00000255570d2250;
LS_00000255570d1fd0_0_4 .concat [ 1 1 1 1], L_00000255570d2250, L_00000255570d2250, L_00000255570d2250, L_00000255570d2250;
LS_00000255570d1fd0_0_8 .concat [ 1 1 1 1], L_00000255570d2250, L_00000255570d2250, L_00000255570d2250, L_00000255570d2250;
LS_00000255570d1fd0_0_12 .concat [ 1 1 1 1], L_00000255570d2250, L_00000255570d2250, L_00000255570d2250, L_00000255570d2250;
LS_00000255570d1fd0_0_16 .concat [ 1 1 1 1], L_00000255570d2250, L_00000255570d2250, L_00000255570d2250, L_00000255570d2250;
LS_00000255570d1fd0_0_20 .concat [ 1 1 1 1], L_00000255570d2250, L_00000255570d2250, L_00000255570d2250, L_00000255570d2250;
LS_00000255570d1fd0_0_24 .concat [ 1 1 1 1], L_00000255570d2250, L_00000255570d2250, L_00000255570d2250, L_00000255570d2250;
LS_00000255570d1fd0_0_28 .concat [ 1 1 1 1], L_00000255570d2250, L_00000255570d2250, L_00000255570d2250, L_00000255570d2250;
LS_00000255570d1fd0_1_0 .concat [ 4 4 4 4], LS_00000255570d1fd0_0_0, LS_00000255570d1fd0_0_4, LS_00000255570d1fd0_0_8, LS_00000255570d1fd0_0_12;
LS_00000255570d1fd0_1_4 .concat [ 4 4 4 4], LS_00000255570d1fd0_0_16, LS_00000255570d1fd0_0_20, LS_00000255570d1fd0_0_24, LS_00000255570d1fd0_0_28;
L_00000255570d1fd0 .concat [ 16 16 0 0], LS_00000255570d1fd0_1_0, LS_00000255570d1fd0_1_4;
L_00000255570d3bf0 .part L_00000255570d7390, 0, 1;
LS_00000255570d3330_0_0 .concat [ 1 1 1 1], L_0000025557011e80, L_0000025557011e80, L_0000025557011e80, L_0000025557011e80;
LS_00000255570d3330_0_4 .concat [ 1 1 1 1], L_0000025557011e80, L_0000025557011e80, L_0000025557011e80, L_0000025557011e80;
LS_00000255570d3330_0_8 .concat [ 1 1 1 1], L_0000025557011e80, L_0000025557011e80, L_0000025557011e80, L_0000025557011e80;
LS_00000255570d3330_0_12 .concat [ 1 1 1 1], L_0000025557011e80, L_0000025557011e80, L_0000025557011e80, L_0000025557011e80;
LS_00000255570d3330_0_16 .concat [ 1 1 1 1], L_0000025557011e80, L_0000025557011e80, L_0000025557011e80, L_0000025557011e80;
LS_00000255570d3330_0_20 .concat [ 1 1 1 1], L_0000025557011e80, L_0000025557011e80, L_0000025557011e80, L_0000025557011e80;
LS_00000255570d3330_0_24 .concat [ 1 1 1 1], L_0000025557011e80, L_0000025557011e80, L_0000025557011e80, L_0000025557011e80;
LS_00000255570d3330_0_28 .concat [ 1 1 1 1], L_0000025557011e80, L_0000025557011e80, L_0000025557011e80, L_0000025557011e80;
LS_00000255570d3330_1_0 .concat [ 4 4 4 4], LS_00000255570d3330_0_0, LS_00000255570d3330_0_4, LS_00000255570d3330_0_8, LS_00000255570d3330_0_12;
LS_00000255570d3330_1_4 .concat [ 4 4 4 4], LS_00000255570d3330_0_16, LS_00000255570d3330_0_20, LS_00000255570d3330_0_24, LS_00000255570d3330_0_28;
L_00000255570d3330 .concat [ 16 16 0 0], LS_00000255570d3330_1_0, LS_00000255570d3330_1_4;
L_00000255570d4410 .part L_00000255570d7390, 1, 1;
LS_00000255570d2ed0_0_0 .concat [ 1 1 1 1], L_00000255570d4410, L_00000255570d4410, L_00000255570d4410, L_00000255570d4410;
LS_00000255570d2ed0_0_4 .concat [ 1 1 1 1], L_00000255570d4410, L_00000255570d4410, L_00000255570d4410, L_00000255570d4410;
LS_00000255570d2ed0_0_8 .concat [ 1 1 1 1], L_00000255570d4410, L_00000255570d4410, L_00000255570d4410, L_00000255570d4410;
LS_00000255570d2ed0_0_12 .concat [ 1 1 1 1], L_00000255570d4410, L_00000255570d4410, L_00000255570d4410, L_00000255570d4410;
LS_00000255570d2ed0_0_16 .concat [ 1 1 1 1], L_00000255570d4410, L_00000255570d4410, L_00000255570d4410, L_00000255570d4410;
LS_00000255570d2ed0_0_20 .concat [ 1 1 1 1], L_00000255570d4410, L_00000255570d4410, L_00000255570d4410, L_00000255570d4410;
LS_00000255570d2ed0_0_24 .concat [ 1 1 1 1], L_00000255570d4410, L_00000255570d4410, L_00000255570d4410, L_00000255570d4410;
LS_00000255570d2ed0_0_28 .concat [ 1 1 1 1], L_00000255570d4410, L_00000255570d4410, L_00000255570d4410, L_00000255570d4410;
LS_00000255570d2ed0_1_0 .concat [ 4 4 4 4], LS_00000255570d2ed0_0_0, LS_00000255570d2ed0_0_4, LS_00000255570d2ed0_0_8, LS_00000255570d2ed0_0_12;
LS_00000255570d2ed0_1_4 .concat [ 4 4 4 4], LS_00000255570d2ed0_0_16, LS_00000255570d2ed0_0_20, LS_00000255570d2ed0_0_24, LS_00000255570d2ed0_0_28;
L_00000255570d2ed0 .concat [ 16 16 0 0], LS_00000255570d2ed0_1_0, LS_00000255570d2ed0_1_4;
L_00000255570d3fb0 .part L_00000255570d7390, 0, 1;
LS_00000255570d31f0_0_0 .concat [ 1 1 1 1], L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0;
LS_00000255570d31f0_0_4 .concat [ 1 1 1 1], L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0;
LS_00000255570d31f0_0_8 .concat [ 1 1 1 1], L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0;
LS_00000255570d31f0_0_12 .concat [ 1 1 1 1], L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0;
LS_00000255570d31f0_0_16 .concat [ 1 1 1 1], L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0;
LS_00000255570d31f0_0_20 .concat [ 1 1 1 1], L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0;
LS_00000255570d31f0_0_24 .concat [ 1 1 1 1], L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0;
LS_00000255570d31f0_0_28 .concat [ 1 1 1 1], L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0, L_00000255570d3fb0;
LS_00000255570d31f0_1_0 .concat [ 4 4 4 4], LS_00000255570d31f0_0_0, LS_00000255570d31f0_0_4, LS_00000255570d31f0_0_8, LS_00000255570d31f0_0_12;
LS_00000255570d31f0_1_4 .concat [ 4 4 4 4], LS_00000255570d31f0_0_16, LS_00000255570d31f0_0_20, LS_00000255570d31f0_0_24, LS_00000255570d31f0_0_28;
L_00000255570d31f0 .concat [ 16 16 0 0], LS_00000255570d31f0_1_0, LS_00000255570d31f0_1_4;
S_0000025557096fc0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000025557096b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570d8f20 .functor AND 32, L_00000255570d2c50, L_00000255570d27f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025557099ca0_0 .net "in1", 31 0, L_00000255570d2c50;  1 drivers
v0000025557099e80_0 .net "in2", 31 0, L_00000255570d27f0;  1 drivers
v0000025557098d00_0 .net "out", 31 0, L_00000255570d8f20;  alias, 1 drivers
S_0000025557096ca0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000025557096b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570d9070 .functor AND 32, L_00000255570d36f0, L_00000255570d1e90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025557099340_0 .net "in1", 31 0, L_00000255570d36f0;  1 drivers
v0000025557099f20_0 .net "in2", 31 0, L_00000255570d1e90;  1 drivers
v00000255570990c0_0 .net "out", 31 0, L_00000255570d9070;  alias, 1 drivers
S_0000025557097150 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000025557096b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570d7710 .functor AND 32, L_00000255570d1fd0, L_00000255570d3330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002555709a060_0 .net "in1", 31 0, L_00000255570d1fd0;  1 drivers
v0000025557097b80_0 .net "in2", 31 0, L_00000255570d3330;  1 drivers
v0000025557097c20_0 .net "out", 31 0, L_00000255570d7710;  alias, 1 drivers
S_00000255570972e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000025557096b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570ec960 .functor AND 32, L_00000255570d2ed0, L_00000255570d31f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025557097cc0_0 .net "in1", 31 0, L_00000255570d2ed0;  1 drivers
v00000255570981c0_0 .net "in2", 31 0, L_00000255570d31f0;  1 drivers
v0000025557097ea0_0 .net "out", 31 0, L_00000255570ec960;  alias, 1 drivers
S_0000025557097600 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000025556e9d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002555702a190 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000255570ebbd0 .functor NOT 1, L_00000255570d3d30, C4<0>, C4<0>, C4<0>;
L_00000255570eb460 .functor NOT 1, L_00000255570d38d0, C4<0>, C4<0>, C4<0>;
L_00000255570ec1f0 .functor NOT 1, L_00000255570d2890, C4<0>, C4<0>, C4<0>;
L_00000255570eb620 .functor NOT 1, L_00000255570d1d50, C4<0>, C4<0>, C4<0>;
L_00000255570ecb20 .functor AND 32, L_00000255570eba10, v00000255570a01c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570ebc40 .functor AND 32, L_00000255570ec9d0, L_00000255570ed0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570ec030 .functor OR 32, L_00000255570ecb20, L_00000255570ebc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000255570ec180 .functor AND 32, L_00000255570eca40, v000002555708ee00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570eb8c0 .functor OR 32, L_00000255570ec030, L_00000255570ec180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000255570ec810 .functor AND 32, L_00000255570eb690, L_00000255570d24d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570eb700 .functor OR 32, L_00000255570eb8c0, L_00000255570ec810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002555709a560_0 .net *"_ivl_1", 0 0, L_00000255570d3d30;  1 drivers
v000002555709a2e0_0 .net *"_ivl_13", 0 0, L_00000255570d2890;  1 drivers
v000002555709b1e0_0 .net *"_ivl_14", 0 0, L_00000255570ec1f0;  1 drivers
v000002555709b3c0_0 .net *"_ivl_19", 0 0, L_00000255570d3b50;  1 drivers
v000002555709ab00_0 .net *"_ivl_2", 0 0, L_00000255570ebbd0;  1 drivers
v000002555709b500_0 .net *"_ivl_23", 0 0, L_00000255570d3790;  1 drivers
v000002555709aec0_0 .net *"_ivl_27", 0 0, L_00000255570d1d50;  1 drivers
v000002555709a4c0_0 .net *"_ivl_28", 0 0, L_00000255570eb620;  1 drivers
v000002555709b5a0_0 .net *"_ivl_33", 0 0, L_00000255570d1f30;  1 drivers
v000002555709b000_0 .net *"_ivl_37", 0 0, L_00000255570d2070;  1 drivers
v000002555709aba0_0 .net *"_ivl_40", 31 0, L_00000255570ecb20;  1 drivers
v000002555709b0a0_0 .net *"_ivl_42", 31 0, L_00000255570ebc40;  1 drivers
v000002555709b640_0 .net *"_ivl_44", 31 0, L_00000255570ec030;  1 drivers
v000002555709ac40_0 .net *"_ivl_46", 31 0, L_00000255570ec180;  1 drivers
v000002555709a600_0 .net *"_ivl_48", 31 0, L_00000255570eb8c0;  1 drivers
v000002555709a6a0_0 .net *"_ivl_50", 31 0, L_00000255570ec810;  1 drivers
v000002555709a740_0 .net *"_ivl_7", 0 0, L_00000255570d38d0;  1 drivers
v000002555709a7e0_0 .net *"_ivl_8", 0 0, L_00000255570eb460;  1 drivers
v000002555709ace0_0 .net "ina", 31 0, v00000255570a01c0_0;  alias, 1 drivers
v000002555709ad80_0 .net "inb", 31 0, L_00000255570ed0d0;  alias, 1 drivers
v000002555709b6e0_0 .net "inc", 31 0, v000002555708ee00_0;  alias, 1 drivers
v000002555709b780_0 .net "ind", 31 0, L_00000255570d24d0;  alias, 1 drivers
v000002555709a880_0 .net "out", 31 0, L_00000255570eb700;  alias, 1 drivers
v000002555709a240_0 .net "s0", 31 0, L_00000255570eba10;  1 drivers
v000002555709b820_0 .net "s1", 31 0, L_00000255570ec9d0;  1 drivers
v000002555709a1a0_0 .net "s2", 31 0, L_00000255570eca40;  1 drivers
v00000255570a06c0_0 .net "s3", 31 0, L_00000255570eb690;  1 drivers
v00000255570a10c0_0 .net "sel", 1 0, L_00000255570d7430;  alias, 1 drivers
L_00000255570d3d30 .part L_00000255570d7430, 1, 1;
LS_00000255570d3c90_0_0 .concat [ 1 1 1 1], L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0;
LS_00000255570d3c90_0_4 .concat [ 1 1 1 1], L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0;
LS_00000255570d3c90_0_8 .concat [ 1 1 1 1], L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0;
LS_00000255570d3c90_0_12 .concat [ 1 1 1 1], L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0;
LS_00000255570d3c90_0_16 .concat [ 1 1 1 1], L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0;
LS_00000255570d3c90_0_20 .concat [ 1 1 1 1], L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0;
LS_00000255570d3c90_0_24 .concat [ 1 1 1 1], L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0;
LS_00000255570d3c90_0_28 .concat [ 1 1 1 1], L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0, L_00000255570ebbd0;
LS_00000255570d3c90_1_0 .concat [ 4 4 4 4], LS_00000255570d3c90_0_0, LS_00000255570d3c90_0_4, LS_00000255570d3c90_0_8, LS_00000255570d3c90_0_12;
LS_00000255570d3c90_1_4 .concat [ 4 4 4 4], LS_00000255570d3c90_0_16, LS_00000255570d3c90_0_20, LS_00000255570d3c90_0_24, LS_00000255570d3c90_0_28;
L_00000255570d3c90 .concat [ 16 16 0 0], LS_00000255570d3c90_1_0, LS_00000255570d3c90_1_4;
L_00000255570d38d0 .part L_00000255570d7430, 0, 1;
LS_00000255570d40f0_0_0 .concat [ 1 1 1 1], L_00000255570eb460, L_00000255570eb460, L_00000255570eb460, L_00000255570eb460;
LS_00000255570d40f0_0_4 .concat [ 1 1 1 1], L_00000255570eb460, L_00000255570eb460, L_00000255570eb460, L_00000255570eb460;
LS_00000255570d40f0_0_8 .concat [ 1 1 1 1], L_00000255570eb460, L_00000255570eb460, L_00000255570eb460, L_00000255570eb460;
LS_00000255570d40f0_0_12 .concat [ 1 1 1 1], L_00000255570eb460, L_00000255570eb460, L_00000255570eb460, L_00000255570eb460;
LS_00000255570d40f0_0_16 .concat [ 1 1 1 1], L_00000255570eb460, L_00000255570eb460, L_00000255570eb460, L_00000255570eb460;
LS_00000255570d40f0_0_20 .concat [ 1 1 1 1], L_00000255570eb460, L_00000255570eb460, L_00000255570eb460, L_00000255570eb460;
LS_00000255570d40f0_0_24 .concat [ 1 1 1 1], L_00000255570eb460, L_00000255570eb460, L_00000255570eb460, L_00000255570eb460;
LS_00000255570d40f0_0_28 .concat [ 1 1 1 1], L_00000255570eb460, L_00000255570eb460, L_00000255570eb460, L_00000255570eb460;
LS_00000255570d40f0_1_0 .concat [ 4 4 4 4], LS_00000255570d40f0_0_0, LS_00000255570d40f0_0_4, LS_00000255570d40f0_0_8, LS_00000255570d40f0_0_12;
LS_00000255570d40f0_1_4 .concat [ 4 4 4 4], LS_00000255570d40f0_0_16, LS_00000255570d40f0_0_20, LS_00000255570d40f0_0_24, LS_00000255570d40f0_0_28;
L_00000255570d40f0 .concat [ 16 16 0 0], LS_00000255570d40f0_1_0, LS_00000255570d40f0_1_4;
L_00000255570d2890 .part L_00000255570d7430, 1, 1;
LS_00000255570d3dd0_0_0 .concat [ 1 1 1 1], L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0;
LS_00000255570d3dd0_0_4 .concat [ 1 1 1 1], L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0;
LS_00000255570d3dd0_0_8 .concat [ 1 1 1 1], L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0;
LS_00000255570d3dd0_0_12 .concat [ 1 1 1 1], L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0;
LS_00000255570d3dd0_0_16 .concat [ 1 1 1 1], L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0;
LS_00000255570d3dd0_0_20 .concat [ 1 1 1 1], L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0;
LS_00000255570d3dd0_0_24 .concat [ 1 1 1 1], L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0;
LS_00000255570d3dd0_0_28 .concat [ 1 1 1 1], L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0, L_00000255570ec1f0;
LS_00000255570d3dd0_1_0 .concat [ 4 4 4 4], LS_00000255570d3dd0_0_0, LS_00000255570d3dd0_0_4, LS_00000255570d3dd0_0_8, LS_00000255570d3dd0_0_12;
LS_00000255570d3dd0_1_4 .concat [ 4 4 4 4], LS_00000255570d3dd0_0_16, LS_00000255570d3dd0_0_20, LS_00000255570d3dd0_0_24, LS_00000255570d3dd0_0_28;
L_00000255570d3dd0 .concat [ 16 16 0 0], LS_00000255570d3dd0_1_0, LS_00000255570d3dd0_1_4;
L_00000255570d3b50 .part L_00000255570d7430, 0, 1;
LS_00000255570d2390_0_0 .concat [ 1 1 1 1], L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50;
LS_00000255570d2390_0_4 .concat [ 1 1 1 1], L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50;
LS_00000255570d2390_0_8 .concat [ 1 1 1 1], L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50;
LS_00000255570d2390_0_12 .concat [ 1 1 1 1], L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50;
LS_00000255570d2390_0_16 .concat [ 1 1 1 1], L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50;
LS_00000255570d2390_0_20 .concat [ 1 1 1 1], L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50;
LS_00000255570d2390_0_24 .concat [ 1 1 1 1], L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50;
LS_00000255570d2390_0_28 .concat [ 1 1 1 1], L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50, L_00000255570d3b50;
LS_00000255570d2390_1_0 .concat [ 4 4 4 4], LS_00000255570d2390_0_0, LS_00000255570d2390_0_4, LS_00000255570d2390_0_8, LS_00000255570d2390_0_12;
LS_00000255570d2390_1_4 .concat [ 4 4 4 4], LS_00000255570d2390_0_16, LS_00000255570d2390_0_20, LS_00000255570d2390_0_24, LS_00000255570d2390_0_28;
L_00000255570d2390 .concat [ 16 16 0 0], LS_00000255570d2390_1_0, LS_00000255570d2390_1_4;
L_00000255570d3790 .part L_00000255570d7430, 1, 1;
LS_00000255570d2f70_0_0 .concat [ 1 1 1 1], L_00000255570d3790, L_00000255570d3790, L_00000255570d3790, L_00000255570d3790;
LS_00000255570d2f70_0_4 .concat [ 1 1 1 1], L_00000255570d3790, L_00000255570d3790, L_00000255570d3790, L_00000255570d3790;
LS_00000255570d2f70_0_8 .concat [ 1 1 1 1], L_00000255570d3790, L_00000255570d3790, L_00000255570d3790, L_00000255570d3790;
LS_00000255570d2f70_0_12 .concat [ 1 1 1 1], L_00000255570d3790, L_00000255570d3790, L_00000255570d3790, L_00000255570d3790;
LS_00000255570d2f70_0_16 .concat [ 1 1 1 1], L_00000255570d3790, L_00000255570d3790, L_00000255570d3790, L_00000255570d3790;
LS_00000255570d2f70_0_20 .concat [ 1 1 1 1], L_00000255570d3790, L_00000255570d3790, L_00000255570d3790, L_00000255570d3790;
LS_00000255570d2f70_0_24 .concat [ 1 1 1 1], L_00000255570d3790, L_00000255570d3790, L_00000255570d3790, L_00000255570d3790;
LS_00000255570d2f70_0_28 .concat [ 1 1 1 1], L_00000255570d3790, L_00000255570d3790, L_00000255570d3790, L_00000255570d3790;
LS_00000255570d2f70_1_0 .concat [ 4 4 4 4], LS_00000255570d2f70_0_0, LS_00000255570d2f70_0_4, LS_00000255570d2f70_0_8, LS_00000255570d2f70_0_12;
LS_00000255570d2f70_1_4 .concat [ 4 4 4 4], LS_00000255570d2f70_0_16, LS_00000255570d2f70_0_20, LS_00000255570d2f70_0_24, LS_00000255570d2f70_0_28;
L_00000255570d2f70 .concat [ 16 16 0 0], LS_00000255570d2f70_1_0, LS_00000255570d2f70_1_4;
L_00000255570d1d50 .part L_00000255570d7430, 0, 1;
LS_00000255570d4370_0_0 .concat [ 1 1 1 1], L_00000255570eb620, L_00000255570eb620, L_00000255570eb620, L_00000255570eb620;
LS_00000255570d4370_0_4 .concat [ 1 1 1 1], L_00000255570eb620, L_00000255570eb620, L_00000255570eb620, L_00000255570eb620;
LS_00000255570d4370_0_8 .concat [ 1 1 1 1], L_00000255570eb620, L_00000255570eb620, L_00000255570eb620, L_00000255570eb620;
LS_00000255570d4370_0_12 .concat [ 1 1 1 1], L_00000255570eb620, L_00000255570eb620, L_00000255570eb620, L_00000255570eb620;
LS_00000255570d4370_0_16 .concat [ 1 1 1 1], L_00000255570eb620, L_00000255570eb620, L_00000255570eb620, L_00000255570eb620;
LS_00000255570d4370_0_20 .concat [ 1 1 1 1], L_00000255570eb620, L_00000255570eb620, L_00000255570eb620, L_00000255570eb620;
LS_00000255570d4370_0_24 .concat [ 1 1 1 1], L_00000255570eb620, L_00000255570eb620, L_00000255570eb620, L_00000255570eb620;
LS_00000255570d4370_0_28 .concat [ 1 1 1 1], L_00000255570eb620, L_00000255570eb620, L_00000255570eb620, L_00000255570eb620;
LS_00000255570d4370_1_0 .concat [ 4 4 4 4], LS_00000255570d4370_0_0, LS_00000255570d4370_0_4, LS_00000255570d4370_0_8, LS_00000255570d4370_0_12;
LS_00000255570d4370_1_4 .concat [ 4 4 4 4], LS_00000255570d4370_0_16, LS_00000255570d4370_0_20, LS_00000255570d4370_0_24, LS_00000255570d4370_0_28;
L_00000255570d4370 .concat [ 16 16 0 0], LS_00000255570d4370_1_0, LS_00000255570d4370_1_4;
L_00000255570d1f30 .part L_00000255570d7430, 1, 1;
LS_00000255570d29d0_0_0 .concat [ 1 1 1 1], L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30;
LS_00000255570d29d0_0_4 .concat [ 1 1 1 1], L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30;
LS_00000255570d29d0_0_8 .concat [ 1 1 1 1], L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30;
LS_00000255570d29d0_0_12 .concat [ 1 1 1 1], L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30;
LS_00000255570d29d0_0_16 .concat [ 1 1 1 1], L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30;
LS_00000255570d29d0_0_20 .concat [ 1 1 1 1], L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30;
LS_00000255570d29d0_0_24 .concat [ 1 1 1 1], L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30;
LS_00000255570d29d0_0_28 .concat [ 1 1 1 1], L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30, L_00000255570d1f30;
LS_00000255570d29d0_1_0 .concat [ 4 4 4 4], LS_00000255570d29d0_0_0, LS_00000255570d29d0_0_4, LS_00000255570d29d0_0_8, LS_00000255570d29d0_0_12;
LS_00000255570d29d0_1_4 .concat [ 4 4 4 4], LS_00000255570d29d0_0_16, LS_00000255570d29d0_0_20, LS_00000255570d29d0_0_24, LS_00000255570d29d0_0_28;
L_00000255570d29d0 .concat [ 16 16 0 0], LS_00000255570d29d0_1_0, LS_00000255570d29d0_1_4;
L_00000255570d2070 .part L_00000255570d7430, 0, 1;
LS_00000255570d2430_0_0 .concat [ 1 1 1 1], L_00000255570d2070, L_00000255570d2070, L_00000255570d2070, L_00000255570d2070;
LS_00000255570d2430_0_4 .concat [ 1 1 1 1], L_00000255570d2070, L_00000255570d2070, L_00000255570d2070, L_00000255570d2070;
LS_00000255570d2430_0_8 .concat [ 1 1 1 1], L_00000255570d2070, L_00000255570d2070, L_00000255570d2070, L_00000255570d2070;
LS_00000255570d2430_0_12 .concat [ 1 1 1 1], L_00000255570d2070, L_00000255570d2070, L_00000255570d2070, L_00000255570d2070;
LS_00000255570d2430_0_16 .concat [ 1 1 1 1], L_00000255570d2070, L_00000255570d2070, L_00000255570d2070, L_00000255570d2070;
LS_00000255570d2430_0_20 .concat [ 1 1 1 1], L_00000255570d2070, L_00000255570d2070, L_00000255570d2070, L_00000255570d2070;
LS_00000255570d2430_0_24 .concat [ 1 1 1 1], L_00000255570d2070, L_00000255570d2070, L_00000255570d2070, L_00000255570d2070;
LS_00000255570d2430_0_28 .concat [ 1 1 1 1], L_00000255570d2070, L_00000255570d2070, L_00000255570d2070, L_00000255570d2070;
LS_00000255570d2430_1_0 .concat [ 4 4 4 4], LS_00000255570d2430_0_0, LS_00000255570d2430_0_4, LS_00000255570d2430_0_8, LS_00000255570d2430_0_12;
LS_00000255570d2430_1_4 .concat [ 4 4 4 4], LS_00000255570d2430_0_16, LS_00000255570d2430_0_20, LS_00000255570d2430_0_24, LS_00000255570d2430_0_28;
L_00000255570d2430 .concat [ 16 16 0 0], LS_00000255570d2430_1_0, LS_00000255570d2430_1_4;
S_0000025557096980 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000025557097600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570eba10 .functor AND 32, L_00000255570d3c90, L_00000255570d40f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000025557099a20_0 .net "in1", 31 0, L_00000255570d3c90;  1 drivers
v000002555709a380_0 .net "in2", 31 0, L_00000255570d40f0;  1 drivers
v000002555709a9c0_0 .net "out", 31 0, L_00000255570eba10;  alias, 1 drivers
S_0000025557097470 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000025557097600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570ec9d0 .functor AND 32, L_00000255570d3dd0, L_00000255570d2390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002555709af60_0 .net "in1", 31 0, L_00000255570d3dd0;  1 drivers
v000002555709a920_0 .net "in2", 31 0, L_00000255570d2390;  1 drivers
v000002555709b280_0 .net "out", 31 0, L_00000255570ec9d0;  alias, 1 drivers
S_0000025557097790 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000025557097600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570eca40 .functor AND 32, L_00000255570d2f70, L_00000255570d4370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002555709b460_0 .net "in1", 31 0, L_00000255570d2f70;  1 drivers
v000002555709b320_0 .net "in2", 31 0, L_00000255570d4370;  1 drivers
v000002555709a420_0 .net "out", 31 0, L_00000255570eca40;  alias, 1 drivers
S_000002555709bb30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000025557097600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000255570eb690 .functor AND 32, L_00000255570d29d0, L_00000255570d2430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002555709aa60_0 .net "in1", 31 0, L_00000255570d29d0;  1 drivers
v000002555709ae20_0 .net "in2", 31 0, L_00000255570d2430;  1 drivers
v000002555709b140_0 .net "out", 31 0, L_00000255570eb690;  alias, 1 drivers
S_000002555709cdf0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000255570a1970 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570a19a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000255570a19e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000255570a1a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000255570a1a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570a1a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000255570a1ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000255570a1af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000255570a1b30 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570a1b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570a1ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000255570a1bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000255570a1c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000255570a1c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570a1c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570a1cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000255570a1cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000255570a1d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570a1d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570a1d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000255570a1dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000255570a1e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000255570a1e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570a1e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570a1eb0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000255570a1520_0 .var "EX1_PC", 31 0;
v00000255570a0800_0 .var "EX1_PFC", 31 0;
v00000255570a08a0_0 .var "EX1_forward_to_B", 31 0;
v00000255570a0ee0_0 .var "EX1_is_beq", 0 0;
v00000255570a1160_0 .var "EX1_is_bne", 0 0;
v00000255570a1200_0 .var "EX1_is_jal", 0 0;
v00000255570a12a0_0 .var "EX1_is_jr", 0 0;
v00000255570a09e0_0 .var "EX1_is_oper2_immed", 0 0;
v00000255570a1340_0 .var "EX1_memread", 0 0;
v00000255570a0260_0 .var "EX1_memwrite", 0 0;
v00000255570a0a80_0 .var "EX1_opcode", 11 0;
v00000255570a13e0_0 .var "EX1_predicted", 0 0;
v00000255570a1480_0 .var "EX1_rd_ind", 4 0;
v00000255570a1660_0 .var "EX1_rd_indzero", 0 0;
v00000255570a1700_0 .var "EX1_regwrite", 0 0;
v00000255570a17a0_0 .var "EX1_rs1", 31 0;
v00000255570a1840_0 .var "EX1_rs1_ind", 4 0;
v00000255570a01c0_0 .var "EX1_rs2", 31 0;
v00000255570a0300_0 .var "EX1_rs2_ind", 4 0;
v000002555709eaa0_0 .net "FLUSH", 0 0, v00000255570a8290_0;  alias, 1 drivers
v000002555709da60_0 .net "ID_PC", 31 0, v00000255570a6030_0;  alias, 1 drivers
v000002555709e5a0_0 .net "ID_PFC_to_EX", 31 0, L_00000255570cfff0;  alias, 1 drivers
v000002555709fea0_0 .net "ID_forward_to_B", 31 0, L_00000255570d1990;  alias, 1 drivers
v000002555709eb40_0 .net "ID_is_beq", 0 0, L_00000255570cff50;  alias, 1 drivers
v000002555709e8c0_0 .net "ID_is_bne", 0 0, L_00000255570d0db0;  alias, 1 drivers
v000002555709f400_0 .net "ID_is_jal", 0 0, L_00000255570cf9b0;  alias, 1 drivers
v000002555709f360_0 .net "ID_is_jr", 0 0, L_00000255570d04f0;  alias, 1 drivers
v000002555709dc40_0 .net "ID_is_oper2_immed", 0 0, L_00000255570d7a90;  alias, 1 drivers
v000002555709ffe0_0 .net "ID_memread", 0 0, L_00000255570d1490;  alias, 1 drivers
v000002555709fcc0_0 .net "ID_memwrite", 0 0, L_00000255570d0e50;  alias, 1 drivers
v000002555709de20_0 .net "ID_opcode", 11 0, v00000255570bcc60_0;  alias, 1 drivers
v000002555709ef00_0 .net "ID_predicted", 0 0, v00000255570a76b0_0;  alias, 1 drivers
v000002555709f180_0 .net "ID_rd_ind", 4 0, v00000255570bc4e0_0;  alias, 1 drivers
v000002555709dba0_0 .net "ID_rd_indzero", 0 0, L_00000255570cfaf0;  1 drivers
v000002555709efa0_0 .net "ID_regwrite", 0 0, L_00000255570cfa50;  alias, 1 drivers
v000002555709e640_0 .net "ID_rs1", 31 0, v00000255570a2930_0;  alias, 1 drivers
v000002555709d9c0_0 .net "ID_rs1_ind", 4 0, v00000255570bdd40_0;  alias, 1 drivers
v000002555709ea00_0 .net "ID_rs2", 31 0, v00000255570a3dd0_0;  alias, 1 drivers
v000002555709ebe0_0 .net "ID_rs2_ind", 4 0, v00000255570bcda0_0;  alias, 1 drivers
v000002555709e6e0_0 .net "clk", 0 0, L_00000255570d7be0;  1 drivers
v000002555709f0e0_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
E_000002555702a610 .event posedge, v000002555708f620_0, v000002555709e6e0_0;
S_000002555709be50 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000255570a1ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570a1f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000255570a1f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000255570a1f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000255570a1fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570a2008 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000255570a2040 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000255570a2078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000255570a20b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570a20e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570a2120 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000255570a2158 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000255570a2190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000255570a21c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570a2200 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570a2238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000255570a2270 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000255570a22a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570a22e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570a2318 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000255570a2350 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000255570a2388 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000255570a23c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570a23f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570a2430 .param/l "xori" 0 9 12, C4<001110000000>;
v000002555709f040_0 .net "EX1_ALU_OPER1", 31 0, L_00000255570d8e40;  alias, 1 drivers
v000002555709f540_0 .net "EX1_ALU_OPER2", 31 0, L_00000255570eb850;  alias, 1 drivers
v000002555709ff40_0 .net "EX1_PC", 31 0, v00000255570a1520_0;  alias, 1 drivers
v000002555709e140_0 .net "EX1_PFC_to_IF", 31 0, L_00000255570d2930;  alias, 1 drivers
v000002555709db00_0 .net "EX1_forward_to_B", 31 0, v00000255570a08a0_0;  alias, 1 drivers
v000002555709f7c0_0 .net "EX1_is_beq", 0 0, v00000255570a0ee0_0;  alias, 1 drivers
v000002555709f5e0_0 .net "EX1_is_bne", 0 0, v00000255570a1160_0;  alias, 1 drivers
v000002555709e960_0 .net "EX1_is_jal", 0 0, v00000255570a1200_0;  alias, 1 drivers
v000002555709f9a0_0 .net "EX1_is_jr", 0 0, v00000255570a12a0_0;  alias, 1 drivers
v000002555709e780_0 .net "EX1_is_oper2_immed", 0 0, v00000255570a09e0_0;  alias, 1 drivers
v000002555709edc0_0 .net "EX1_memread", 0 0, v00000255570a1340_0;  alias, 1 drivers
v000002555709fa40_0 .net "EX1_memwrite", 0 0, v00000255570a0260_0;  alias, 1 drivers
v00000255570a0080_0 .net "EX1_opcode", 11 0, v00000255570a0a80_0;  alias, 1 drivers
v000002555709f860_0 .net "EX1_predicted", 0 0, v00000255570a13e0_0;  alias, 1 drivers
v000002555709f220_0 .net "EX1_rd_ind", 4 0, v00000255570a1480_0;  alias, 1 drivers
v000002555709fae0_0 .net "EX1_rd_indzero", 0 0, v00000255570a1660_0;  alias, 1 drivers
v000002555709fb80_0 .net "EX1_regwrite", 0 0, v00000255570a1700_0;  alias, 1 drivers
v000002555709f2c0_0 .net "EX1_rs1", 31 0, v00000255570a17a0_0;  alias, 1 drivers
v000002555709fc20_0 .net "EX1_rs1_ind", 4 0, v00000255570a1840_0;  alias, 1 drivers
v000002555709e820_0 .net "EX1_rs2_ind", 4 0, v00000255570a0300_0;  alias, 1 drivers
v000002555709e280_0 .net "EX1_rs2_out", 31 0, L_00000255570eb700;  alias, 1 drivers
v000002555709fe00_0 .var "EX2_ALU_OPER1", 31 0;
v000002555709f680_0 .var "EX2_ALU_OPER2", 31 0;
v000002555709f900_0 .var "EX2_PC", 31 0;
v000002555709dce0_0 .var "EX2_PFC_to_IF", 31 0;
v000002555709e320_0 .var "EX2_forward_to_B", 31 0;
v000002555709ee60_0 .var "EX2_is_beq", 0 0;
v000002555709e1e0_0 .var "EX2_is_bne", 0 0;
v000002555709ec80_0 .var "EX2_is_jal", 0 0;
v000002555709f4a0_0 .var "EX2_is_jr", 0 0;
v000002555709f720_0 .var "EX2_is_oper2_immed", 0 0;
v000002555709e3c0_0 .var "EX2_memread", 0 0;
v000002555709ed20_0 .var "EX2_memwrite", 0 0;
v000002555709dd80_0 .var "EX2_opcode", 11 0;
v000002555709fd60_0 .var "EX2_predicted", 0 0;
v00000255570a0120_0 .var "EX2_rd_ind", 4 0;
v000002555709dec0_0 .var "EX2_rd_indzero", 0 0;
v000002555709df60_0 .var "EX2_regwrite", 0 0;
v000002555709e000_0 .var "EX2_rs1", 31 0;
v000002555709e0a0_0 .var "EX2_rs1_ind", 4 0;
v000002555709e460_0 .var "EX2_rs2_ind", 4 0;
v000002555709e500_0 .var "EX2_rs2_out", 31 0;
v00000255570a8fb0_0 .net "FLUSH", 0 0, v00000255570a9050_0;  alias, 1 drivers
v00000255570a7bb0_0 .net "clk", 0 0, L_00000255570ebe00;  1 drivers
v00000255570a9370_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
E_0000025557029bd0 .event posedge, v000002555708f620_0, v00000255570a7bb0_0;
S_000002555709cf80 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000255570aa480 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570aa4b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000255570aa4f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000255570aa528 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000255570aa560 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570aa598 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000255570aa5d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000255570aa608 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000255570aa640 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570aa678 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570aa6b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000255570aa6e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000255570aa720 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000255570aa758 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570aa790 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570aa7c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000255570aa800 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000255570aa838 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570aa870 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570aa8a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000255570aa8e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000255570aa918 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000255570aa950 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570aa988 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570aa9c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000255570d8820 .functor OR 1, L_00000255570cff50, L_00000255570d0db0, C4<0>, C4<0>;
L_00000255570d7e10 .functor AND 1, L_00000255570d8820, L_00000255570d8890, C4<1>, C4<1>;
L_00000255570d8cf0 .functor OR 1, L_00000255570cff50, L_00000255570d0db0, C4<0>, C4<0>;
L_00000255570d7f60 .functor AND 1, L_00000255570d8cf0, L_00000255570d8890, C4<1>, C4<1>;
L_00000255570d8040 .functor OR 1, L_00000255570cff50, L_00000255570d0db0, C4<0>, C4<0>;
L_00000255570d75c0 .functor AND 1, L_00000255570d8040, v00000255570a76b0_0, C4<1>, C4<1>;
v00000255570a4cd0_0 .net "EX1_memread", 0 0, v00000255570a1340_0;  alias, 1 drivers
v00000255570a4ff0_0 .net "EX1_opcode", 11 0, v00000255570a0a80_0;  alias, 1 drivers
v00000255570a5b30_0 .net "EX1_rd_ind", 4 0, v00000255570a1480_0;  alias, 1 drivers
v00000255570a53b0_0 .net "EX1_rd_indzero", 0 0, v00000255570a1660_0;  alias, 1 drivers
v00000255570a5130_0 .net "EX2_memread", 0 0, v000002555709e3c0_0;  alias, 1 drivers
v00000255570a60d0_0 .net "EX2_opcode", 11 0, v000002555709dd80_0;  alias, 1 drivers
v00000255570a6df0_0 .net "EX2_rd_ind", 4 0, v00000255570a0120_0;  alias, 1 drivers
v00000255570a7390_0 .net "EX2_rd_indzero", 0 0, v000002555709dec0_0;  alias, 1 drivers
v00000255570a6350_0 .net "ID_EX1_flush", 0 0, v00000255570a8290_0;  alias, 1 drivers
v00000255570a5950_0 .net "ID_EX2_flush", 0 0, v00000255570a9050_0;  alias, 1 drivers
v00000255570a5450_0 .net "ID_is_beq", 0 0, L_00000255570cff50;  alias, 1 drivers
v00000255570a63f0_0 .net "ID_is_bne", 0 0, L_00000255570d0db0;  alias, 1 drivers
v00000255570a4f50_0 .net "ID_is_j", 0 0, L_00000255570d0770;  alias, 1 drivers
v00000255570a6ad0_0 .net "ID_is_jal", 0 0, L_00000255570cf9b0;  alias, 1 drivers
v00000255570a6850_0 .net "ID_is_jr", 0 0, L_00000255570d04f0;  alias, 1 drivers
v00000255570a5bd0_0 .net "ID_opcode", 11 0, v00000255570bcc60_0;  alias, 1 drivers
v00000255570a6cb0_0 .net "ID_rs1_ind", 4 0, v00000255570bdd40_0;  alias, 1 drivers
v00000255570a59f0_0 .net "ID_rs2_ind", 4 0, v00000255570bcda0_0;  alias, 1 drivers
v00000255570a6170_0 .net "IF_ID_flush", 0 0, v00000255570a9e10_0;  alias, 1 drivers
v00000255570a6d50_0 .net "IF_ID_write", 0 0, v00000255570a9d70_0;  alias, 1 drivers
v00000255570a72f0_0 .net "PC_src", 2 0, L_00000255570d0d10;  alias, 1 drivers
v00000255570a6b70_0 .net "PFC_to_EX", 31 0, L_00000255570cfff0;  alias, 1 drivers
v00000255570a67b0_0 .net "PFC_to_IF", 31 0, L_00000255570cfeb0;  alias, 1 drivers
v00000255570a4eb0_0 .net "WB_rd_ind", 4 0, v00000255570b91a0_0;  alias, 1 drivers
v00000255570a58b0_0 .net "Wrong_prediction", 0 0, L_00000255570ed140;  alias, 1 drivers
v00000255570a5a90_0 .net *"_ivl_11", 0 0, L_00000255570d7f60;  1 drivers
v00000255570a54f0_0 .net *"_ivl_13", 9 0, L_00000255570d0310;  1 drivers
v00000255570a6990_0 .net *"_ivl_15", 9 0, L_00000255570d1b70;  1 drivers
v00000255570a62b0_0 .net *"_ivl_16", 9 0, L_00000255570cfd70;  1 drivers
v00000255570a68f0_0 .net *"_ivl_19", 9 0, L_00000255570cfc30;  1 drivers
v00000255570a6e90_0 .net *"_ivl_20", 9 0, L_00000255570d1850;  1 drivers
v00000255570a6210_0 .net *"_ivl_25", 0 0, L_00000255570d8040;  1 drivers
v00000255570a4d70_0 .net *"_ivl_27", 0 0, L_00000255570d75c0;  1 drivers
v00000255570a6f30_0 .net *"_ivl_29", 9 0, L_00000255570d0ef0;  1 drivers
v00000255570a6fd0_0 .net *"_ivl_3", 0 0, L_00000255570d8820;  1 drivers
L_00000255570f01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000255570a5ef0_0 .net/2u *"_ivl_30", 9 0, L_00000255570f01f0;  1 drivers
v00000255570a5d10_0 .net *"_ivl_32", 9 0, L_00000255570d06d0;  1 drivers
v00000255570a5590_0 .net *"_ivl_35", 9 0, L_00000255570d0130;  1 drivers
v00000255570a5090_0 .net *"_ivl_37", 9 0, L_00000255570cf910;  1 drivers
v00000255570a5c70_0 .net *"_ivl_38", 9 0, L_00000255570d03b0;  1 drivers
v00000255570a5630_0 .net *"_ivl_40", 9 0, L_00000255570d17b0;  1 drivers
L_00000255570f0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255570a6490_0 .net/2s *"_ivl_45", 21 0, L_00000255570f0238;  1 drivers
L_00000255570f0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255570a6a30_0 .net/2s *"_ivl_50", 21 0, L_00000255570f0280;  1 drivers
v00000255570a6530_0 .net *"_ivl_9", 0 0, L_00000255570d8cf0;  1 drivers
v00000255570a56d0_0 .net "clk", 0 0, L_0000025557010910;  alias, 1 drivers
v00000255570a5db0_0 .net "forward_to_B", 31 0, L_00000255570d1990;  alias, 1 drivers
v00000255570a7430_0 .net "imm", 31 0, v00000255570a3d30_0;  1 drivers
v00000255570a51d0_0 .net "inst", 31 0, v00000255570a5810_0;  alias, 1 drivers
v00000255570a7250_0 .net "is_branch_and_taken", 0 0, L_00000255570d7e10;  alias, 1 drivers
v00000255570a7070_0 .net "is_oper2_immed", 0 0, L_00000255570d7a90;  alias, 1 drivers
v00000255570a6c10_0 .net "mem_read", 0 0, L_00000255570d1490;  alias, 1 drivers
v00000255570a7110_0 .net "mem_write", 0 0, L_00000255570d0e50;  alias, 1 drivers
v00000255570a5e50_0 .net "pc", 31 0, v00000255570a6030_0;  alias, 1 drivers
v00000255570a71b0_0 .net "pc_write", 0 0, v00000255570a9cd0_0;  alias, 1 drivers
v00000255570a65d0_0 .net "predicted", 0 0, L_00000255570d8890;  1 drivers
v00000255570a6670_0 .net "predicted_to_EX", 0 0, v00000255570a76b0_0;  alias, 1 drivers
v00000255570a6710_0 .net "reg_write", 0 0, L_00000255570cfa50;  alias, 1 drivers
v00000255570a5270_0 .net "reg_write_from_wb", 0 0, v00000255570b7260_0;  alias, 1 drivers
v00000255570a4e10_0 .net "rs1", 31 0, v00000255570a2930_0;  alias, 1 drivers
v00000255570a5310_0 .net "rs2", 31 0, v00000255570a3dd0_0;  alias, 1 drivers
v00000255570a5f90_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
v00000255570a5770_0 .net "wr_reg_data", 31 0, L_00000255570ed0d0;  alias, 1 drivers
L_00000255570d1990 .functor MUXZ 32, v00000255570a3dd0_0, v00000255570a3d30_0, L_00000255570d7a90, C4<>;
L_00000255570d0310 .part v00000255570a6030_0, 0, 10;
L_00000255570d1b70 .part v00000255570a5810_0, 0, 10;
L_00000255570cfd70 .arith/sum 10, L_00000255570d0310, L_00000255570d1b70;
L_00000255570cfc30 .part v00000255570a5810_0, 0, 10;
L_00000255570d1850 .functor MUXZ 10, L_00000255570cfc30, L_00000255570cfd70, L_00000255570d7f60, C4<>;
L_00000255570d0ef0 .part v00000255570a6030_0, 0, 10;
L_00000255570d06d0 .arith/sum 10, L_00000255570d0ef0, L_00000255570f01f0;
L_00000255570d0130 .part v00000255570a6030_0, 0, 10;
L_00000255570cf910 .part v00000255570a5810_0, 0, 10;
L_00000255570d03b0 .arith/sum 10, L_00000255570d0130, L_00000255570cf910;
L_00000255570d17b0 .functor MUXZ 10, L_00000255570d03b0, L_00000255570d06d0, L_00000255570d75c0, C4<>;
L_00000255570cfeb0 .concat8 [ 10 22 0 0], L_00000255570d1850, L_00000255570f0238;
L_00000255570cfff0 .concat8 [ 10 22 0 0], L_00000255570d17b0, L_00000255570f0280;
S_000002555709b9a0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002555709cf80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000255570aaa00 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570aaa38 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000255570aaa70 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000255570aaaa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000255570aaae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570aab18 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000255570aab50 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000255570aab88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000255570aabc0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570aabf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570aac30 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000255570aac68 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000255570aaca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000255570aacd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570aad10 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570aad48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000255570aad80 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000255570aadb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570aadf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570aae28 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000255570aae60 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000255570aae98 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000255570aaed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570aaf08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570aaf40 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000255570d7e80 .functor OR 1, L_00000255570d8890, L_00000255570d0bd0, C4<0>, C4<0>;
L_00000255570d8dd0 .functor OR 1, L_00000255570d7e80, L_00000255570d1a30, C4<0>, C4<0>;
v00000255570a86f0_0 .net "EX1_opcode", 11 0, v00000255570a0a80_0;  alias, 1 drivers
v00000255570a7ed0_0 .net "EX2_opcode", 11 0, v000002555709dd80_0;  alias, 1 drivers
v00000255570a8970_0 .net "ID_opcode", 11 0, v00000255570bcc60_0;  alias, 1 drivers
v00000255570a8150_0 .net "PC_src", 2 0, L_00000255570d0d10;  alias, 1 drivers
v00000255570a7890_0 .net "Wrong_prediction", 0 0, L_00000255570ed140;  alias, 1 drivers
L_00000255570f03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000255570a8330_0 .net/2u *"_ivl_0", 2 0, L_00000255570f03e8;  1 drivers
v00000255570a8790_0 .net *"_ivl_10", 0 0, L_00000255570d0f90;  1 drivers
L_00000255570f0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000255570a8830_0 .net/2u *"_ivl_12", 2 0, L_00000255570f0508;  1 drivers
L_00000255570f0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000255570a7b10_0 .net/2u *"_ivl_14", 11 0, L_00000255570f0550;  1 drivers
v00000255570a95f0_0 .net *"_ivl_16", 0 0, L_00000255570d0bd0;  1 drivers
v00000255570a9c30_0 .net *"_ivl_19", 0 0, L_00000255570d7e80;  1 drivers
L_00000255570f0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000255570a7cf0_0 .net/2u *"_ivl_2", 11 0, L_00000255570f0430;  1 drivers
L_00000255570f0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000255570a9730_0 .net/2u *"_ivl_20", 11 0, L_00000255570f0598;  1 drivers
v00000255570a7d90_0 .net *"_ivl_22", 0 0, L_00000255570d1a30;  1 drivers
v00000255570a7930_0 .net *"_ivl_25", 0 0, L_00000255570d8dd0;  1 drivers
L_00000255570f05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000255570a97d0_0 .net/2u *"_ivl_26", 2 0, L_00000255570f05e0;  1 drivers
L_00000255570f0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000255570a8d30_0 .net/2u *"_ivl_28", 2 0, L_00000255570f0628;  1 drivers
v00000255570a7f70_0 .net *"_ivl_30", 2 0, L_00000255570d0a90;  1 drivers
v00000255570a79d0_0 .net *"_ivl_32", 2 0, L_00000255570d1170;  1 drivers
v00000255570a8a10_0 .net *"_ivl_34", 2 0, L_00000255570d1ad0;  1 drivers
v00000255570a8dd0_0 .net *"_ivl_4", 0 0, L_00000255570cf550;  1 drivers
L_00000255570f0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000255570a8010_0 .net/2u *"_ivl_6", 2 0, L_00000255570f0478;  1 drivers
L_00000255570f04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000255570a9a50_0 .net/2u *"_ivl_8", 11 0, L_00000255570f04c0;  1 drivers
v00000255570a9870_0 .net "clk", 0 0, L_0000025557010910;  alias, 1 drivers
v00000255570a81f0_0 .net "predicted", 0 0, L_00000255570d8890;  alias, 1 drivers
v00000255570a8510_0 .net "predicted_to_EX", 0 0, v00000255570a76b0_0;  alias, 1 drivers
v00000255570a8470_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
v00000255570a9910_0 .net "state", 1 0, v00000255570a7e30_0;  1 drivers
L_00000255570cf550 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0430;
L_00000255570d0f90 .cmp/eq 12, v00000255570a0a80_0, L_00000255570f04c0;
L_00000255570d0bd0 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0550;
L_00000255570d1a30 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0598;
L_00000255570d0a90 .functor MUXZ 3, L_00000255570f0628, L_00000255570f05e0, L_00000255570d8dd0, C4<>;
L_00000255570d1170 .functor MUXZ 3, L_00000255570d0a90, L_00000255570f0508, L_00000255570d0f90, C4<>;
L_00000255570d1ad0 .functor MUXZ 3, L_00000255570d1170, L_00000255570f0478, L_00000255570cf550, C4<>;
L_00000255570d0d10 .functor MUXZ 3, L_00000255570d1ad0, L_00000255570f03e8, L_00000255570ed140, C4<>;
S_000002555709d110 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002555709b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000255570aaf80 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570aafb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000255570aaff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000255570ab028 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000255570ab060 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570ab098 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000255570ab0d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000255570ab108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000255570ab140 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570ab178 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570ab1b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000255570ab1e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000255570ab220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000255570ab258 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570ab290 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570ab2c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000255570ab300 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000255570ab338 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570ab370 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570ab3a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000255570ab3e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000255570ab418 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000255570ab450 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570ab488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570ab4c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000255570d7780 .functor OR 1, L_00000255570cfe10, L_00000255570d10d0, C4<0>, C4<0>;
L_00000255570d80b0 .functor OR 1, L_00000255570d1c10, L_00000255570d12b0, C4<0>, C4<0>;
L_00000255570d85f0 .functor AND 1, L_00000255570d7780, L_00000255570d80b0, C4<1>, C4<1>;
L_00000255570d8660 .functor NOT 1, L_00000255570d85f0, C4<0>, C4<0>, C4<0>;
L_00000255570d77f0 .functor OR 1, v00000255570d4d70_0, L_00000255570d8660, C4<0>, C4<0>;
L_00000255570d8890 .functor NOT 1, L_00000255570d77f0, C4<0>, C4<0>, C4<0>;
v00000255570a7610_0 .net "EX_opcode", 11 0, v000002555709dd80_0;  alias, 1 drivers
v00000255570a9550_0 .net "ID_opcode", 11 0, v00000255570bcc60_0;  alias, 1 drivers
v00000255570a9410_0 .net "Wrong_prediction", 0 0, L_00000255570ed140;  alias, 1 drivers
L_00000255570f02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000255570a9230_0 .net/2u *"_ivl_0", 11 0, L_00000255570f02c8;  1 drivers
L_00000255570f0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000255570a88d0_0 .net/2u *"_ivl_10", 1 0, L_00000255570f0358;  1 drivers
v00000255570a8b50_0 .net *"_ivl_12", 0 0, L_00000255570d1c10;  1 drivers
L_00000255570f03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000255570a8650_0 .net/2u *"_ivl_14", 1 0, L_00000255570f03a0;  1 drivers
v00000255570a9690_0 .net *"_ivl_16", 0 0, L_00000255570d12b0;  1 drivers
v00000255570a7570_0 .net *"_ivl_19", 0 0, L_00000255570d80b0;  1 drivers
v00000255570a92d0_0 .net *"_ivl_2", 0 0, L_00000255570cfe10;  1 drivers
v00000255570a77f0_0 .net *"_ivl_21", 0 0, L_00000255570d85f0;  1 drivers
v00000255570a80b0_0 .net *"_ivl_22", 0 0, L_00000255570d8660;  1 drivers
v00000255570a99b0_0 .net *"_ivl_25", 0 0, L_00000255570d77f0;  1 drivers
L_00000255570f0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000255570a9af0_0 .net/2u *"_ivl_4", 11 0, L_00000255570f0310;  1 drivers
v00000255570a83d0_0 .net *"_ivl_6", 0 0, L_00000255570d10d0;  1 drivers
v00000255570a8f10_0 .net *"_ivl_9", 0 0, L_00000255570d7780;  1 drivers
v00000255570a8e70_0 .net "clk", 0 0, L_0000025557010910;  alias, 1 drivers
v00000255570a7c50_0 .net "predicted", 0 0, L_00000255570d8890;  alias, 1 drivers
v00000255570a76b0_0 .var "predicted_to_EX", 0 0;
v00000255570a8bf0_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
v00000255570a7e30_0 .var "state", 1 0;
E_000002555702a650 .event posedge, v00000255570a8e70_0, v000002555708f620_0;
L_00000255570cfe10 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f02c8;
L_00000255570d10d0 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0310;
L_00000255570d1c10 .cmp/eq 2, v00000255570a7e30_0, L_00000255570f0358;
L_00000255570d12b0 .cmp/eq 2, v00000255570a7e30_0, L_00000255570f03a0;
S_000002555709bfe0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002555709cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000255570ad510 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570ad548 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000255570ad580 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000255570ad5b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000255570ad5f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570ad628 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000255570ad660 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000255570ad698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000255570ad6d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570ad708 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570ad740 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000255570ad778 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000255570ad7b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000255570ad7e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570ad820 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570ad858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000255570ad890 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000255570ad8c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570ad900 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570ad938 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000255570ad970 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000255570ad9a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000255570ad9e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570ada18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570ada50 .param/l "xori" 0 9 12, C4<001110000000>;
v00000255570a7a70_0 .net "EX1_memread", 0 0, v00000255570a1340_0;  alias, 1 drivers
v00000255570a9b90_0 .net "EX1_rd_ind", 4 0, v00000255570a1480_0;  alias, 1 drivers
v00000255570a8ab0_0 .net "EX1_rd_indzero", 0 0, v00000255570a1660_0;  alias, 1 drivers
v00000255570a8c90_0 .net "EX2_memread", 0 0, v000002555709e3c0_0;  alias, 1 drivers
v00000255570a74d0_0 .net "EX2_rd_ind", 4 0, v00000255570a0120_0;  alias, 1 drivers
v00000255570a7750_0 .net "EX2_rd_indzero", 0 0, v000002555709dec0_0;  alias, 1 drivers
v00000255570a8290_0 .var "ID_EX1_flush", 0 0;
v00000255570a9050_0 .var "ID_EX2_flush", 0 0;
v00000255570a85b0_0 .net "ID_opcode", 11 0, v00000255570bcc60_0;  alias, 1 drivers
v00000255570a90f0_0 .net "ID_rs1_ind", 4 0, v00000255570bdd40_0;  alias, 1 drivers
v00000255570a9190_0 .net "ID_rs2_ind", 4 0, v00000255570bcda0_0;  alias, 1 drivers
v00000255570a9d70_0 .var "IF_ID_Write", 0 0;
v00000255570a9e10_0 .var "IF_ID_flush", 0 0;
v00000255570a9cd0_0 .var "PC_Write", 0 0;
v00000255570aa270_0 .net "Wrong_prediction", 0 0, L_00000255570ed140;  alias, 1 drivers
E_00000255570299d0/0 .event anyedge, v00000255570956b0_0, v00000255570a1340_0, v00000255570a1660_0, v000002555709d9c0_0;
E_00000255570299d0/1 .event anyedge, v00000255570a1480_0, v000002555709ebe0_0, v0000025556fb3ac0_0, v000002555709dec0_0;
E_00000255570299d0/2 .event anyedge, v000002555708f120_0, v000002555709de20_0;
E_00000255570299d0 .event/or E_00000255570299d0/0, E_00000255570299d0/1, E_00000255570299d0/2;
S_000002555709d5c0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002555709cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000255570ada90 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570adac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000255570adb00 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000255570adb38 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000255570adb70 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570adba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000255570adbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000255570adc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000255570adc50 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570adc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570adcc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000255570adcf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000255570add30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000255570add68 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570adda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570addd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000255570ade10 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000255570ade48 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570ade80 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570adeb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000255570adef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000255570adf28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000255570adf60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570adf98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570adfd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000255570d78d0 .functor OR 1, L_00000255570d1cb0, L_00000255570cf690, C4<0>, C4<0>;
L_00000255570d8120 .functor OR 1, L_00000255570d78d0, L_00000255570d0b30, C4<0>, C4<0>;
L_00000255570d7630 .functor OR 1, L_00000255570d8120, L_00000255570cf870, C4<0>, C4<0>;
L_00000255570d7ef0 .functor OR 1, L_00000255570d7630, L_00000255570d0450, C4<0>, C4<0>;
L_00000255570d8970 .functor OR 1, L_00000255570d7ef0, L_00000255570d1210, C4<0>, C4<0>;
L_00000255570d8190 .functor OR 1, L_00000255570d8970, L_00000255570cf730, C4<0>, C4<0>;
L_00000255570d7940 .functor OR 1, L_00000255570d8190, L_00000255570d01d0, C4<0>, C4<0>;
L_00000255570d7a90 .functor OR 1, L_00000255570d7940, L_00000255570cf7d0, C4<0>, C4<0>;
L_00000255570d86d0 .functor OR 1, L_00000255570d0090, L_00000255570cfb90, C4<0>, C4<0>;
L_00000255570d7b00 .functor OR 1, L_00000255570d86d0, L_00000255570d0810, C4<0>, C4<0>;
L_00000255570d7b70 .functor OR 1, L_00000255570d7b00, L_00000255570d1350, C4<0>, C4<0>;
L_00000255570d89e0 .functor OR 1, L_00000255570d7b70, L_00000255570d08b0, C4<0>, C4<0>;
v00000255570aa090_0 .net "ID_opcode", 11 0, v00000255570bcc60_0;  alias, 1 drivers
L_00000255570f0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000255570a9f50_0 .net/2u *"_ivl_0", 11 0, L_00000255570f0670;  1 drivers
L_00000255570f0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000255570aa3b0_0 .net/2u *"_ivl_10", 11 0, L_00000255570f0700;  1 drivers
L_00000255570f0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000255570a9ff0_0 .net/2u *"_ivl_102", 11 0, L_00000255570f0bc8;  1 drivers
L_00000255570f0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000255570aa130_0 .net/2u *"_ivl_106", 11 0, L_00000255570f0c10;  1 drivers
v00000255570aa1d0_0 .net *"_ivl_12", 0 0, L_00000255570d0b30;  1 drivers
v00000255570aa310_0 .net *"_ivl_15", 0 0, L_00000255570d8120;  1 drivers
L_00000255570f0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000255570a9eb0_0 .net/2u *"_ivl_16", 11 0, L_00000255570f0748;  1 drivers
v00000255570a3330_0 .net *"_ivl_18", 0 0, L_00000255570cf870;  1 drivers
v00000255570a2cf0_0 .net *"_ivl_2", 0 0, L_00000255570d1cb0;  1 drivers
v00000255570a31f0_0 .net *"_ivl_21", 0 0, L_00000255570d7630;  1 drivers
L_00000255570f0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000255570a4c30_0 .net/2u *"_ivl_22", 11 0, L_00000255570f0790;  1 drivers
v00000255570a2750_0 .net *"_ivl_24", 0 0, L_00000255570d0450;  1 drivers
v00000255570a42d0_0 .net *"_ivl_27", 0 0, L_00000255570d7ef0;  1 drivers
L_00000255570f07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000255570a4050_0 .net/2u *"_ivl_28", 11 0, L_00000255570f07d8;  1 drivers
v00000255570a4370_0 .net *"_ivl_30", 0 0, L_00000255570d1210;  1 drivers
v00000255570a3fb0_0 .net *"_ivl_33", 0 0, L_00000255570d8970;  1 drivers
L_00000255570f0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000255570a4910_0 .net/2u *"_ivl_34", 11 0, L_00000255570f0820;  1 drivers
v00000255570a4550_0 .net *"_ivl_36", 0 0, L_00000255570cf730;  1 drivers
v00000255570a4af0_0 .net *"_ivl_39", 0 0, L_00000255570d8190;  1 drivers
L_00000255570f06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000255570a3e70_0 .net/2u *"_ivl_4", 11 0, L_00000255570f06b8;  1 drivers
L_00000255570f0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000255570a3a10_0 .net/2u *"_ivl_40", 11 0, L_00000255570f0868;  1 drivers
v00000255570a44b0_0 .net *"_ivl_42", 0 0, L_00000255570d01d0;  1 drivers
v00000255570a45f0_0 .net *"_ivl_45", 0 0, L_00000255570d7940;  1 drivers
L_00000255570f08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000255570a30b0_0 .net/2u *"_ivl_46", 11 0, L_00000255570f08b0;  1 drivers
v00000255570a4690_0 .net *"_ivl_48", 0 0, L_00000255570cf7d0;  1 drivers
L_00000255570f08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000255570a3c90_0 .net/2u *"_ivl_52", 11 0, L_00000255570f08f8;  1 drivers
L_00000255570f0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000255570a4730_0 .net/2u *"_ivl_56", 11 0, L_00000255570f0940;  1 drivers
v00000255570a3290_0 .net *"_ivl_6", 0 0, L_00000255570cf690;  1 drivers
L_00000255570f0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000255570a40f0_0 .net/2u *"_ivl_60", 11 0, L_00000255570f0988;  1 drivers
L_00000255570f09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000255570a47d0_0 .net/2u *"_ivl_64", 11 0, L_00000255570f09d0;  1 drivers
L_00000255570f0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000255570a3ab0_0 .net/2u *"_ivl_68", 11 0, L_00000255570f0a18;  1 drivers
L_00000255570f0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000255570a33d0_0 .net/2u *"_ivl_72", 11 0, L_00000255570f0a60;  1 drivers
v00000255570a4190_0 .net *"_ivl_74", 0 0, L_00000255570d0090;  1 drivers
L_00000255570f0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000255570a38d0_0 .net/2u *"_ivl_76", 11 0, L_00000255570f0aa8;  1 drivers
v00000255570a36f0_0 .net *"_ivl_78", 0 0, L_00000255570cfb90;  1 drivers
v00000255570a4410_0 .net *"_ivl_81", 0 0, L_00000255570d86d0;  1 drivers
L_00000255570f0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000255570a2d90_0 .net/2u *"_ivl_82", 11 0, L_00000255570f0af0;  1 drivers
v00000255570a2e30_0 .net *"_ivl_84", 0 0, L_00000255570d0810;  1 drivers
v00000255570a3790_0 .net *"_ivl_87", 0 0, L_00000255570d7b00;  1 drivers
L_00000255570f0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000255570a2610_0 .net/2u *"_ivl_88", 11 0, L_00000255570f0b38;  1 drivers
v00000255570a2b10_0 .net *"_ivl_9", 0 0, L_00000255570d78d0;  1 drivers
v00000255570a3830_0 .net *"_ivl_90", 0 0, L_00000255570d1350;  1 drivers
v00000255570a3970_0 .net *"_ivl_93", 0 0, L_00000255570d7b70;  1 drivers
L_00000255570f0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000255570a26b0_0 .net/2u *"_ivl_94", 11 0, L_00000255570f0b80;  1 drivers
v00000255570a4870_0 .net *"_ivl_96", 0 0, L_00000255570d08b0;  1 drivers
v00000255570a3b50_0 .net *"_ivl_99", 0 0, L_00000255570d89e0;  1 drivers
v00000255570a49b0_0 .net "is_beq", 0 0, L_00000255570cff50;  alias, 1 drivers
v00000255570a3bf0_0 .net "is_bne", 0 0, L_00000255570d0db0;  alias, 1 drivers
v00000255570a3650_0 .net "is_j", 0 0, L_00000255570d0770;  alias, 1 drivers
v00000255570a4b90_0 .net "is_jal", 0 0, L_00000255570cf9b0;  alias, 1 drivers
v00000255570a4a50_0 .net "is_jr", 0 0, L_00000255570d04f0;  alias, 1 drivers
v00000255570a2570_0 .net "is_oper2_immed", 0 0, L_00000255570d7a90;  alias, 1 drivers
v00000255570a3470_0 .net "memread", 0 0, L_00000255570d1490;  alias, 1 drivers
v00000255570a27f0_0 .net "memwrite", 0 0, L_00000255570d0e50;  alias, 1 drivers
v00000255570a3f10_0 .net "regwrite", 0 0, L_00000255570cfa50;  alias, 1 drivers
L_00000255570d1cb0 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0670;
L_00000255570cf690 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f06b8;
L_00000255570d0b30 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0700;
L_00000255570cf870 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0748;
L_00000255570d0450 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0790;
L_00000255570d1210 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f07d8;
L_00000255570cf730 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0820;
L_00000255570d01d0 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0868;
L_00000255570cf7d0 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f08b0;
L_00000255570cff50 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f08f8;
L_00000255570d0db0 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0940;
L_00000255570d04f0 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0988;
L_00000255570cf9b0 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f09d0;
L_00000255570d0770 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0a18;
L_00000255570d0090 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0a60;
L_00000255570cfb90 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0aa8;
L_00000255570d0810 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0af0;
L_00000255570d1350 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0b38;
L_00000255570d08b0 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0b80;
L_00000255570cfa50 .reduce/nor L_00000255570d89e0;
L_00000255570d1490 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0bc8;
L_00000255570d0e50 .cmp/eq 12, v00000255570bcc60_0, L_00000255570f0c10;
S_000002555709cad0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002555709cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000255570b6020 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570b6058 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000255570b6090 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000255570b60c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000255570b6100 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570b6138 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000255570b6170 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000255570b61a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000255570b61e0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570b6218 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570b6250 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000255570b6288 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000255570b62c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000255570b62f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570b6330 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570b6368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000255570b63a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000255570b63d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570b6410 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570b6448 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000255570b6480 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000255570b64b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000255570b64f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570b6528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570b6560 .param/l "xori" 0 9 12, C4<001110000000>;
v00000255570a3d30_0 .var "Immed", 31 0;
v00000255570a2bb0_0 .net "Inst", 31 0, v00000255570a5810_0;  alias, 1 drivers
v00000255570a2890_0 .net "opcode", 11 0, v00000255570bcc60_0;  alias, 1 drivers
E_000002555702a210 .event anyedge, v000002555709de20_0, v00000255570a2bb0_0;
S_000002555709d2a0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002555709cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000255570a2930_0 .var "Read_data1", 31 0;
v00000255570a3dd0_0 .var "Read_data2", 31 0;
v00000255570a4230_0 .net "Read_reg1", 4 0, v00000255570bdd40_0;  alias, 1 drivers
v00000255570a2c50_0 .net "Read_reg2", 4 0, v00000255570bcda0_0;  alias, 1 drivers
v00000255570a2a70_0 .net "Write_data", 31 0, L_00000255570ed0d0;  alias, 1 drivers
v00000255570a3510_0 .net "Write_en", 0 0, v00000255570b7260_0;  alias, 1 drivers
v00000255570a2ed0_0 .net "Write_reg", 4 0, v00000255570b91a0_0;  alias, 1 drivers
v00000255570a2f70_0 .net "clk", 0 0, L_0000025557010910;  alias, 1 drivers
v00000255570a3010_0 .var/i "i", 31 0;
v00000255570a3150 .array "reg_file", 0 31, 31 0;
v00000255570a35b0_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
E_0000025557029950 .event posedge, v00000255570a8e70_0;
S_000002555709c300 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002555709d2a0;
 .timescale 0 0;
v00000255570a24d0_0 .var/i "i", 31 0;
S_000002555709c170 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000255570b65a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570b65d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000255570b6610 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000255570b6648 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000255570b6680 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570b66b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000255570b66f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000255570b6728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000255570b6760 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570b6798 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570b67d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000255570b6808 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000255570b6840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000255570b6878 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570b68b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570b68e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000255570b6920 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000255570b6958 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570b6990 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570b69c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000255570b6a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000255570b6a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000255570b6a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570b6aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570b6ae0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000255570a5810_0 .var "ID_INST", 31 0;
v00000255570a6030_0 .var "ID_PC", 31 0;
v00000255570bcc60_0 .var "ID_opcode", 11 0;
v00000255570bc4e0_0 .var "ID_rd_ind", 4 0;
v00000255570bdd40_0 .var "ID_rs1_ind", 4 0;
v00000255570bcda0_0 .var "ID_rs2_ind", 4 0;
v00000255570bc580_0 .net "IF_FLUSH", 0 0, v00000255570a9e10_0;  alias, 1 drivers
v00000255570bd980_0 .net "IF_INST", 31 0, L_00000255570d8200;  alias, 1 drivers
v00000255570bd3e0_0 .net "IF_PC", 31 0, v00000255570bd520_0;  alias, 1 drivers
v00000255570bc300_0 .net "clk", 0 0, L_00000255570d7a20;  1 drivers
v00000255570bdc00_0 .net "if_id_Write", 0 0, v00000255570a9d70_0;  alias, 1 drivers
v00000255570bbfe0_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
E_0000025557029f10 .event posedge, v000002555708f620_0, v00000255570bc300_0;
S_000002555709c490 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000255570b7bc0_0 .net "EX1_PFC", 31 0, L_00000255570d2930;  alias, 1 drivers
v00000255570b79e0_0 .net "EX2_PFC", 31 0, v000002555709dce0_0;  alias, 1 drivers
v00000255570b8700_0 .net "ID_PFC", 31 0, L_00000255570cfeb0;  alias, 1 drivers
v00000255570b9060_0 .net "PC_src", 2 0, L_00000255570d0d10;  alias, 1 drivers
v00000255570b8ca0_0 .net "PC_write", 0 0, v00000255570a9cd0_0;  alias, 1 drivers
L_00000255570f0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000255570b8340_0 .net/2u *"_ivl_0", 31 0, L_00000255570f0088;  1 drivers
v00000255570b8d40_0 .net "clk", 0 0, L_0000025557010910;  alias, 1 drivers
v00000255570b88e0_0 .net "inst", 31 0, L_00000255570d8200;  alias, 1 drivers
v00000255570b8a20_0 .net "inst_mem_in", 31 0, v00000255570bd520_0;  alias, 1 drivers
v00000255570b6f40_0 .net "pc_reg_in", 31 0, L_00000255570d7860;  1 drivers
v00000255570b6fe0_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
L_00000255570d15d0 .arith/sum 32, v00000255570bd520_0, L_00000255570f0088;
S_000002555709c7b0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002555709c490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000255570d8200 .functor BUFZ 32, L_00000255570d1710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000255570bc6c0_0 .net "Data_Out", 31 0, L_00000255570d8200;  alias, 1 drivers
v00000255570bd2a0 .array "InstMem", 0 1023, 31 0;
v00000255570bd5c0_0 .net *"_ivl_0", 31 0, L_00000255570d1710;  1 drivers
v00000255570be060_0 .net *"_ivl_3", 9 0, L_00000255570d09f0;  1 drivers
v00000255570bd700_0 .net *"_ivl_4", 11 0, L_00000255570d0630;  1 drivers
L_00000255570f01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000255570bdca0_0 .net *"_ivl_7", 1 0, L_00000255570f01a8;  1 drivers
v00000255570bcd00_0 .net "addr", 31 0, v00000255570bd520_0;  alias, 1 drivers
v00000255570bd480_0 .net "clk", 0 0, L_0000025557010910;  alias, 1 drivers
v00000255570be1a0_0 .var/i "i", 31 0;
L_00000255570d1710 .array/port v00000255570bd2a0, L_00000255570d0630;
L_00000255570d09f0 .part v00000255570bd520_0, 0, 10;
L_00000255570d0630 .concat [ 10 2 0 0], L_00000255570d09f0, L_00000255570f01a8;
S_000002555709d430 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002555709c490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000025557029ed0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000255570bdde0_0 .net "DataIn", 31 0, L_00000255570d7860;  alias, 1 drivers
v00000255570bd520_0 .var "DataOut", 31 0;
v00000255570bd660_0 .net "PC_Write", 0 0, v00000255570a9cd0_0;  alias, 1 drivers
v00000255570bc080_0 .net "clk", 0 0, L_0000025557010910;  alias, 1 drivers
v00000255570be100_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
S_000002555709c620 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002555709c490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000025557029f50 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000025557012660 .functor NOT 1, L_00000255570d6df0, C4<0>, C4<0>, C4<0>;
L_0000025557012580 .functor NOT 1, L_00000255570d7070, C4<0>, C4<0>, C4<0>;
L_0000025557012350 .functor AND 1, L_0000025557012660, L_0000025557012580, C4<1>, C4<1>;
L_00000255570123c0 .functor NOT 1, L_00000255570d6d50, C4<0>, C4<0>, C4<0>;
L_0000025556face10 .functor AND 1, L_0000025557012350, L_00000255570123c0, C4<1>, C4<1>;
L_0000025556face80 .functor AND 32, L_00000255570d6e90, L_00000255570d15d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025556fac4e0 .functor NOT 1, L_00000255570d7250, C4<0>, C4<0>, C4<0>;
L_0000025556fac5c0 .functor NOT 1, L_00000255570d7110, C4<0>, C4<0>, C4<0>;
L_00000255570d9380 .functor AND 1, L_0000025556fac4e0, L_0000025556fac5c0, C4<1>, C4<1>;
L_00000255570d92a0 .functor AND 1, L_00000255570d9380, L_00000255570d72f0, C4<1>, C4<1>;
L_00000255570d9310 .functor AND 32, L_00000255570d6f30, L_00000255570cfeb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570d93f0 .functor OR 32, L_0000025556face80, L_00000255570d9310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000255570d9460 .functor NOT 1, L_00000255570d71b0, C4<0>, C4<0>, C4<0>;
L_00000255570d91c0 .functor AND 1, L_00000255570d9460, L_00000255570d6fd0, C4<1>, C4<1>;
L_00000255570d9230 .functor NOT 1, L_00000255570d0590, C4<0>, C4<0>, C4<0>;
L_00000255570d9150 .functor AND 1, L_00000255570d91c0, L_00000255570d9230, C4<1>, C4<1>;
L_00000255570d79b0 .functor AND 32, L_00000255570d0950, v00000255570bd520_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570d8740 .functor OR 32, L_00000255570d93f0, L_00000255570d79b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000255570d8c10 .functor NOT 1, L_00000255570d1670, C4<0>, C4<0>, C4<0>;
L_00000255570d87b0 .functor AND 1, L_00000255570d8c10, L_00000255570d0c70, C4<1>, C4<1>;
L_00000255570d7550 .functor AND 1, L_00000255570d87b0, L_00000255570d13f0, C4<1>, C4<1>;
L_00000255570d8c80 .functor AND 32, L_00000255570d18f0, L_00000255570d2930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570d8510 .functor OR 32, L_00000255570d8740, L_00000255570d8c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000255570d8a50 .functor NOT 1, L_00000255570cf5f0, C4<0>, C4<0>, C4<0>;
L_00000255570d7fd0 .functor AND 1, L_00000255570cfcd0, L_00000255570d8a50, C4<1>, C4<1>;
L_00000255570d8900 .functor NOT 1, L_00000255570d0270, C4<0>, C4<0>, C4<0>;
L_00000255570d8580 .functor AND 1, L_00000255570d7fd0, L_00000255570d8900, C4<1>, C4<1>;
L_00000255570d8430 .functor AND 32, L_00000255570d1530, v000002555709dce0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570d7860 .functor OR 32, L_00000255570d8510, L_00000255570d8430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000255570bde80_0 .net *"_ivl_1", 0 0, L_00000255570d6df0;  1 drivers
v00000255570bd200_0 .net *"_ivl_11", 0 0, L_00000255570d6d50;  1 drivers
v00000255570bc8a0_0 .net *"_ivl_12", 0 0, L_00000255570123c0;  1 drivers
v00000255570bbc20_0 .net *"_ivl_14", 0 0, L_0000025556face10;  1 drivers
v00000255570bda20_0 .net *"_ivl_16", 31 0, L_00000255570d6e90;  1 drivers
v00000255570bca80_0 .net *"_ivl_18", 31 0, L_0000025556face80;  1 drivers
v00000255570bd7a0_0 .net *"_ivl_2", 0 0, L_0000025557012660;  1 drivers
v00000255570be240_0 .net *"_ivl_21", 0 0, L_00000255570d7250;  1 drivers
v00000255570bdf20_0 .net *"_ivl_22", 0 0, L_0000025556fac4e0;  1 drivers
v00000255570bd840_0 .net *"_ivl_25", 0 0, L_00000255570d7110;  1 drivers
v00000255570bd0c0_0 .net *"_ivl_26", 0 0, L_0000025556fac5c0;  1 drivers
v00000255570bdb60_0 .net *"_ivl_28", 0 0, L_00000255570d9380;  1 drivers
v00000255570bd340_0 .net *"_ivl_31", 0 0, L_00000255570d72f0;  1 drivers
v00000255570bc940_0 .net *"_ivl_32", 0 0, L_00000255570d92a0;  1 drivers
v00000255570bd8e0_0 .net *"_ivl_34", 31 0, L_00000255570d6f30;  1 drivers
v00000255570be2e0_0 .net *"_ivl_36", 31 0, L_00000255570d9310;  1 drivers
v00000255570bc9e0_0 .net *"_ivl_38", 31 0, L_00000255570d93f0;  1 drivers
v00000255570bbb80_0 .net *"_ivl_41", 0 0, L_00000255570d71b0;  1 drivers
v00000255570bd160_0 .net *"_ivl_42", 0 0, L_00000255570d9460;  1 drivers
v00000255570bcb20_0 .net *"_ivl_45", 0 0, L_00000255570d6fd0;  1 drivers
v00000255570bdac0_0 .net *"_ivl_46", 0 0, L_00000255570d91c0;  1 drivers
v00000255570bce40_0 .net *"_ivl_49", 0 0, L_00000255570d0590;  1 drivers
v00000255570bcbc0_0 .net *"_ivl_5", 0 0, L_00000255570d7070;  1 drivers
v00000255570bc440_0 .net *"_ivl_50", 0 0, L_00000255570d9230;  1 drivers
v00000255570bc620_0 .net *"_ivl_52", 0 0, L_00000255570d9150;  1 drivers
v00000255570bbcc0_0 .net *"_ivl_54", 31 0, L_00000255570d0950;  1 drivers
v00000255570bcee0_0 .net *"_ivl_56", 31 0, L_00000255570d79b0;  1 drivers
v00000255570bcf80_0 .net *"_ivl_58", 31 0, L_00000255570d8740;  1 drivers
v00000255570bbd60_0 .net *"_ivl_6", 0 0, L_0000025557012580;  1 drivers
v00000255570bbe00_0 .net *"_ivl_61", 0 0, L_00000255570d1670;  1 drivers
v00000255570bd020_0 .net *"_ivl_62", 0 0, L_00000255570d8c10;  1 drivers
v00000255570bbea0_0 .net *"_ivl_65", 0 0, L_00000255570d0c70;  1 drivers
v00000255570bbf40_0 .net *"_ivl_66", 0 0, L_00000255570d87b0;  1 drivers
v00000255570bc120_0 .net *"_ivl_69", 0 0, L_00000255570d13f0;  1 drivers
v00000255570bc1c0_0 .net *"_ivl_70", 0 0, L_00000255570d7550;  1 drivers
v00000255570bc260_0 .net *"_ivl_72", 31 0, L_00000255570d18f0;  1 drivers
v00000255570bc3a0_0 .net *"_ivl_74", 31 0, L_00000255570d8c80;  1 drivers
v00000255570bc760_0 .net *"_ivl_76", 31 0, L_00000255570d8510;  1 drivers
v00000255570bc800_0 .net *"_ivl_79", 0 0, L_00000255570cfcd0;  1 drivers
v00000255570be600_0 .net *"_ivl_8", 0 0, L_0000025557012350;  1 drivers
v00000255570be420_0 .net *"_ivl_81", 0 0, L_00000255570cf5f0;  1 drivers
v00000255570be380_0 .net *"_ivl_82", 0 0, L_00000255570d8a50;  1 drivers
v00000255570be4c0_0 .net *"_ivl_84", 0 0, L_00000255570d7fd0;  1 drivers
v00000255570be6a0_0 .net *"_ivl_87", 0 0, L_00000255570d0270;  1 drivers
v00000255570be920_0 .net *"_ivl_88", 0 0, L_00000255570d8900;  1 drivers
v00000255570be560_0 .net *"_ivl_90", 0 0, L_00000255570d8580;  1 drivers
v00000255570be740_0 .net *"_ivl_92", 31 0, L_00000255570d1530;  1 drivers
v00000255570be9c0_0 .net *"_ivl_94", 31 0, L_00000255570d8430;  1 drivers
v00000255570be7e0_0 .net "ina", 31 0, L_00000255570d15d0;  1 drivers
v00000255570be880_0 .net "inb", 31 0, L_00000255570cfeb0;  alias, 1 drivers
v00000255570bea60_0 .net "inc", 31 0, v00000255570bd520_0;  alias, 1 drivers
v00000255570b8660_0 .net "ind", 31 0, L_00000255570d2930;  alias, 1 drivers
v00000255570b82a0_0 .net "ine", 31 0, v000002555709dce0_0;  alias, 1 drivers
L_00000255570f00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255570b7a80_0 .net "inf", 31 0, L_00000255570f00d0;  1 drivers
L_00000255570f0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255570b8de0_0 .net "ing", 31 0, L_00000255570f0118;  1 drivers
L_00000255570f0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255570b7e40_0 .net "inh", 31 0, L_00000255570f0160;  1 drivers
v00000255570b71c0_0 .net "out", 31 0, L_00000255570d7860;  alias, 1 drivers
v00000255570b8fc0_0 .net "sel", 2 0, L_00000255570d0d10;  alias, 1 drivers
L_00000255570d6df0 .part L_00000255570d0d10, 2, 1;
L_00000255570d7070 .part L_00000255570d0d10, 1, 1;
L_00000255570d6d50 .part L_00000255570d0d10, 0, 1;
LS_00000255570d6e90_0_0 .concat [ 1 1 1 1], L_0000025556face10, L_0000025556face10, L_0000025556face10, L_0000025556face10;
LS_00000255570d6e90_0_4 .concat [ 1 1 1 1], L_0000025556face10, L_0000025556face10, L_0000025556face10, L_0000025556face10;
LS_00000255570d6e90_0_8 .concat [ 1 1 1 1], L_0000025556face10, L_0000025556face10, L_0000025556face10, L_0000025556face10;
LS_00000255570d6e90_0_12 .concat [ 1 1 1 1], L_0000025556face10, L_0000025556face10, L_0000025556face10, L_0000025556face10;
LS_00000255570d6e90_0_16 .concat [ 1 1 1 1], L_0000025556face10, L_0000025556face10, L_0000025556face10, L_0000025556face10;
LS_00000255570d6e90_0_20 .concat [ 1 1 1 1], L_0000025556face10, L_0000025556face10, L_0000025556face10, L_0000025556face10;
LS_00000255570d6e90_0_24 .concat [ 1 1 1 1], L_0000025556face10, L_0000025556face10, L_0000025556face10, L_0000025556face10;
LS_00000255570d6e90_0_28 .concat [ 1 1 1 1], L_0000025556face10, L_0000025556face10, L_0000025556face10, L_0000025556face10;
LS_00000255570d6e90_1_0 .concat [ 4 4 4 4], LS_00000255570d6e90_0_0, LS_00000255570d6e90_0_4, LS_00000255570d6e90_0_8, LS_00000255570d6e90_0_12;
LS_00000255570d6e90_1_4 .concat [ 4 4 4 4], LS_00000255570d6e90_0_16, LS_00000255570d6e90_0_20, LS_00000255570d6e90_0_24, LS_00000255570d6e90_0_28;
L_00000255570d6e90 .concat [ 16 16 0 0], LS_00000255570d6e90_1_0, LS_00000255570d6e90_1_4;
L_00000255570d7250 .part L_00000255570d0d10, 2, 1;
L_00000255570d7110 .part L_00000255570d0d10, 1, 1;
L_00000255570d72f0 .part L_00000255570d0d10, 0, 1;
LS_00000255570d6f30_0_0 .concat [ 1 1 1 1], L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0;
LS_00000255570d6f30_0_4 .concat [ 1 1 1 1], L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0;
LS_00000255570d6f30_0_8 .concat [ 1 1 1 1], L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0;
LS_00000255570d6f30_0_12 .concat [ 1 1 1 1], L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0;
LS_00000255570d6f30_0_16 .concat [ 1 1 1 1], L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0;
LS_00000255570d6f30_0_20 .concat [ 1 1 1 1], L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0;
LS_00000255570d6f30_0_24 .concat [ 1 1 1 1], L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0;
LS_00000255570d6f30_0_28 .concat [ 1 1 1 1], L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0, L_00000255570d92a0;
LS_00000255570d6f30_1_0 .concat [ 4 4 4 4], LS_00000255570d6f30_0_0, LS_00000255570d6f30_0_4, LS_00000255570d6f30_0_8, LS_00000255570d6f30_0_12;
LS_00000255570d6f30_1_4 .concat [ 4 4 4 4], LS_00000255570d6f30_0_16, LS_00000255570d6f30_0_20, LS_00000255570d6f30_0_24, LS_00000255570d6f30_0_28;
L_00000255570d6f30 .concat [ 16 16 0 0], LS_00000255570d6f30_1_0, LS_00000255570d6f30_1_4;
L_00000255570d71b0 .part L_00000255570d0d10, 2, 1;
L_00000255570d6fd0 .part L_00000255570d0d10, 1, 1;
L_00000255570d0590 .part L_00000255570d0d10, 0, 1;
LS_00000255570d0950_0_0 .concat [ 1 1 1 1], L_00000255570d9150, L_00000255570d9150, L_00000255570d9150, L_00000255570d9150;
LS_00000255570d0950_0_4 .concat [ 1 1 1 1], L_00000255570d9150, L_00000255570d9150, L_00000255570d9150, L_00000255570d9150;
LS_00000255570d0950_0_8 .concat [ 1 1 1 1], L_00000255570d9150, L_00000255570d9150, L_00000255570d9150, L_00000255570d9150;
LS_00000255570d0950_0_12 .concat [ 1 1 1 1], L_00000255570d9150, L_00000255570d9150, L_00000255570d9150, L_00000255570d9150;
LS_00000255570d0950_0_16 .concat [ 1 1 1 1], L_00000255570d9150, L_00000255570d9150, L_00000255570d9150, L_00000255570d9150;
LS_00000255570d0950_0_20 .concat [ 1 1 1 1], L_00000255570d9150, L_00000255570d9150, L_00000255570d9150, L_00000255570d9150;
LS_00000255570d0950_0_24 .concat [ 1 1 1 1], L_00000255570d9150, L_00000255570d9150, L_00000255570d9150, L_00000255570d9150;
LS_00000255570d0950_0_28 .concat [ 1 1 1 1], L_00000255570d9150, L_00000255570d9150, L_00000255570d9150, L_00000255570d9150;
LS_00000255570d0950_1_0 .concat [ 4 4 4 4], LS_00000255570d0950_0_0, LS_00000255570d0950_0_4, LS_00000255570d0950_0_8, LS_00000255570d0950_0_12;
LS_00000255570d0950_1_4 .concat [ 4 4 4 4], LS_00000255570d0950_0_16, LS_00000255570d0950_0_20, LS_00000255570d0950_0_24, LS_00000255570d0950_0_28;
L_00000255570d0950 .concat [ 16 16 0 0], LS_00000255570d0950_1_0, LS_00000255570d0950_1_4;
L_00000255570d1670 .part L_00000255570d0d10, 2, 1;
L_00000255570d0c70 .part L_00000255570d0d10, 1, 1;
L_00000255570d13f0 .part L_00000255570d0d10, 0, 1;
LS_00000255570d18f0_0_0 .concat [ 1 1 1 1], L_00000255570d7550, L_00000255570d7550, L_00000255570d7550, L_00000255570d7550;
LS_00000255570d18f0_0_4 .concat [ 1 1 1 1], L_00000255570d7550, L_00000255570d7550, L_00000255570d7550, L_00000255570d7550;
LS_00000255570d18f0_0_8 .concat [ 1 1 1 1], L_00000255570d7550, L_00000255570d7550, L_00000255570d7550, L_00000255570d7550;
LS_00000255570d18f0_0_12 .concat [ 1 1 1 1], L_00000255570d7550, L_00000255570d7550, L_00000255570d7550, L_00000255570d7550;
LS_00000255570d18f0_0_16 .concat [ 1 1 1 1], L_00000255570d7550, L_00000255570d7550, L_00000255570d7550, L_00000255570d7550;
LS_00000255570d18f0_0_20 .concat [ 1 1 1 1], L_00000255570d7550, L_00000255570d7550, L_00000255570d7550, L_00000255570d7550;
LS_00000255570d18f0_0_24 .concat [ 1 1 1 1], L_00000255570d7550, L_00000255570d7550, L_00000255570d7550, L_00000255570d7550;
LS_00000255570d18f0_0_28 .concat [ 1 1 1 1], L_00000255570d7550, L_00000255570d7550, L_00000255570d7550, L_00000255570d7550;
LS_00000255570d18f0_1_0 .concat [ 4 4 4 4], LS_00000255570d18f0_0_0, LS_00000255570d18f0_0_4, LS_00000255570d18f0_0_8, LS_00000255570d18f0_0_12;
LS_00000255570d18f0_1_4 .concat [ 4 4 4 4], LS_00000255570d18f0_0_16, LS_00000255570d18f0_0_20, LS_00000255570d18f0_0_24, LS_00000255570d18f0_0_28;
L_00000255570d18f0 .concat [ 16 16 0 0], LS_00000255570d18f0_1_0, LS_00000255570d18f0_1_4;
L_00000255570cfcd0 .part L_00000255570d0d10, 2, 1;
L_00000255570cf5f0 .part L_00000255570d0d10, 1, 1;
L_00000255570d0270 .part L_00000255570d0d10, 0, 1;
LS_00000255570d1530_0_0 .concat [ 1 1 1 1], L_00000255570d8580, L_00000255570d8580, L_00000255570d8580, L_00000255570d8580;
LS_00000255570d1530_0_4 .concat [ 1 1 1 1], L_00000255570d8580, L_00000255570d8580, L_00000255570d8580, L_00000255570d8580;
LS_00000255570d1530_0_8 .concat [ 1 1 1 1], L_00000255570d8580, L_00000255570d8580, L_00000255570d8580, L_00000255570d8580;
LS_00000255570d1530_0_12 .concat [ 1 1 1 1], L_00000255570d8580, L_00000255570d8580, L_00000255570d8580, L_00000255570d8580;
LS_00000255570d1530_0_16 .concat [ 1 1 1 1], L_00000255570d8580, L_00000255570d8580, L_00000255570d8580, L_00000255570d8580;
LS_00000255570d1530_0_20 .concat [ 1 1 1 1], L_00000255570d8580, L_00000255570d8580, L_00000255570d8580, L_00000255570d8580;
LS_00000255570d1530_0_24 .concat [ 1 1 1 1], L_00000255570d8580, L_00000255570d8580, L_00000255570d8580, L_00000255570d8580;
LS_00000255570d1530_0_28 .concat [ 1 1 1 1], L_00000255570d8580, L_00000255570d8580, L_00000255570d8580, L_00000255570d8580;
LS_00000255570d1530_1_0 .concat [ 4 4 4 4], LS_00000255570d1530_0_0, LS_00000255570d1530_0_4, LS_00000255570d1530_0_8, LS_00000255570d1530_0_12;
LS_00000255570d1530_1_4 .concat [ 4 4 4 4], LS_00000255570d1530_0_16, LS_00000255570d1530_0_20, LS_00000255570d1530_0_24, LS_00000255570d1530_0_28;
L_00000255570d1530 .concat [ 16 16 0 0], LS_00000255570d1530_1_0, LS_00000255570d1530_1_4;
S_000002555709d750 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000255570b83e0_0 .net "Write_Data", 31 0, v000002555708e5e0_0;  alias, 1 drivers
v00000255570b8980_0 .net "addr", 31 0, v000002555708ee00_0;  alias, 1 drivers
v00000255570b87a0_0 .net "clk", 0 0, L_0000025557010910;  alias, 1 drivers
v00000255570b8f20_0 .net "mem_out", 31 0, v00000255570b92e0_0;  alias, 1 drivers
v00000255570b80c0_0 .net "mem_read", 0 0, v000002555708e4a0_0;  alias, 1 drivers
v00000255570b7440_0 .net "mem_write", 0 0, v000002555708f940_0;  alias, 1 drivers
S_000002555709c940 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002555709d750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000255570b7b20 .array "DataMem", 1023 0, 31 0;
v00000255570b73a0_0 .net "Data_In", 31 0, v000002555708e5e0_0;  alias, 1 drivers
v00000255570b92e0_0 .var "Data_Out", 31 0;
v00000255570b8e80_0 .net "Write_en", 0 0, v000002555708f940_0;  alias, 1 drivers
v00000255570b9100_0 .net "addr", 31 0, v000002555708ee00_0;  alias, 1 drivers
v00000255570b7c60_0 .net "clk", 0 0, L_0000025557010910;  alias, 1 drivers
v00000255570b8ac0_0 .var/i "i", 31 0;
S_000002555709bcc0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000255570c6f60 .param/l "add" 0 9 6, C4<000000100000>;
P_00000255570c6f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000255570c6fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000255570c7008 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000255570c7040 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000255570c7078 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000255570c70b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000255570c70e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000255570c7120 .param/l "j" 0 9 19, C4<000010000000>;
P_00000255570c7158 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000255570c7190 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000255570c71c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000255570c7200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000255570c7238 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000255570c7270 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000255570c72a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000255570c72e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000255570c7318 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000255570c7350 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000255570c7388 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000255570c73c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000255570c73f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000255570c7430 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000255570c7468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000255570c74a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000255570b74e0_0 .net "MEM_ALU_OUT", 31 0, v000002555708ee00_0;  alias, 1 drivers
v00000255570b8480_0 .net "MEM_Data_mem_out", 31 0, v00000255570b92e0_0;  alias, 1 drivers
v00000255570b6c20_0 .net "MEM_memread", 0 0, v000002555708e4a0_0;  alias, 1 drivers
v00000255570b7800_0 .net "MEM_opcode", 11 0, v000002555708df00_0;  alias, 1 drivers
v00000255570b6b80_0 .net "MEM_rd_ind", 4 0, v000002555708dd20_0;  alias, 1 drivers
v00000255570b6ea0_0 .net "MEM_rd_indzero", 0 0, v000002555708e220_0;  alias, 1 drivers
v00000255570b7d00_0 .net "MEM_regwrite", 0 0, v000002555708e180_0;  alias, 1 drivers
v00000255570b8840_0 .var "WB_ALU_OUT", 31 0;
v00000255570b8520_0 .var "WB_Data_mem_out", 31 0;
v00000255570b7da0_0 .var "WB_memread", 0 0;
v00000255570b91a0_0 .var "WB_rd_ind", 4 0;
v00000255570b7ee0_0 .var "WB_rd_indzero", 0 0;
v00000255570b7260_0 .var "WB_regwrite", 0 0;
v00000255570b8020_0 .net "clk", 0 0, L_00000255570ed220;  1 drivers
v00000255570b9240_0 .var "hlt", 0 0;
v00000255570b7580_0 .net "rst", 0 0, v00000255570d4d70_0;  alias, 1 drivers
E_000002555702a710 .event posedge, v000002555708f620_0, v00000255570b8020_0;
S_000002555709cc60 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000025556ded800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000255570ed060 .functor AND 32, v00000255570b8520_0, L_0000025557140d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570ed300 .functor NOT 1, v00000255570b7da0_0, C4<0>, C4<0>, C4<0>;
L_00000255570ecff0 .functor AND 32, v00000255570b8840_0, L_0000025557140ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000255570ed0d0 .functor OR 32, L_00000255570ed060, L_00000255570ecff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000255570b8c00_0 .net "Write_Data_RegFile", 31 0, L_00000255570ed0d0;  alias, 1 drivers
v00000255570b7f80_0 .net *"_ivl_0", 31 0, L_0000025557140d50;  1 drivers
v00000255570b85c0_0 .net *"_ivl_2", 31 0, L_00000255570ed060;  1 drivers
v00000255570b7300_0 .net *"_ivl_4", 0 0, L_00000255570ed300;  1 drivers
v00000255570b8b60_0 .net *"_ivl_6", 31 0, L_0000025557140ad0;  1 drivers
v00000255570b7620_0 .net *"_ivl_8", 31 0, L_00000255570ecff0;  1 drivers
v00000255570b6cc0_0 .net "alu_out", 31 0, v00000255570b8840_0;  alias, 1 drivers
v00000255570b76c0_0 .net "mem_out", 31 0, v00000255570b8520_0;  alias, 1 drivers
v00000255570b6d60_0 .net "mem_read", 0 0, v00000255570b7da0_0;  alias, 1 drivers
LS_0000025557140d50_0_0 .concat [ 1 1 1 1], v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0;
LS_0000025557140d50_0_4 .concat [ 1 1 1 1], v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0;
LS_0000025557140d50_0_8 .concat [ 1 1 1 1], v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0;
LS_0000025557140d50_0_12 .concat [ 1 1 1 1], v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0;
LS_0000025557140d50_0_16 .concat [ 1 1 1 1], v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0;
LS_0000025557140d50_0_20 .concat [ 1 1 1 1], v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0;
LS_0000025557140d50_0_24 .concat [ 1 1 1 1], v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0;
LS_0000025557140d50_0_28 .concat [ 1 1 1 1], v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0, v00000255570b7da0_0;
LS_0000025557140d50_1_0 .concat [ 4 4 4 4], LS_0000025557140d50_0_0, LS_0000025557140d50_0_4, LS_0000025557140d50_0_8, LS_0000025557140d50_0_12;
LS_0000025557140d50_1_4 .concat [ 4 4 4 4], LS_0000025557140d50_0_16, LS_0000025557140d50_0_20, LS_0000025557140d50_0_24, LS_0000025557140d50_0_28;
L_0000025557140d50 .concat [ 16 16 0 0], LS_0000025557140d50_1_0, LS_0000025557140d50_1_4;
LS_0000025557140ad0_0_0 .concat [ 1 1 1 1], L_00000255570ed300, L_00000255570ed300, L_00000255570ed300, L_00000255570ed300;
LS_0000025557140ad0_0_4 .concat [ 1 1 1 1], L_00000255570ed300, L_00000255570ed300, L_00000255570ed300, L_00000255570ed300;
LS_0000025557140ad0_0_8 .concat [ 1 1 1 1], L_00000255570ed300, L_00000255570ed300, L_00000255570ed300, L_00000255570ed300;
LS_0000025557140ad0_0_12 .concat [ 1 1 1 1], L_00000255570ed300, L_00000255570ed300, L_00000255570ed300, L_00000255570ed300;
LS_0000025557140ad0_0_16 .concat [ 1 1 1 1], L_00000255570ed300, L_00000255570ed300, L_00000255570ed300, L_00000255570ed300;
LS_0000025557140ad0_0_20 .concat [ 1 1 1 1], L_00000255570ed300, L_00000255570ed300, L_00000255570ed300, L_00000255570ed300;
LS_0000025557140ad0_0_24 .concat [ 1 1 1 1], L_00000255570ed300, L_00000255570ed300, L_00000255570ed300, L_00000255570ed300;
LS_0000025557140ad0_0_28 .concat [ 1 1 1 1], L_00000255570ed300, L_00000255570ed300, L_00000255570ed300, L_00000255570ed300;
LS_0000025557140ad0_1_0 .concat [ 4 4 4 4], LS_0000025557140ad0_0_0, LS_0000025557140ad0_0_4, LS_0000025557140ad0_0_8, LS_0000025557140ad0_0_12;
LS_0000025557140ad0_1_4 .concat [ 4 4 4 4], LS_0000025557140ad0_0_16, LS_0000025557140ad0_0_20, LS_0000025557140ad0_0_24, LS_0000025557140ad0_0_28;
L_0000025557140ad0 .concat [ 16 16 0 0], LS_0000025557140ad0_1_0, LS_0000025557140ad0_1_4;
    .scope S_000002555709d430;
T_0 ;
    %wait E_000002555702a650;
    %load/vec4 v00000255570be100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000255570bd520_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000255570bd660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000255570bdde0_0;
    %assign/vec4 v00000255570bd520_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002555709c7b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255570be1a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000255570be1a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000255570be1a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %load/vec4 v00000255570be1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000255570be1a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570bd2a0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002555709c170;
T_2 ;
    %wait E_0000025557029f10;
    %load/vec4 v00000255570bbfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000255570a6030_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a5810_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570bc4e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570bcda0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570bdd40_0, 0;
    %assign/vec4 v00000255570bcc60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000255570bdc00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000255570bc580_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000255570a6030_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a5810_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570bc4e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570bcda0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570bdd40_0, 0;
    %assign/vec4 v00000255570bcc60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000255570bdc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000255570bd980_0;
    %assign/vec4 v00000255570a5810_0, 0;
    %load/vec4 v00000255570bd3e0_0;
    %assign/vec4 v00000255570a6030_0, 0;
    %load/vec4 v00000255570bd980_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000255570bcda0_0, 0;
    %load/vec4 v00000255570bd980_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000255570bcc60_0, 4, 5;
    %load/vec4 v00000255570bd980_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000255570bd980_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000255570bcc60_0, 4, 5;
    %load/vec4 v00000255570bd980_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000255570bd980_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000255570bd980_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000255570bd980_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000255570bd980_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000255570bd980_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000255570bdd40_0, 0;
    %load/vec4 v00000255570bd980_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000255570bd980_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000255570bc4e0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000255570bd980_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000255570bc4e0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000255570bd980_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000255570bc4e0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002555709d2a0;
T_3 ;
    %wait E_000002555702a650;
    %load/vec4 v00000255570a35b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255570a3010_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000255570a3010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000255570a3010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570a3150, 0, 4;
    %load/vec4 v00000255570a3010_0;
    %addi 1, 0, 32;
    %store/vec4 v00000255570a3010_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000255570a2ed0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000255570a3510_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000255570a2a70_0;
    %load/vec4 v00000255570a2ed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570a3150, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570a3150, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002555709d2a0;
T_4 ;
    %wait E_0000025557029950;
    %load/vec4 v00000255570a2ed0_0;
    %load/vec4 v00000255570a4230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000255570a2ed0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000255570a3510_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000255570a2a70_0;
    %assign/vec4 v00000255570a2930_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000255570a4230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000255570a3150, 4;
    %assign/vec4 v00000255570a2930_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002555709d2a0;
T_5 ;
    %wait E_0000025557029950;
    %load/vec4 v00000255570a2ed0_0;
    %load/vec4 v00000255570a2c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000255570a2ed0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000255570a3510_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000255570a2a70_0;
    %assign/vec4 v00000255570a3dd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000255570a2c50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000255570a3150, 4;
    %assign/vec4 v00000255570a3dd0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002555709d2a0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002555709c300;
    %jmp t_0;
    .scope S_000002555709c300;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255570a24d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000255570a24d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000255570a24d0_0;
    %ix/getv/s 4, v00000255570a24d0_0;
    %load/vec4a v00000255570a3150, 4;
    %ix/getv/s 4, v00000255570a24d0_0;
    %load/vec4a v00000255570a3150, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000255570a24d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000255570a24d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002555709d2a0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002555709cad0;
T_7 ;
    %wait E_000002555702a210;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255570a3d30_0, 0, 32;
    %load/vec4 v00000255570a2890_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000255570a2890_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000255570a2bb0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000255570a3d30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000255570a2890_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000255570a2890_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000255570a2890_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000255570a2bb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000255570a3d30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000255570a2bb0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000255570a2bb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000255570a3d30_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002555709d110;
T_8 ;
    %wait E_000002555702a650;
    %load/vec4 v00000255570a8bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000255570a7e30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000255570a7610_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000255570a7610_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000255570a7e30_0;
    %load/vec4 v00000255570a9410_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000255570a7e30_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000255570a7e30_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000255570a7e30_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000255570a7e30_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000255570a7e30_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000255570a7e30_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002555709d110;
T_9 ;
    %wait E_000002555702a650;
    %load/vec4 v00000255570a8bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a76b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000255570a7c50_0;
    %assign/vec4 v00000255570a76b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002555709bfe0;
T_10 ;
    %wait E_00000255570299d0;
    %load/vec4 v00000255570aa270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255570a9cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255570a9d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a9e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255570a8290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255570a9050_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000255570a7a70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000255570a8ab0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000255570a90f0_0;
    %load/vec4 v00000255570a9b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000255570a9190_0;
    %load/vec4 v00000255570a9b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000255570a8c90_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000255570a7750_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000255570a90f0_0;
    %load/vec4 v00000255570a74d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000255570a9190_0;
    %load/vec4 v00000255570a74d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a9cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a9d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a9e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255570a8290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a9050_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000255570a85b0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a9cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255570a9d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255570a9e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a8290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a9050_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255570a9cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255570a9d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a9e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a8290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255570a9050_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002555709cdf0;
T_11 ;
    %wait E_000002555702a610;
    %load/vec4 v000002555709f0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000255570a1660_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a08a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a12a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a1160_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a0ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a09e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a13e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a0800_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a1340_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a1700_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a01c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a17a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a1520_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570a1480_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570a0300_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570a1840_0, 0;
    %assign/vec4 v00000255570a0a80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002555709eaa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002555709de20_0;
    %assign/vec4 v00000255570a0a80_0, 0;
    %load/vec4 v000002555709d9c0_0;
    %assign/vec4 v00000255570a1840_0, 0;
    %load/vec4 v000002555709ebe0_0;
    %assign/vec4 v00000255570a0300_0, 0;
    %load/vec4 v000002555709f180_0;
    %assign/vec4 v00000255570a1480_0, 0;
    %load/vec4 v000002555709da60_0;
    %assign/vec4 v00000255570a1520_0, 0;
    %load/vec4 v000002555709e640_0;
    %assign/vec4 v00000255570a17a0_0, 0;
    %load/vec4 v000002555709ea00_0;
    %assign/vec4 v00000255570a01c0_0, 0;
    %load/vec4 v000002555709efa0_0;
    %assign/vec4 v00000255570a1700_0, 0;
    %load/vec4 v000002555709ffe0_0;
    %assign/vec4 v00000255570a1340_0, 0;
    %load/vec4 v000002555709fcc0_0;
    %assign/vec4 v00000255570a0260_0, 0;
    %load/vec4 v000002555709e5a0_0;
    %assign/vec4 v00000255570a0800_0, 0;
    %load/vec4 v000002555709ef00_0;
    %assign/vec4 v00000255570a13e0_0, 0;
    %load/vec4 v000002555709dc40_0;
    %assign/vec4 v00000255570a09e0_0, 0;
    %load/vec4 v000002555709eb40_0;
    %assign/vec4 v00000255570a0ee0_0, 0;
    %load/vec4 v000002555709e8c0_0;
    %assign/vec4 v00000255570a1160_0, 0;
    %load/vec4 v000002555709f360_0;
    %assign/vec4 v00000255570a12a0_0, 0;
    %load/vec4 v000002555709f400_0;
    %assign/vec4 v00000255570a1200_0, 0;
    %load/vec4 v000002555709fea0_0;
    %assign/vec4 v00000255570a08a0_0, 0;
    %load/vec4 v000002555709dba0_0;
    %assign/vec4 v00000255570a1660_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000255570a1660_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a08a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a12a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a1160_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a0ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a09e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a13e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a0800_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a1340_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570a1700_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a01c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a17a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570a1520_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570a1480_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570a0300_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570a1840_0, 0;
    %assign/vec4 v00000255570a0a80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002555709be50;
T_12 ;
    %wait E_0000025557029bd0;
    %load/vec4 v00000255570a9370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002555709dec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709dce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709e320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709f4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709e1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709ee60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709f720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709fd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709ed20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709e3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709df60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709e500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709e000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709f900_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570a0120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002555709e460_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002555709e0a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002555709dd80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709f680_0, 0;
    %assign/vec4 v000002555709fe00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000255570a8fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002555709f040_0;
    %assign/vec4 v000002555709fe00_0, 0;
    %load/vec4 v000002555709f540_0;
    %assign/vec4 v000002555709f680_0, 0;
    %load/vec4 v00000255570a0080_0;
    %assign/vec4 v000002555709dd80_0, 0;
    %load/vec4 v000002555709fc20_0;
    %assign/vec4 v000002555709e0a0_0, 0;
    %load/vec4 v000002555709e820_0;
    %assign/vec4 v000002555709e460_0, 0;
    %load/vec4 v000002555709f220_0;
    %assign/vec4 v00000255570a0120_0, 0;
    %load/vec4 v000002555709ff40_0;
    %assign/vec4 v000002555709f900_0, 0;
    %load/vec4 v000002555709f2c0_0;
    %assign/vec4 v000002555709e000_0, 0;
    %load/vec4 v000002555709e280_0;
    %assign/vec4 v000002555709e500_0, 0;
    %load/vec4 v000002555709fb80_0;
    %assign/vec4 v000002555709df60_0, 0;
    %load/vec4 v000002555709edc0_0;
    %assign/vec4 v000002555709e3c0_0, 0;
    %load/vec4 v000002555709fa40_0;
    %assign/vec4 v000002555709ed20_0, 0;
    %load/vec4 v000002555709f860_0;
    %assign/vec4 v000002555709fd60_0, 0;
    %load/vec4 v000002555709e780_0;
    %assign/vec4 v000002555709f720_0, 0;
    %load/vec4 v000002555709f7c0_0;
    %assign/vec4 v000002555709ee60_0, 0;
    %load/vec4 v000002555709f5e0_0;
    %assign/vec4 v000002555709e1e0_0, 0;
    %load/vec4 v000002555709f9a0_0;
    %assign/vec4 v000002555709f4a0_0, 0;
    %load/vec4 v000002555709e960_0;
    %assign/vec4 v000002555709ec80_0, 0;
    %load/vec4 v000002555709db00_0;
    %assign/vec4 v000002555709e320_0, 0;
    %load/vec4 v000002555709e140_0;
    %assign/vec4 v000002555709dce0_0, 0;
    %load/vec4 v000002555709fae0_0;
    %assign/vec4 v000002555709dec0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002555709dec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709dce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709e320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709f4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709e1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709ee60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709f720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709fd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709ed20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709e3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555709df60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709e500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709e000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709f900_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570a0120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002555709e460_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002555709e0a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002555709dd80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555709f680_0, 0;
    %assign/vec4 v000002555709fe00_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025556e58390;
T_13 ;
    %wait E_000002555702a3d0;
    %load/vec4 v00000255570934f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025557093450_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000025556e58200;
T_14 ;
    %wait E_000002555702a290;
    %load/vec4 v0000025557092690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000025557092230_0;
    %pad/u 33;
    %load/vec4 v00000255570922d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000025557092cd0_0, 0;
    %assign/vec4 v0000025557092730_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000025557092230_0;
    %pad/u 33;
    %load/vec4 v00000255570922d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000025557092cd0_0, 0;
    %assign/vec4 v0000025557092730_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000025557092230_0;
    %pad/u 33;
    %load/vec4 v00000255570922d0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000025557092cd0_0, 0;
    %assign/vec4 v0000025557092730_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000025557092230_0;
    %pad/u 33;
    %load/vec4 v00000255570922d0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000025557092cd0_0, 0;
    %assign/vec4 v0000025557092730_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000025557092230_0;
    %pad/u 33;
    %load/vec4 v00000255570922d0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000025557092cd0_0, 0;
    %assign/vec4 v0000025557092730_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000025557092230_0;
    %pad/u 33;
    %load/vec4 v00000255570922d0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000025557092cd0_0, 0;
    %assign/vec4 v0000025557092730_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000255570922d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000025557092730_0;
    %load/vec4 v00000255570922d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000025557092230_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000255570922d0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000255570922d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000025557092730_0, 0;
    %load/vec4 v0000025557092230_0;
    %ix/getv 4, v00000255570922d0_0;
    %shiftl 4;
    %assign/vec4 v0000025557092cd0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000255570922d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000025557092730_0;
    %load/vec4 v00000255570922d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000025557092230_0;
    %load/vec4 v00000255570922d0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000255570922d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000025557092730_0, 0;
    %load/vec4 v0000025557092230_0;
    %ix/getv 4, v00000255570922d0_0;
    %shiftr 4;
    %assign/vec4 v0000025557092cd0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025557092730_0, 0;
    %load/vec4 v0000025557092230_0;
    %load/vec4 v00000255570922d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000025557092cd0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025557092730_0, 0;
    %load/vec4 v00000255570922d0_0;
    %load/vec4 v0000025557092230_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000025557092cd0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000025556e59aa0;
T_15 ;
    %wait E_0000025557029d90;
    %load/vec4 v000002555708f620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002555708e220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555708e180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555708f940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002555708e4a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002555708df00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002555708dd20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002555708e5e0_0, 0;
    %assign/vec4 v000002555708ee00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000025556fb3a20_0;
    %assign/vec4 v000002555708ee00_0, 0;
    %load/vec4 v000002555708fd00_0;
    %assign/vec4 v000002555708e5e0_0, 0;
    %load/vec4 v000002555708f120_0;
    %assign/vec4 v000002555708dd20_0, 0;
    %load/vec4 v0000025556f8e000_0;
    %assign/vec4 v000002555708df00_0, 0;
    %load/vec4 v0000025556fb3ac0_0;
    %assign/vec4 v000002555708e4a0_0, 0;
    %load/vec4 v0000025556f8df60_0;
    %assign/vec4 v000002555708f940_0, 0;
    %load/vec4 v000002555708eae0_0;
    %assign/vec4 v000002555708e180_0, 0;
    %load/vec4 v000002555708eea0_0;
    %assign/vec4 v000002555708e220_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002555709c940;
T_16 ;
    %wait E_0000025557029950;
    %load/vec4 v00000255570b8e80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000255570b73a0_0;
    %load/vec4 v00000255570b9100_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570b7b20, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002555709c940;
T_17 ;
    %wait E_0000025557029950;
    %load/vec4 v00000255570b9100_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000255570b7b20, 4;
    %assign/vec4 v00000255570b92e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002555709c940;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255570b8ac0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000255570b8ac0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000255570b8ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570b7b20, 0, 4;
    %load/vec4 v00000255570b8ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000255570b8ac0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255570b7b20, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002555709c940;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255570b8ac0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000255570b8ac0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000255570b8ac0_0;
    %load/vec4a v00000255570b7b20, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000255570b8ac0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000255570b8ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000255570b8ac0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002555709bcc0;
T_20 ;
    %wait E_000002555702a710;
    %load/vec4 v00000255570b7580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000255570b7ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570b9240_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570b7260_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255570b7da0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000255570b91a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000255570b8520_0, 0;
    %assign/vec4 v00000255570b8840_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000255570b74e0_0;
    %assign/vec4 v00000255570b8840_0, 0;
    %load/vec4 v00000255570b8480_0;
    %assign/vec4 v00000255570b8520_0, 0;
    %load/vec4 v00000255570b6c20_0;
    %assign/vec4 v00000255570b7da0_0, 0;
    %load/vec4 v00000255570b6b80_0;
    %assign/vec4 v00000255570b91a0_0, 0;
    %load/vec4 v00000255570b7d00_0;
    %assign/vec4 v00000255570b7260_0, 0;
    %load/vec4 v00000255570b6ea0_0;
    %assign/vec4 v00000255570b7ee0_0, 0;
    %load/vec4 v00000255570b7800_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000255570b9240_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000025556ded800;
T_21 ;
    %wait E_0000025557029d50;
    %load/vec4 v00000255570d5a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000255570d4910_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000255570d4910_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000255570d4910_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000025556e69f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255570d4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255570d4d70_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000025556e69f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000255570d4cd0_0;
    %inv;
    %assign/vec4 v00000255570d4cd0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000025556e69f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255570d4d70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255570d4d70_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000255570d5b30_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
