<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='175' type='Optional&lt;llvm::DefinitionAndSourceRegister&gt; llvm::getDefSrcRegIgnoringCopies(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='172'>/// Find the def instruction for \p Reg, and underlying value Register folding
/// away any copies.</doc>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='371' ll='387' type='Optional&lt;llvm::DefinitionAndSourceRegister&gt; llvm::getDefSrcRegIgnoringCopies(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='392' u='c' c='_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='399' u='c' c='_ZN4llvm23getSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='569' u='c' c='_ZN4llvm22isKnownToBeAPowerOfTwoENS_8RegisterERKNS_19MachineRegisterInfoEPNS_14GISelKnownBitsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3490' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3523' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3598' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3615' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3616' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE'/>
