
*** Running vivado
    with args -log design_1_demodulation_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_demodulation_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_demodulation_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puja/Desktop/working_downlink_chain/BBU/ip_repo_path/K_64_N_512_E_896_ATG'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_demodulation_0_0 -part xczu21dr-ffvd1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu21dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu21dr'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16662 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1474.828 ; gain = 76.000 ; free physical = 27711 ; free virtual = 33106
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_demodulation_0_0' [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ip/design_1_demodulation_0_0/synth/design_1_demodulation_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'demodulation' [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:953]
INFO: [Synth 8-6155] done synthesizing module 'demodulation' (1#1) [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ipshared/bf42/hdl/verilog/demodulation.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_demodulation_0_0' (2#1) [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ip/design_1_demodulation_0_0/synth/design_1_demodulation_0_0.v:58]
WARNING: [Synth 8-3331] design demodulation has unconnected port real_in_TLAST[0]
WARNING: [Synth 8-3331] design demodulation has unconnected port imag_in_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.578 ; gain = 122.750 ; free physical = 27619 ; free virtual = 33029
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.578 ; gain = 122.750 ; free physical = 27592 ; free virtual = 33010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.578 ; gain = 122.750 ; free physical = 27591 ; free virtual = 33009
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu21dr-ffvd1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ip/design_1_demodulation_0_0/constraints/demodulation_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.srcs/sources_1/bd/design_1/ip/design_1_demodulation_0_0/constraints/demodulation_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.runs/design_1_demodulation_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.runs/design_1_demodulation_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.773 ; gain = 0.000 ; free physical = 26922 ; free virtual = 32451
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.773 ; gain = 0.000 ; free physical = 26918 ; free virtual = 32447
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2447.773 ; gain = 1.000 ; free physical = 26909 ; free virtual = 32438
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2447.773 ; gain = 1048.945 ; free physical = 26935 ; free virtual = 32467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu21dr-ffvd1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2447.773 ; gain = 1048.945 ; free physical = 26935 ; free virtual = 32467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.runs/design_1_demodulation_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2447.773 ; gain = 1048.945 ; free physical = 26942 ; free virtual = 32475
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_7_7_fu_864_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_7_fu_858_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_7_fu_876_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_7_fu_882_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_6_fu_780_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_6_fu_774_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_6_fu_792_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_6_fu_798_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_5_fu_696_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_5_fu_690_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_5_fu_708_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_5_fu_714_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_4_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_4_fu_606_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_4_fu_624_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_4_fu_630_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_3_fu_528_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_3_fu_522_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_3_fu_540_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_3_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_2_fu_444_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_2_fu_438_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_2_fu_456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_2_fu_462_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_1_fu_360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_1_fu_354_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_1_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_1_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_288_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_294_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_last_V_fu_967_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2447.773 ; gain = 1048.945 ; free physical = 26893 ; free virtual = 32435
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              128 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module demodulation 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              128 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_7_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_294_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_288_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_1_fu_360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_1_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_1_fu_354_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_1_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_2_fu_444_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_2_fu_462_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_2_fu_438_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_2_fu_456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_3_fu_528_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_3_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_3_fu_522_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_3_fu_540_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_4_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_4_fu_630_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_4_fu_606_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_4_fu_624_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_5_fu_696_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_5_fu_714_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_5_fu_690_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_5_fu_708_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_6_fu_780_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_6_fu_798_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_6_fu_774_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_6_fu_792_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_7_fu_864_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_7_fu_882_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_7_fu_858_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_7_fu_876_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_last_V_fu_967_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design demodulation has unconnected port real_in_TLAST[0]
WARNING: [Synth 8-3331] design demodulation has unconnected port imag_in_TLAST[0]
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[0]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[0]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[1]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[1]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[2]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[2]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[3]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[3]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[4]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[4]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[5]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[5]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[8]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[8]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[9]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[9]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[10]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[10]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[11]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[11]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[12]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[12]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[13]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[13]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[16]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[16]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[17]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[17]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[18]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[18]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[19]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[19]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[20]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[20]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[21]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[21]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[24]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[24]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[25]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[25]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[26]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[26]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[27]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[27]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[28]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[28]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[29]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[29]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[32]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[32]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[33]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[33]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[34]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[34]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[35]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[35]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[36]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[36]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[37]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[37]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[40]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[40]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[41]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[41]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[42]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[42]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[43]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[43]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[44]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[44]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[45]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[45]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[48]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[48]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[49]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[49]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[50]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[50]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[51]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[51]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[52]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[52]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[53]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[53]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[56]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[56]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[57]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[57]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[58]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[58]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[59]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[59]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[60]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[60]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[61]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[61]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[64]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[64]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_B_reg[65]' (FDE) to 'inst/demod_out_V_data_V_1_payload_B_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/demod_out_V_data_V_1_payload_A_reg[65]' (FDE) to 'inst/demod_out_V_data_V_1_payload_A_reg[66]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\demod_out_V_data_V_1_payload_B_reg[120] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\demod_out_V_data_V_1_payload_A_reg[120] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2447.773 ; gain = 1048.945 ; free physical = 26645 ; free virtual = 32078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:10 . Memory (MB): peak = 2742.078 ; gain = 1343.250 ; free physical = 22289 ; free virtual = 27725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:10 . Memory (MB): peak = 2765.109 ; gain = 1366.281 ; free physical = 22279 ; free virtual = 27714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:10 . Memory (MB): peak = 2765.109 ; gain = 1366.281 ; free physical = 22260 ; free virtual = 27697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 2765.109 ; gain = 1366.281 ; free physical = 22211 ; free virtual = 27669
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 2765.109 ; gain = 1366.281 ; free physical = 22211 ; free virtual = 27670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 2765.109 ; gain = 1366.281 ; free physical = 22217 ; free virtual = 27677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 2765.109 ; gain = 1366.281 ; free physical = 22217 ; free virtual = 27678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 2765.109 ; gain = 1366.281 ; free physical = 22224 ; free virtual = 27686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 2765.109 ; gain = 1366.281 ; free physical = 22224 ; free virtual = 27686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |    49|
|5     |LUT4   |    74|
|6     |LUT5   |   299|
|7     |LUT6   |    37|
|8     |FDRE   |   631|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  1096|
|2     |  inst   |demodulation |  1096|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 2765.109 ; gain = 1366.281 ; free physical = 22224 ; free virtual = 27686
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2765.109 ; gain = 440.086 ; free physical = 22257 ; free virtual = 27724
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 2765.117 ; gain = 1366.281 ; free physical = 22257 ; free virtual = 27724
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_demodulation_0_0' is not ideal for floorplanning, since the cellview 'demodulation' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2806.750 ; gain = 0.000 ; free physical = 22142 ; free virtual = 27661
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:12 . Memory (MB): peak = 2806.750 ; gain = 1435.598 ; free physical = 22194 ; free virtual = 27715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2806.750 ; gain = 0.000 ; free physical = 22193 ; free virtual = 27715
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.runs/design_1_demodulation_0_0_synth_1/design_1_demodulation_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_demodulation_0_0, cache-ID = f3b77bc0f4b17190
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.762 ; gain = 0.000 ; free physical = 22164 ; free virtual = 27716
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/puja/Desktop/working_downlink_chain/BBU/K_64_N_512_E_896/K_64_N_512_E_896.runs/design_1_demodulation_0_0_synth_1/design_1_demodulation_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_demodulation_0_0_utilization_synth.rpt -pb design_1_demodulation_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 09:58:01 2020...
