// Seed: 1770459863
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  tri  id_3
);
  assign id_1 = 1;
  assign module_1.id_24 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd87,
    parameter id_3 = 32'd54,
    parameter id_9 = 32'd73
) (
    input supply0 id_0,
    input uwire id_1,
    input uwire _id_2,
    output uwire _id_3,
    input uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    input supply0 id_7,
    output wire id_8,
    output tri1 _id_9,
    input wor id_10,
    output tri1 id_11,
    input supply0 id_12,
    input wand id_13,
    input wor id_14,
    output supply0 id_15,
    input wand id_16,
    input tri id_17,
    output wand id_18,
    input tri1 id_19,
    input wand id_20,
    input supply1 id_21,
    input tri1 id_22,
    output tri1 id_23,
    input wire id_24,
    output wire id_25
);
  wire id_27;
  module_0 modCall_1 (
      id_20,
      id_18,
      id_13,
      id_13
  );
  wire [1 : id_2] id_28, id_29;
  logic [id_3  ==  id_9 : -1] id_30;
  ;
endmodule
