ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB440:
  26              		.file 1 "Core/Src/stm32g0xx_hal_msp.c"
   1:Core/Src/stm32g0xx_hal_msp.c **** 
   2:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32g0xx_hal_msp.c **** /**
   4:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32g0xx_hal_msp.c ****   * @file         stm32g0xx_hal_msp.c
   6:Core/Src/stm32g0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32g0xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32g0xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32g0xx_hal_msp.c ****   *
  11:Core/Src/stm32g0xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  12:Core/Src/stm32g0xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32g0xx_hal_msp.c ****   *
  14:Core/Src/stm32g0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32g0xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32g0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32g0xx_hal_msp.c ****   *
  18:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32g0xx_hal_msp.c ****   */
  20:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32g0xx_hal_msp.c **** 
  22:Core/Src/stm32g0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32g0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32g0xx_hal_msp.c **** 
  26:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32g0xx_hal_msp.c **** 
  28:Core/Src/stm32g0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32g0xx_hal_msp.c **** 
  31:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32g0xx_hal_msp.c **** 
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 2


  33:Core/Src/stm32g0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32g0xx_hal_msp.c **** 
  36:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32g0xx_hal_msp.c **** 
  38:Core/Src/stm32g0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32g0xx_hal_msp.c **** 
  41:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32g0xx_hal_msp.c **** 
  43:Core/Src/stm32g0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32g0xx_hal_msp.c **** 
  46:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32g0xx_hal_msp.c **** 
  48:Core/Src/stm32g0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32g0xx_hal_msp.c **** 
  51:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32g0xx_hal_msp.c **** 
  53:Core/Src/stm32g0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32g0xx_hal_msp.c **** 
  56:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32g0xx_hal_msp.c **** 
  58:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32g0xx_hal_msp.c **** 
  60:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32g0xx_hal_msp.c **** /**
  62:Core/Src/stm32g0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32g0xx_hal_msp.c ****   */
  64:Core/Src/stm32g0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32g0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32g0xx_hal_msp.c **** 
  67:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32g0xx_hal_msp.c **** 
  69:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32g0xx_hal_msp.c **** 
  71:Core/Src/stm32g0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 196C     		ldr	r1, [r3, #64]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 1964     		str	r1, [r3, #64]
  44              		.loc 1 71 3 view .LVU4
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 3


  45 000c 196C     		ldr	r1, [r3, #64]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 71 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32g0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 72 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 72 3 view .LVU8
  55              		.loc 1 72 3 view .LVU9
  56 0014 DA6B     		ldr	r2, [r3, #60]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA63     		str	r2, [r3, #60]
  61              		.loc 1 72 3 view .LVU10
  62 001e DB6B     		ldr	r3, [r3, #60]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 72 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32g0xx_hal_msp.c **** 
  74:Core/Src/stm32g0xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32g0xx_hal_msp.c **** 
  76:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32g0xx_hal_msp.c **** 
  78:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32g0xx_hal_msp.c **** }
  69              		.loc 1 79 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE440:
  80              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_ADC_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	HAL_ADC_MspInit:
  88              	.LVL0:
  89              	.LFB441:
  80:Core/Src/stm32g0xx_hal_msp.c **** 
  81:Core/Src/stm32g0xx_hal_msp.c **** /**
  82:Core/Src/stm32g0xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32g0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32g0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 4


  86:Core/Src/stm32g0xx_hal_msp.c **** */
  87:Core/Src/stm32g0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32g0xx_hal_msp.c **** {
  90              		.loc 1 88 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 56
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 88 1 is_stmt 0 view .LVU15
  95 0000 10B5     		push	{r4, lr}
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 4, -8
  99              		.cfi_offset 14, -4
 100 0002 8EB0     		sub	sp, sp, #56
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 64
 103 0004 0400     		movs	r4, r0
  89:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 89 3 is_stmt 1 view .LVU16
 105              		.loc 1 89 20 is_stmt 0 view .LVU17
 106 0006 1422     		movs	r2, #20
 107 0008 0021     		movs	r1, #0
 108 000a 09A8     		add	r0, sp, #36
 109              	.LVL1:
 110              		.loc 1 89 20 view .LVU18
 111 000c FFF7FEFF 		bl	memset
 112              	.LVL2:
  90:Core/Src/stm32g0xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 113              		.loc 1 90 3 is_stmt 1 view .LVU19
 114              		.loc 1 90 28 is_stmt 0 view .LVU20
 115 0010 1C22     		movs	r2, #28
 116 0012 0021     		movs	r1, #0
 117 0014 02A8     		add	r0, sp, #8
 118 0016 FFF7FEFF 		bl	memset
 119              	.LVL3:
  91:Core/Src/stm32g0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 120              		.loc 1 91 3 is_stmt 1 view .LVU21
 121              		.loc 1 91 10 is_stmt 0 view .LVU22
 122 001a 2268     		ldr	r2, [r4]
 123              		.loc 1 91 5 view .LVU23
 124 001c 164B     		ldr	r3, .L9
 125 001e 9A42     		cmp	r2, r3
 126 0020 01D0     		beq	.L7
 127              	.L4:
  92:Core/Src/stm32g0xx_hal_msp.c ****   {
  93:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32g0xx_hal_msp.c **** 
  95:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32g0xx_hal_msp.c **** 
  97:Core/Src/stm32g0xx_hal_msp.c ****   /** Initializes the peripherals clocks
  98:Core/Src/stm32g0xx_hal_msp.c ****   */
  99:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 100:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 101:Core/Src/stm32g0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 102:Core/Src/stm32g0xx_hal_msp.c ****     {
 103:Core/Src/stm32g0xx_hal_msp.c ****       Error_Handler();
 104:Core/Src/stm32g0xx_hal_msp.c ****     }
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 5


 105:Core/Src/stm32g0xx_hal_msp.c **** 
 106:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 108:Core/Src/stm32g0xx_hal_msp.c **** 
 109:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 110:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 111:Core/Src/stm32g0xx_hal_msp.c ****     PA0     ------> ADC1_IN0
 112:Core/Src/stm32g0xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 113:Core/Src/stm32g0xx_hal_msp.c ****     */
 114:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 115:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 116:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 118:Core/Src/stm32g0xx_hal_msp.c **** 
 119:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 120:Core/Src/stm32g0xx_hal_msp.c **** 
 121:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 122:Core/Src/stm32g0xx_hal_msp.c **** 
 123:Core/Src/stm32g0xx_hal_msp.c ****   }
 124:Core/Src/stm32g0xx_hal_msp.c **** 
 125:Core/Src/stm32g0xx_hal_msp.c **** }
 128              		.loc 1 125 1 view .LVU24
 129 0022 0EB0     		add	sp, sp, #56
 130              		@ sp needed
 131              	.LVL4:
 132              		.loc 1 125 1 view .LVU25
 133 0024 10BD     		pop	{r4, pc}
 134              	.LVL5:
 135              	.L7:
  99:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 136              		.loc 1 99 5 is_stmt 1 view .LVU26
  99:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 137              		.loc 1 99 40 is_stmt 0 view .LVU27
 138 0026 8023     		movs	r3, #128
 139 0028 DB01     		lsls	r3, r3, #7
 140 002a 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32g0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 141              		.loc 1 100 5 is_stmt 1 view .LVU28
 101:Core/Src/stm32g0xx_hal_msp.c ****     {
 142              		.loc 1 101 5 view .LVU29
 101:Core/Src/stm32g0xx_hal_msp.c ****     {
 143              		.loc 1 101 9 is_stmt 0 view .LVU30
 144 002c 02A8     		add	r0, sp, #8
 145 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 146              	.LVL6:
 101:Core/Src/stm32g0xx_hal_msp.c ****     {
 147              		.loc 1 101 8 view .LVU31
 148 0032 0028     		cmp	r0, #0
 149 0034 1CD1     		bne	.L8
 150              	.L6:
 107:Core/Src/stm32g0xx_hal_msp.c **** 
 151              		.loc 1 107 5 is_stmt 1 view .LVU32
 152              	.LBB4:
 107:Core/Src/stm32g0xx_hal_msp.c **** 
 153              		.loc 1 107 5 view .LVU33
 107:Core/Src/stm32g0xx_hal_msp.c **** 
 154              		.loc 1 107 5 view .LVU34
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 6


 155 0036 114B     		ldr	r3, .L9+4
 156 0038 196C     		ldr	r1, [r3, #64]
 157 003a 8020     		movs	r0, #128
 158 003c 4003     		lsls	r0, r0, #13
 159 003e 0143     		orrs	r1, r0
 160 0040 1964     		str	r1, [r3, #64]
 107:Core/Src/stm32g0xx_hal_msp.c **** 
 161              		.loc 1 107 5 view .LVU35
 162 0042 1A6C     		ldr	r2, [r3, #64]
 163 0044 0240     		ands	r2, r0
 164 0046 0092     		str	r2, [sp]
 107:Core/Src/stm32g0xx_hal_msp.c **** 
 165              		.loc 1 107 5 view .LVU36
 166 0048 009A     		ldr	r2, [sp]
 167              	.LBE4:
 107:Core/Src/stm32g0xx_hal_msp.c **** 
 168              		.loc 1 107 5 view .LVU37
 109:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 109 5 view .LVU38
 170              	.LBB5:
 109:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 171              		.loc 1 109 5 view .LVU39
 109:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 109 5 view .LVU40
 173 004a 596B     		ldr	r1, [r3, #52]
 174 004c 0122     		movs	r2, #1
 175 004e 1143     		orrs	r1, r2
 176 0050 5963     		str	r1, [r3, #52]
 109:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 177              		.loc 1 109 5 view .LVU41
 178 0052 5B6B     		ldr	r3, [r3, #52]
 179 0054 1A40     		ands	r2, r3
 180 0056 0192     		str	r2, [sp, #4]
 109:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 181              		.loc 1 109 5 view .LVU42
 182 0058 019B     		ldr	r3, [sp, #4]
 183              	.LBE5:
 109:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 184              		.loc 1 109 5 view .LVU43
 114:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 185              		.loc 1 114 5 view .LVU44
 114:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 186              		.loc 1 114 25 is_stmt 0 view .LVU45
 187 005a 0323     		movs	r3, #3
 188 005c 0993     		str	r3, [sp, #36]
 115:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 115 5 is_stmt 1 view .LVU46
 115:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 115 26 is_stmt 0 view .LVU47
 191 005e 0A93     		str	r3, [sp, #40]
 116:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192              		.loc 1 116 5 is_stmt 1 view .LVU48
 116:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 116 26 is_stmt 0 view .LVU49
 194 0060 0023     		movs	r3, #0
 195 0062 0B93     		str	r3, [sp, #44]
 117:Core/Src/stm32g0xx_hal_msp.c **** 
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 7


 196              		.loc 1 117 5 is_stmt 1 view .LVU50
 197 0064 A020     		movs	r0, #160
 198 0066 09A9     		add	r1, sp, #36
 199 0068 C005     		lsls	r0, r0, #23
 200 006a FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL7:
 202              		.loc 1 125 1 is_stmt 0 view .LVU51
 203 006e D8E7     		b	.L4
 204              	.L8:
 103:Core/Src/stm32g0xx_hal_msp.c ****     }
 205              		.loc 1 103 7 is_stmt 1 view .LVU52
 206 0070 FFF7FEFF 		bl	Error_Handler
 207              	.LVL8:
 208 0074 DFE7     		b	.L6
 209              	.L10:
 210 0076 C046     		.align	2
 211              	.L9:
 212 0078 00240140 		.word	1073816576
 213 007c 00100240 		.word	1073876992
 214              		.cfi_endproc
 215              	.LFE441:
 217              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 218              		.align	1
 219              		.global	HAL_ADC_MspDeInit
 220              		.syntax unified
 221              		.code	16
 222              		.thumb_func
 224              	HAL_ADC_MspDeInit:
 225              	.LVL9:
 226              	.LFB442:
 126:Core/Src/stm32g0xx_hal_msp.c **** 
 127:Core/Src/stm32g0xx_hal_msp.c **** /**
 128:Core/Src/stm32g0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 129:Core/Src/stm32g0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 130:Core/Src/stm32g0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 131:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 132:Core/Src/stm32g0xx_hal_msp.c **** */
 133:Core/Src/stm32g0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 134:Core/Src/stm32g0xx_hal_msp.c **** {
 227              		.loc 1 134 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		.loc 1 134 1 is_stmt 0 view .LVU54
 232 0000 10B5     		push	{r4, lr}
 233              	.LCFI3:
 234              		.cfi_def_cfa_offset 8
 235              		.cfi_offset 4, -8
 236              		.cfi_offset 14, -4
 135:Core/Src/stm32g0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 237              		.loc 1 135 3 is_stmt 1 view .LVU55
 238              		.loc 1 135 10 is_stmt 0 view .LVU56
 239 0002 0268     		ldr	r2, [r0]
 240              		.loc 1 135 5 view .LVU57
 241 0004 074B     		ldr	r3, .L14
 242 0006 9A42     		cmp	r2, r3
 243 0008 00D0     		beq	.L13
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 8


 244              	.LVL10:
 245              	.L11:
 136:Core/Src/stm32g0xx_hal_msp.c ****   {
 137:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 138:Core/Src/stm32g0xx_hal_msp.c **** 
 139:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 140:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 141:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 142:Core/Src/stm32g0xx_hal_msp.c **** 
 143:Core/Src/stm32g0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 144:Core/Src/stm32g0xx_hal_msp.c ****     PA0     ------> ADC1_IN0
 145:Core/Src/stm32g0xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 146:Core/Src/stm32g0xx_hal_msp.c ****     */
 147:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 148:Core/Src/stm32g0xx_hal_msp.c **** 
 149:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 150:Core/Src/stm32g0xx_hal_msp.c **** 
 151:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 152:Core/Src/stm32g0xx_hal_msp.c ****   }
 153:Core/Src/stm32g0xx_hal_msp.c **** 
 154:Core/Src/stm32g0xx_hal_msp.c **** }
 246              		.loc 1 154 1 view .LVU58
 247              		@ sp needed
 248 000a 10BD     		pop	{r4, pc}
 249              	.LVL11:
 250              	.L13:
 141:Core/Src/stm32g0xx_hal_msp.c **** 
 251              		.loc 1 141 5 is_stmt 1 view .LVU59
 252 000c 064A     		ldr	r2, .L14+4
 253 000e 136C     		ldr	r3, [r2, #64]
 254 0010 0649     		ldr	r1, .L14+8
 255 0012 0B40     		ands	r3, r1
 256 0014 1364     		str	r3, [r2, #64]
 147:Core/Src/stm32g0xx_hal_msp.c **** 
 257              		.loc 1 147 5 view .LVU60
 258 0016 A020     		movs	r0, #160
 259              	.LVL12:
 147:Core/Src/stm32g0xx_hal_msp.c **** 
 260              		.loc 1 147 5 is_stmt 0 view .LVU61
 261 0018 0321     		movs	r1, #3
 262 001a C005     		lsls	r0, r0, #23
 263 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 264              	.LVL13:
 265              		.loc 1 154 1 view .LVU62
 266 0020 F3E7     		b	.L11
 267              	.L15:
 268 0022 C046     		.align	2
 269              	.L14:
 270 0024 00240140 		.word	1073816576
 271 0028 00100240 		.word	1073876992
 272 002c FFFFEFFF 		.word	-1048577
 273              		.cfi_endproc
 274              	.LFE442:
 276              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 277              		.align	1
 278              		.global	HAL_SPI_MspInit
 279              		.syntax unified
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 9


 280              		.code	16
 281              		.thumb_func
 283              	HAL_SPI_MspInit:
 284              	.LVL14:
 285              	.LFB443:
 155:Core/Src/stm32g0xx_hal_msp.c **** 
 156:Core/Src/stm32g0xx_hal_msp.c **** /**
 157:Core/Src/stm32g0xx_hal_msp.c **** * @brief SPI MSP Initialization
 158:Core/Src/stm32g0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 159:Core/Src/stm32g0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 160:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32g0xx_hal_msp.c **** */
 162:Core/Src/stm32g0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 163:Core/Src/stm32g0xx_hal_msp.c **** {
 286              		.loc 1 163 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 32
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290              		.loc 1 163 1 is_stmt 0 view .LVU64
 291 0000 70B5     		push	{r4, r5, r6, lr}
 292              	.LCFI4:
 293              		.cfi_def_cfa_offset 16
 294              		.cfi_offset 4, -16
 295              		.cfi_offset 5, -12
 296              		.cfi_offset 6, -8
 297              		.cfi_offset 14, -4
 298 0002 88B0     		sub	sp, sp, #32
 299              	.LCFI5:
 300              		.cfi_def_cfa_offset 48
 301 0004 0400     		movs	r4, r0
 164:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 302              		.loc 1 164 3 is_stmt 1 view .LVU65
 303              		.loc 1 164 20 is_stmt 0 view .LVU66
 304 0006 1422     		movs	r2, #20
 305 0008 0021     		movs	r1, #0
 306 000a 03A8     		add	r0, sp, #12
 307              	.LVL15:
 308              		.loc 1 164 20 view .LVU67
 309 000c FFF7FEFF 		bl	memset
 310              	.LVL16:
 165:Core/Src/stm32g0xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 311              		.loc 1 165 3 is_stmt 1 view .LVU68
 312              		.loc 1 165 10 is_stmt 0 view .LVU69
 313 0010 2268     		ldr	r2, [r4]
 314              		.loc 1 165 5 view .LVU70
 315 0012 214B     		ldr	r3, .L19
 316 0014 9A42     		cmp	r2, r3
 317 0016 01D0     		beq	.L18
 318              	.LVL17:
 319              	.L16:
 166:Core/Src/stm32g0xx_hal_msp.c ****   {
 167:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 168:Core/Src/stm32g0xx_hal_msp.c **** 
 169:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 170:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
 171:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 172:Core/Src/stm32g0xx_hal_msp.c **** 
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 10


 173:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 174:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 175:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 176:Core/Src/stm32g0xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 177:Core/Src/stm32g0xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 178:Core/Src/stm32g0xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 179:Core/Src/stm32g0xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 180:Core/Src/stm32g0xx_hal_msp.c ****     */
 181:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 182:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 184:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 185:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 186:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 187:Core/Src/stm32g0xx_hal_msp.c **** 
 188:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 189:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 193:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 194:Core/Src/stm32g0xx_hal_msp.c **** 
 195:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 196:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 198:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 199:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 200:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 201:Core/Src/stm32g0xx_hal_msp.c **** 
 202:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 203:Core/Src/stm32g0xx_hal_msp.c **** 
 204:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 205:Core/Src/stm32g0xx_hal_msp.c **** 
 206:Core/Src/stm32g0xx_hal_msp.c ****   }
 207:Core/Src/stm32g0xx_hal_msp.c **** 
 208:Core/Src/stm32g0xx_hal_msp.c **** }
 320              		.loc 1 208 1 view .LVU71
 321 0018 08B0     		add	sp, sp, #32
 322              		@ sp needed
 323 001a 70BD     		pop	{r4, r5, r6, pc}
 324              	.LVL18:
 325              	.L18:
 171:Core/Src/stm32g0xx_hal_msp.c **** 
 326              		.loc 1 171 5 is_stmt 1 view .LVU72
 327              	.LBB6:
 171:Core/Src/stm32g0xx_hal_msp.c **** 
 328              		.loc 1 171 5 view .LVU73
 171:Core/Src/stm32g0xx_hal_msp.c **** 
 329              		.loc 1 171 5 view .LVU74
 330 001c 1F4B     		ldr	r3, .L19+4
 331 001e D96B     		ldr	r1, [r3, #60]
 332 0020 8020     		movs	r0, #128
 333 0022 C001     		lsls	r0, r0, #7
 334 0024 0143     		orrs	r1, r0
 335 0026 D963     		str	r1, [r3, #60]
 171:Core/Src/stm32g0xx_hal_msp.c **** 
 336              		.loc 1 171 5 view .LVU75
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 11


 337 0028 DA6B     		ldr	r2, [r3, #60]
 338 002a 0240     		ands	r2, r0
 339 002c 0092     		str	r2, [sp]
 171:Core/Src/stm32g0xx_hal_msp.c **** 
 340              		.loc 1 171 5 view .LVU76
 341 002e 009A     		ldr	r2, [sp]
 342              	.LBE6:
 171:Core/Src/stm32g0xx_hal_msp.c **** 
 343              		.loc 1 171 5 view .LVU77
 173:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 344              		.loc 1 173 5 view .LVU78
 345              	.LBB7:
 173:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 346              		.loc 1 173 5 view .LVU79
 173:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 347              		.loc 1 173 5 view .LVU80
 348 0030 596B     		ldr	r1, [r3, #52]
 349 0032 0422     		movs	r2, #4
 350 0034 1143     		orrs	r1, r2
 351 0036 5963     		str	r1, [r3, #52]
 173:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 352              		.loc 1 173 5 view .LVU81
 353 0038 596B     		ldr	r1, [r3, #52]
 354 003a 0A40     		ands	r2, r1
 355 003c 0192     		str	r2, [sp, #4]
 173:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 356              		.loc 1 173 5 view .LVU82
 357 003e 019A     		ldr	r2, [sp, #4]
 358              	.LBE7:
 173:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 359              		.loc 1 173 5 view .LVU83
 174:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 360              		.loc 1 174 5 view .LVU84
 361              	.LBB8:
 174:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 362              		.loc 1 174 5 view .LVU85
 174:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 363              		.loc 1 174 5 view .LVU86
 364 0040 5A6B     		ldr	r2, [r3, #52]
 365 0042 0225     		movs	r5, #2
 366 0044 2A43     		orrs	r2, r5
 367 0046 5A63     		str	r2, [r3, #52]
 174:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 368              		.loc 1 174 5 view .LVU87
 369 0048 5B6B     		ldr	r3, [r3, #52]
 370 004a 2B40     		ands	r3, r5
 371 004c 0293     		str	r3, [sp, #8]
 174:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 372              		.loc 1 174 5 view .LVU88
 373 004e 029B     		ldr	r3, [sp, #8]
 374              	.LBE8:
 174:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 375              		.loc 1 174 5 view .LVU89
 181:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 376              		.loc 1 181 5 view .LVU90
 181:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 377              		.loc 1 181 25 is_stmt 0 view .LVU91
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 12


 378 0050 0C23     		movs	r3, #12
 379 0052 0393     		str	r3, [sp, #12]
 182:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 380              		.loc 1 182 5 is_stmt 1 view .LVU92
 182:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 381              		.loc 1 182 26 is_stmt 0 view .LVU93
 382 0054 0495     		str	r5, [sp, #16]
 183:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 383              		.loc 1 183 5 is_stmt 1 view .LVU94
 184:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 384              		.loc 1 184 5 view .LVU95
 185:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 385              		.loc 1 185 5 view .LVU96
 185:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 386              		.loc 1 185 31 is_stmt 0 view .LVU97
 387 0056 0B3B     		subs	r3, r3, #11
 388 0058 0793     		str	r3, [sp, #28]
 186:Core/Src/stm32g0xx_hal_msp.c **** 
 389              		.loc 1 186 5 is_stmt 1 view .LVU98
 390 005a 03A9     		add	r1, sp, #12
 391 005c 1048     		ldr	r0, .L19+8
 392 005e FFF7FEFF 		bl	HAL_GPIO_Init
 393              	.LVL19:
 188:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 394              		.loc 1 188 5 view .LVU99
 188:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 395              		.loc 1 188 25 is_stmt 0 view .LVU100
 396 0062 8023     		movs	r3, #128
 397 0064 DB00     		lsls	r3, r3, #3
 398 0066 0393     		str	r3, [sp, #12]
 189:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 399              		.loc 1 189 5 is_stmt 1 view .LVU101
 189:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 400              		.loc 1 189 26 is_stmt 0 view .LVU102
 401 0068 0495     		str	r5, [sp, #16]
 190:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 402              		.loc 1 190 5 is_stmt 1 view .LVU103
 190:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 403              		.loc 1 190 26 is_stmt 0 view .LVU104
 404 006a 0024     		movs	r4, #0
 405              	.LVL20:
 190:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 406              		.loc 1 190 26 view .LVU105
 407 006c 0594     		str	r4, [sp, #20]
 191:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 408              		.loc 1 191 5 is_stmt 1 view .LVU106
 191:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 409              		.loc 1 191 27 is_stmt 0 view .LVU107
 410 006e 0694     		str	r4, [sp, #24]
 192:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 411              		.loc 1 192 5 is_stmt 1 view .LVU108
 192:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 412              		.loc 1 192 31 is_stmt 0 view .LVU109
 413 0070 0523     		movs	r3, #5
 414 0072 0793     		str	r3, [sp, #28]
 193:Core/Src/stm32g0xx_hal_msp.c **** 
 415              		.loc 1 193 5 is_stmt 1 view .LVU110
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 13


 416 0074 0B4E     		ldr	r6, .L19+12
 417 0076 03A9     		add	r1, sp, #12
 418 0078 3000     		movs	r0, r6
 419 007a FFF7FEFF 		bl	HAL_GPIO_Init
 420              	.LVL21:
 195:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 421              		.loc 1 195 5 view .LVU111
 195:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422              		.loc 1 195 25 is_stmt 0 view .LVU112
 423 007e 8023     		movs	r3, #128
 424 0080 5B01     		lsls	r3, r3, #5
 425 0082 0393     		str	r3, [sp, #12]
 196:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 426              		.loc 1 196 5 is_stmt 1 view .LVU113
 196:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 427              		.loc 1 196 26 is_stmt 0 view .LVU114
 428 0084 0495     		str	r5, [sp, #16]
 197:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 429              		.loc 1 197 5 is_stmt 1 view .LVU115
 197:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 430              		.loc 1 197 26 is_stmt 0 view .LVU116
 431 0086 0594     		str	r4, [sp, #20]
 198:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 432              		.loc 1 198 5 is_stmt 1 view .LVU117
 198:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 433              		.loc 1 198 27 is_stmt 0 view .LVU118
 434 0088 0694     		str	r4, [sp, #24]
 199:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 435              		.loc 1 199 5 is_stmt 1 view .LVU119
 199:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 436              		.loc 1 199 31 is_stmt 0 view .LVU120
 437 008a 0794     		str	r4, [sp, #28]
 200:Core/Src/stm32g0xx_hal_msp.c **** 
 438              		.loc 1 200 5 is_stmt 1 view .LVU121
 439 008c 03A9     		add	r1, sp, #12
 440 008e 3000     		movs	r0, r6
 441 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 442              	.LVL22:
 443              		.loc 1 208 1 is_stmt 0 view .LVU122
 444 0094 C0E7     		b	.L16
 445              	.L20:
 446 0096 C046     		.align	2
 447              	.L19:
 448 0098 00380040 		.word	1073756160
 449 009c 00100240 		.word	1073876992
 450 00a0 00080050 		.word	1342179328
 451 00a4 00040050 		.word	1342178304
 452              		.cfi_endproc
 453              	.LFE443:
 455              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 456              		.align	1
 457              		.global	HAL_SPI_MspDeInit
 458              		.syntax unified
 459              		.code	16
 460              		.thumb_func
 462              	HAL_SPI_MspDeInit:
 463              	.LVL23:
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 14


 464              	.LFB444:
 209:Core/Src/stm32g0xx_hal_msp.c **** 
 210:Core/Src/stm32g0xx_hal_msp.c **** /**
 211:Core/Src/stm32g0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 212:Core/Src/stm32g0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 213:Core/Src/stm32g0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 214:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 215:Core/Src/stm32g0xx_hal_msp.c **** */
 216:Core/Src/stm32g0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 217:Core/Src/stm32g0xx_hal_msp.c **** {
 465              		.loc 1 217 1 is_stmt 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469              		.loc 1 217 1 is_stmt 0 view .LVU124
 470 0000 10B5     		push	{r4, lr}
 471              	.LCFI6:
 472              		.cfi_def_cfa_offset 8
 473              		.cfi_offset 4, -8
 474              		.cfi_offset 14, -4
 218:Core/Src/stm32g0xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 475              		.loc 1 218 3 is_stmt 1 view .LVU125
 476              		.loc 1 218 10 is_stmt 0 view .LVU126
 477 0002 0268     		ldr	r2, [r0]
 478              		.loc 1 218 5 view .LVU127
 479 0004 094B     		ldr	r3, .L24
 480 0006 9A42     		cmp	r2, r3
 481 0008 00D0     		beq	.L23
 482              	.LVL24:
 483              	.L21:
 219:Core/Src/stm32g0xx_hal_msp.c ****   {
 220:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 221:Core/Src/stm32g0xx_hal_msp.c **** 
 222:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 223:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 224:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 225:Core/Src/stm32g0xx_hal_msp.c **** 
 226:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 227:Core/Src/stm32g0xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 228:Core/Src/stm32g0xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 229:Core/Src/stm32g0xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 230:Core/Src/stm32g0xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 231:Core/Src/stm32g0xx_hal_msp.c ****     */
 232:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 233:Core/Src/stm32g0xx_hal_msp.c **** 
 234:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_12);
 235:Core/Src/stm32g0xx_hal_msp.c **** 
 236:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 237:Core/Src/stm32g0xx_hal_msp.c **** 
 238:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 239:Core/Src/stm32g0xx_hal_msp.c ****   }
 240:Core/Src/stm32g0xx_hal_msp.c **** 
 241:Core/Src/stm32g0xx_hal_msp.c **** }
 484              		.loc 1 241 1 view .LVU128
 485              		@ sp needed
 486 000a 10BD     		pop	{r4, pc}
 487              	.LVL25:
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 15


 488              	.L23:
 224:Core/Src/stm32g0xx_hal_msp.c **** 
 489              		.loc 1 224 5 is_stmt 1 view .LVU129
 490 000c 084A     		ldr	r2, .L24+4
 491 000e D36B     		ldr	r3, [r2, #60]
 492 0010 0849     		ldr	r1, .L24+8
 493 0012 0B40     		ands	r3, r1
 494 0014 D363     		str	r3, [r2, #60]
 232:Core/Src/stm32g0xx_hal_msp.c **** 
 495              		.loc 1 232 5 view .LVU130
 496 0016 0C21     		movs	r1, #12
 497 0018 0748     		ldr	r0, .L24+12
 498              	.LVL26:
 232:Core/Src/stm32g0xx_hal_msp.c **** 
 499              		.loc 1 232 5 is_stmt 0 view .LVU131
 500 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 501              	.LVL27:
 234:Core/Src/stm32g0xx_hal_msp.c **** 
 502              		.loc 1 234 5 is_stmt 1 view .LVU132
 503 001e A021     		movs	r1, #160
 504 0020 4901     		lsls	r1, r1, #5
 505 0022 0648     		ldr	r0, .L24+16
 506 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 507              	.LVL28:
 508              		.loc 1 241 1 is_stmt 0 view .LVU133
 509 0028 EFE7     		b	.L21
 510              	.L25:
 511 002a C046     		.align	2
 512              	.L24:
 513 002c 00380040 		.word	1073756160
 514 0030 00100240 		.word	1073876992
 515 0034 FFBFFFFF 		.word	-16385
 516 0038 00080050 		.word	1342179328
 517 003c 00040050 		.word	1342178304
 518              		.cfi_endproc
 519              	.LFE444:
 521              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 522              		.align	1
 523              		.global	HAL_UART_MspInit
 524              		.syntax unified
 525              		.code	16
 526              		.thumb_func
 528              	HAL_UART_MspInit:
 529              	.LVL29:
 530              	.LFB445:
 242:Core/Src/stm32g0xx_hal_msp.c **** 
 243:Core/Src/stm32g0xx_hal_msp.c **** /**
 244:Core/Src/stm32g0xx_hal_msp.c **** * @brief UART MSP Initialization
 245:Core/Src/stm32g0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 246:Core/Src/stm32g0xx_hal_msp.c **** * @param huart: UART handle pointer
 247:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 248:Core/Src/stm32g0xx_hal_msp.c **** */
 249:Core/Src/stm32g0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 250:Core/Src/stm32g0xx_hal_msp.c **** {
 531              		.loc 1 250 1 is_stmt 1 view -0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 56
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 16


 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535              		.loc 1 250 1 is_stmt 0 view .LVU135
 536 0000 10B5     		push	{r4, lr}
 537              	.LCFI7:
 538              		.cfi_def_cfa_offset 8
 539              		.cfi_offset 4, -8
 540              		.cfi_offset 14, -4
 541 0002 8EB0     		sub	sp, sp, #56
 542              	.LCFI8:
 543              		.cfi_def_cfa_offset 64
 544 0004 0400     		movs	r4, r0
 251:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 545              		.loc 1 251 3 is_stmt 1 view .LVU136
 546              		.loc 1 251 20 is_stmt 0 view .LVU137
 547 0006 1422     		movs	r2, #20
 548 0008 0021     		movs	r1, #0
 549 000a 09A8     		add	r0, sp, #36
 550              	.LVL30:
 551              		.loc 1 251 20 view .LVU138
 552 000c FFF7FEFF 		bl	memset
 553              	.LVL31:
 252:Core/Src/stm32g0xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 554              		.loc 1 252 3 is_stmt 1 view .LVU139
 555              		.loc 1 252 28 is_stmt 0 view .LVU140
 556 0010 1C22     		movs	r2, #28
 557 0012 0021     		movs	r1, #0
 558 0014 02A8     		add	r0, sp, #8
 559 0016 FFF7FEFF 		bl	memset
 560              	.LVL32:
 253:Core/Src/stm32g0xx_hal_msp.c ****   if(huart->Instance==USART2)
 561              		.loc 1 253 3 is_stmt 1 view .LVU141
 562              		.loc 1 253 11 is_stmt 0 view .LVU142
 563 001a 2268     		ldr	r2, [r4]
 564              		.loc 1 253 5 view .LVU143
 565 001c 174B     		ldr	r3, .L31
 566 001e 9A42     		cmp	r2, r3
 567 0020 01D0     		beq	.L29
 568              	.L26:
 254:Core/Src/stm32g0xx_hal_msp.c ****   {
 255:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 256:Core/Src/stm32g0xx_hal_msp.c **** 
 257:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 258:Core/Src/stm32g0xx_hal_msp.c **** 
 259:Core/Src/stm32g0xx_hal_msp.c ****   /** Initializes the peripherals clocks
 260:Core/Src/stm32g0xx_hal_msp.c ****   */
 261:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 262:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 263:Core/Src/stm32g0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 264:Core/Src/stm32g0xx_hal_msp.c ****     {
 265:Core/Src/stm32g0xx_hal_msp.c ****       Error_Handler();
 266:Core/Src/stm32g0xx_hal_msp.c ****     }
 267:Core/Src/stm32g0xx_hal_msp.c **** 
 268:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
 269:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 270:Core/Src/stm32g0xx_hal_msp.c **** 
 271:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 272:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 17


 273:Core/Src/stm32g0xx_hal_msp.c ****     PA2     ------> USART2_TX
 274:Core/Src/stm32g0xx_hal_msp.c ****     PA3     ------> USART2_RX
 275:Core/Src/stm32g0xx_hal_msp.c ****     */
 276:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 277:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 278:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 279:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 280:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 281:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 282:Core/Src/stm32g0xx_hal_msp.c **** 
 283:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 284:Core/Src/stm32g0xx_hal_msp.c **** 
 285:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 286:Core/Src/stm32g0xx_hal_msp.c **** 
 287:Core/Src/stm32g0xx_hal_msp.c ****   }
 288:Core/Src/stm32g0xx_hal_msp.c **** 
 289:Core/Src/stm32g0xx_hal_msp.c **** }
 569              		.loc 1 289 1 view .LVU144
 570 0022 0EB0     		add	sp, sp, #56
 571              		@ sp needed
 572              	.LVL33:
 573              		.loc 1 289 1 view .LVU145
 574 0024 10BD     		pop	{r4, pc}
 575              	.LVL34:
 576              	.L29:
 261:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 577              		.loc 1 261 5 is_stmt 1 view .LVU146
 261:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 578              		.loc 1 261 40 is_stmt 0 view .LVU147
 579 0026 0223     		movs	r3, #2
 580 0028 0293     		str	r3, [sp, #8]
 262:Core/Src/stm32g0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 581              		.loc 1 262 5 is_stmt 1 view .LVU148
 263:Core/Src/stm32g0xx_hal_msp.c ****     {
 582              		.loc 1 263 5 view .LVU149
 263:Core/Src/stm32g0xx_hal_msp.c ****     {
 583              		.loc 1 263 9 is_stmt 0 view .LVU150
 584 002a 02A8     		add	r0, sp, #8
 585 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 586              	.LVL35:
 263:Core/Src/stm32g0xx_hal_msp.c ****     {
 587              		.loc 1 263 8 view .LVU151
 588 0030 0028     		cmp	r0, #0
 589 0032 1FD1     		bne	.L30
 590              	.L28:
 269:Core/Src/stm32g0xx_hal_msp.c **** 
 591              		.loc 1 269 5 is_stmt 1 view .LVU152
 592              	.LBB9:
 269:Core/Src/stm32g0xx_hal_msp.c **** 
 593              		.loc 1 269 5 view .LVU153
 269:Core/Src/stm32g0xx_hal_msp.c **** 
 594              		.loc 1 269 5 view .LVU154
 595 0034 124B     		ldr	r3, .L31+4
 596 0036 D96B     		ldr	r1, [r3, #60]
 597 0038 8020     		movs	r0, #128
 598 003a 8002     		lsls	r0, r0, #10
 599 003c 0143     		orrs	r1, r0
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 18


 600 003e D963     		str	r1, [r3, #60]
 269:Core/Src/stm32g0xx_hal_msp.c **** 
 601              		.loc 1 269 5 view .LVU155
 602 0040 DA6B     		ldr	r2, [r3, #60]
 603 0042 0240     		ands	r2, r0
 604 0044 0092     		str	r2, [sp]
 269:Core/Src/stm32g0xx_hal_msp.c **** 
 605              		.loc 1 269 5 view .LVU156
 606 0046 009A     		ldr	r2, [sp]
 607              	.LBE9:
 269:Core/Src/stm32g0xx_hal_msp.c **** 
 608              		.loc 1 269 5 view .LVU157
 271:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 609              		.loc 1 271 5 view .LVU158
 610              	.LBB10:
 271:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 611              		.loc 1 271 5 view .LVU159
 271:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 612              		.loc 1 271 5 view .LVU160
 613 0048 596B     		ldr	r1, [r3, #52]
 614 004a 0122     		movs	r2, #1
 615 004c 1143     		orrs	r1, r2
 616 004e 5963     		str	r1, [r3, #52]
 271:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 617              		.loc 1 271 5 view .LVU161
 618 0050 5B6B     		ldr	r3, [r3, #52]
 619 0052 1340     		ands	r3, r2
 620 0054 0193     		str	r3, [sp, #4]
 271:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 621              		.loc 1 271 5 view .LVU162
 622 0056 019B     		ldr	r3, [sp, #4]
 623              	.LBE10:
 271:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 624              		.loc 1 271 5 view .LVU163
 276:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 625              		.loc 1 276 5 view .LVU164
 276:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 626              		.loc 1 276 25 is_stmt 0 view .LVU165
 627 0058 0C23     		movs	r3, #12
 628 005a 0993     		str	r3, [sp, #36]
 277:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 629              		.loc 1 277 5 is_stmt 1 view .LVU166
 277:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 630              		.loc 1 277 26 is_stmt 0 view .LVU167
 631 005c 0A3B     		subs	r3, r3, #10
 632 005e 0A93     		str	r3, [sp, #40]
 278:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 633              		.loc 1 278 5 is_stmt 1 view .LVU168
 278:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 634              		.loc 1 278 26 is_stmt 0 view .LVU169
 635 0060 0B92     		str	r2, [sp, #44]
 279:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 636              		.loc 1 279 5 is_stmt 1 view .LVU170
 279:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 637              		.loc 1 279 27 is_stmt 0 view .LVU171
 638 0062 0023     		movs	r3, #0
 639 0064 0C93     		str	r3, [sp, #48]
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 19


 280:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 640              		.loc 1 280 5 is_stmt 1 view .LVU172
 280:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 641              		.loc 1 280 31 is_stmt 0 view .LVU173
 642 0066 0D92     		str	r2, [sp, #52]
 281:Core/Src/stm32g0xx_hal_msp.c **** 
 643              		.loc 1 281 5 is_stmt 1 view .LVU174
 644 0068 A020     		movs	r0, #160
 645 006a 09A9     		add	r1, sp, #36
 646 006c C005     		lsls	r0, r0, #23
 647 006e FFF7FEFF 		bl	HAL_GPIO_Init
 648              	.LVL36:
 649              		.loc 1 289 1 is_stmt 0 view .LVU175
 650 0072 D6E7     		b	.L26
 651              	.L30:
 265:Core/Src/stm32g0xx_hal_msp.c ****     }
 652              		.loc 1 265 7 is_stmt 1 view .LVU176
 653 0074 FFF7FEFF 		bl	Error_Handler
 654              	.LVL37:
 655 0078 DCE7     		b	.L28
 656              	.L32:
 657 007a C046     		.align	2
 658              	.L31:
 659 007c 00440040 		.word	1073759232
 660 0080 00100240 		.word	1073876992
 661              		.cfi_endproc
 662              	.LFE445:
 664              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 665              		.align	1
 666              		.global	HAL_UART_MspDeInit
 667              		.syntax unified
 668              		.code	16
 669              		.thumb_func
 671              	HAL_UART_MspDeInit:
 672              	.LVL38:
 673              	.LFB446:
 290:Core/Src/stm32g0xx_hal_msp.c **** 
 291:Core/Src/stm32g0xx_hal_msp.c **** /**
 292:Core/Src/stm32g0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 293:Core/Src/stm32g0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 294:Core/Src/stm32g0xx_hal_msp.c **** * @param huart: UART handle pointer
 295:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 296:Core/Src/stm32g0xx_hal_msp.c **** */
 297:Core/Src/stm32g0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 298:Core/Src/stm32g0xx_hal_msp.c **** {
 674              		.loc 1 298 1 view -0
 675              		.cfi_startproc
 676              		@ args = 0, pretend = 0, frame = 0
 677              		@ frame_needed = 0, uses_anonymous_args = 0
 678              		.loc 1 298 1 is_stmt 0 view .LVU178
 679 0000 10B5     		push	{r4, lr}
 680              	.LCFI9:
 681              		.cfi_def_cfa_offset 8
 682              		.cfi_offset 4, -8
 683              		.cfi_offset 14, -4
 299:Core/Src/stm32g0xx_hal_msp.c ****   if(huart->Instance==USART2)
 684              		.loc 1 299 3 is_stmt 1 view .LVU179
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 20


 685              		.loc 1 299 11 is_stmt 0 view .LVU180
 686 0002 0268     		ldr	r2, [r0]
 687              		.loc 1 299 5 view .LVU181
 688 0004 074B     		ldr	r3, .L36
 689 0006 9A42     		cmp	r2, r3
 690 0008 00D0     		beq	.L35
 691              	.LVL39:
 692              	.L33:
 300:Core/Src/stm32g0xx_hal_msp.c ****   {
 301:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 302:Core/Src/stm32g0xx_hal_msp.c **** 
 303:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 304:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 305:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 306:Core/Src/stm32g0xx_hal_msp.c **** 
 307:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 308:Core/Src/stm32g0xx_hal_msp.c ****     PA2     ------> USART2_TX
 309:Core/Src/stm32g0xx_hal_msp.c ****     PA3     ------> USART2_RX
 310:Core/Src/stm32g0xx_hal_msp.c ****     */
 311:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 312:Core/Src/stm32g0xx_hal_msp.c **** 
 313:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 314:Core/Src/stm32g0xx_hal_msp.c **** 
 315:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 316:Core/Src/stm32g0xx_hal_msp.c ****   }
 317:Core/Src/stm32g0xx_hal_msp.c **** 
 318:Core/Src/stm32g0xx_hal_msp.c **** }
 693              		.loc 1 318 1 view .LVU182
 694              		@ sp needed
 695 000a 10BD     		pop	{r4, pc}
 696              	.LVL40:
 697              	.L35:
 305:Core/Src/stm32g0xx_hal_msp.c **** 
 698              		.loc 1 305 5 is_stmt 1 view .LVU183
 699 000c 064A     		ldr	r2, .L36+4
 700 000e D36B     		ldr	r3, [r2, #60]
 701 0010 0649     		ldr	r1, .L36+8
 702 0012 0B40     		ands	r3, r1
 703 0014 D363     		str	r3, [r2, #60]
 311:Core/Src/stm32g0xx_hal_msp.c **** 
 704              		.loc 1 311 5 view .LVU184
 705 0016 A020     		movs	r0, #160
 706              	.LVL41:
 311:Core/Src/stm32g0xx_hal_msp.c **** 
 707              		.loc 1 311 5 is_stmt 0 view .LVU185
 708 0018 0C21     		movs	r1, #12
 709 001a C005     		lsls	r0, r0, #23
 710 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 711              	.LVL42:
 712              		.loc 1 318 1 view .LVU186
 713 0020 F3E7     		b	.L33
 714              	.L37:
 715 0022 C046     		.align	2
 716              	.L36:
 717 0024 00440040 		.word	1073759232
 718 0028 00100240 		.word	1073876992
 719 002c FFFFFDFF 		.word	-131073
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 21


 720              		.cfi_endproc
 721              	.LFE446:
 723              		.text
 724              	.Letext0:
 725              		.file 2 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default
 726              		.file 3 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 727              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h"
 728              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 729              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 730              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h"
 731              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 732              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 733              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h"
 734              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h"
 735              		.file 12 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h"
 736              		.file 13 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 737              		.file 14 "Core/Inc/main.h"
 738              		.file 15 "<built-in>"
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cceVhev9.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 stm32g0xx_hal_msp.c
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:76     .text.HAL_MspInit:0000002c $d
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:81     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:87     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:212    .text.HAL_ADC_MspInit:00000078 $d
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:218    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:224    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:270    .text.HAL_ADC_MspDeInit:00000024 $d
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:277    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:283    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:448    .text.HAL_SPI_MspInit:00000098 $d
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:456    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:462    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:513    .text.HAL_SPI_MspDeInit:0000002c $d
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:522    .text.HAL_UART_MspInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:528    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:659    .text.HAL_UART_MspInit:0000007c $d
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:665    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:671    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\tugru\AppData\Local\Temp\cceVhev9.s:717    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
