<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_ih.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_ih.c<span style="font-size: 80%;"> (source / <a href="amdgpu_ih.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">108</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2014 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/dma-mapping.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;amdgpu_ih.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : /**</a>
<a name="30"><span class="lineNum">      30 </span>            :  * amdgpu_ih_ring_init - initialize the IH state</a>
<a name="31"><span class="lineNum">      31 </span>            :  *</a>
<a name="32"><span class="lineNum">      32 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="33"><span class="lineNum">      33 </span>            :  * @ih: ih ring to initialize</a>
<a name="34"><span class="lineNum">      34 </span>            :  * @ring_size: ring size to allocate</a>
<a name="35"><span class="lineNum">      35 </span>            :  * @use_bus_addr: true when we can use dma_alloc_coherent</a>
<a name="36"><span class="lineNum">      36 </span>            :  *</a>
<a name="37"><span class="lineNum">      37 </span>            :  * Initializes the IH state and allocates a buffer</a>
<a name="38"><span class="lineNum">      38 </span>            :  * for the IH ring buffer.</a>
<a name="39"><span class="lineNum">      39 </span>            :  * Returns 0 for success, errors for failure.</a>
<a name="40"><span class="lineNum">      40 </span>            :  */</a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 : int amdgpu_ih_ring_init(struct amdgpu_device *adev, struct amdgpu_ih_ring *ih,</span></a>
<a name="42"><span class="lineNum">      42 </span>            :                         unsigned ring_size, bool use_bus_addr)</a>
<a name="43"><span class="lineNum">      43 </span>            : {</a>
<a name="44"><span class="lineNum">      44 </span>            :         u32 rb_bufsz;</a>
<a name="45"><span class="lineNum">      45 </span>            :         int r;</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            :         /* Align ring size */</a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :         rb_bufsz = order_base_2(ring_size / 4);</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :         ring_size = (1 &lt;&lt; rb_bufsz) * 4;</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :         ih-&gt;ring_size = ring_size;</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :         ih-&gt;ptr_mask = ih-&gt;ring_size - 1;</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :         ih-&gt;rptr = 0;</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :         ih-&gt;use_bus_addr = use_bus_addr;</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :         if (use_bus_addr) {</span></a>
<a name="56"><span class="lineNum">      56 </span>            :                 dma_addr_t dma_addr;</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :                 if (ih-&gt;ring)</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            :                 /* add 8 bytes for the rptr/wptr shadows and</a>
<a name="62"><span class="lineNum">      62 </span>            :                  * add them to the end of the ring allocation.</a>
<a name="63"><span class="lineNum">      63 </span>            :                  */</a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :                 ih-&gt;ring = dma_alloc_coherent(adev-&gt;dev, ih-&gt;ring_size + 8,</span></a>
<a name="65"><span class="lineNum">      65 </span>            :                                               &amp;dma_addr, GFP_KERNEL);</a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 if (ih-&gt;ring == NULL)</span></a>
<a name="67"><span class="lineNum">      67 </span>            :                         return -ENOMEM;</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :                 ih-&gt;gpu_addr = dma_addr;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 ih-&gt;wptr_addr = dma_addr + ih-&gt;ring_size;</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :                 ih-&gt;wptr_cpu = &amp;ih-&gt;ring[ih-&gt;ring_size / 4];</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :                 ih-&gt;rptr_addr = dma_addr + ih-&gt;ring_size + 4;</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 ih-&gt;rptr_cpu = &amp;ih-&gt;ring[(ih-&gt;ring_size / 4) + 1];</span></a>
<a name="74"><span class="lineNum">      74 </span>            :         } else {</a>
<a name="75"><span class="lineNum">      75 </span>            :                 unsigned wptr_offs, rptr_offs;</a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :                 r = amdgpu_device_wb_get(adev, &amp;wptr_offs);</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :                 r = amdgpu_device_wb_get(adev, &amp;rptr_offs);</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :                         amdgpu_device_wb_free(adev, wptr_offs);</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="85"><span class="lineNum">      85 </span>            :                 }</a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :                 r = amdgpu_bo_create_kernel(adev, ih-&gt;ring_size, PAGE_SIZE,</span></a>
<a name="88"><span class="lineNum">      88 </span>            :                                             AMDGPU_GEM_DOMAIN_GTT,</a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :                                             &amp;ih-&gt;ring_obj, &amp;ih-&gt;gpu_addr,</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :                                             (void **)&amp;ih-&gt;ring);</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :                         amdgpu_device_wb_free(adev, rptr_offs);</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :                         amdgpu_device_wb_free(adev, wptr_offs);</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="95"><span class="lineNum">      95 </span>            :                 }</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 ih-&gt;wptr_addr = adev-&gt;wb.gpu_addr + wptr_offs * 4;</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :                 ih-&gt;wptr_cpu = &amp;adev-&gt;wb.wb[wptr_offs];</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 ih-&gt;rptr_addr = adev-&gt;wb.gpu_addr + rptr_offs * 4;</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 :                 ih-&gt;rptr_cpu = &amp;adev-&gt;wb.wb[rptr_offs];</span></a>
<a name="101"><span class="lineNum">     101 </span>            :         }</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :         init_waitqueue_head(&amp;ih-&gt;wait_process);</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="105"><span class="lineNum">     105 </span>            : }</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            : /**</a>
<a name="108"><span class="lineNum">     108 </span>            :  * amdgpu_ih_ring_fini - tear down the IH state</a>
<a name="109"><span class="lineNum">     109 </span>            :  *</a>
<a name="110"><span class="lineNum">     110 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="111"><span class="lineNum">     111 </span>            :  * @ih: ih ring to tear down</a>
<a name="112"><span class="lineNum">     112 </span>            :  *</a>
<a name="113"><span class="lineNum">     113 </span>            :  * Tears down the IH state and frees buffer</a>
<a name="114"><span class="lineNum">     114 </span>            :  * used for the IH ring buffer.</a>
<a name="115"><span class="lineNum">     115 </span>            :  */</a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 : void amdgpu_ih_ring_fini(struct amdgpu_device *adev, struct amdgpu_ih_ring *ih)</span></a>
<a name="117"><span class="lineNum">     117 </span>            : {</a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :         if (!ih-&gt;ring)</span></a>
<a name="120"><span class="lineNum">     120 </span>            :                 return;</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :         if (ih-&gt;use_bus_addr) {</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            :                 /* add 8 bytes for the rptr/wptr shadows and</a>
<a name="125"><span class="lineNum">     125 </span>            :                  * add them to the end of the ring allocation.</a>
<a name="126"><span class="lineNum">     126 </span>            :                  */</a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :                 dma_free_coherent(adev-&gt;dev, ih-&gt;ring_size + 8,</span></a>
<a name="128"><span class="lineNum">     128 </span>            :                                   (void *)ih-&gt;ring, ih-&gt;gpu_addr);</a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 ih-&gt;ring = NULL;</span></a>
<a name="130"><span class="lineNum">     130 </span>            :         } else {</a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 amdgpu_bo_free_kernel(&amp;ih-&gt;ring_obj, &amp;ih-&gt;gpu_addr,</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :                                       (void **)&amp;ih-&gt;ring);</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 amdgpu_device_wb_free(adev, (ih-&gt;wptr_addr - ih-&gt;gpu_addr) / 4);</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 amdgpu_device_wb_free(adev, (ih-&gt;rptr_addr - ih-&gt;gpu_addr) / 4);</span></a>
<a name="135"><span class="lineNum">     135 </span>            :         }</a>
<a name="136"><span class="lineNum">     136 </span>            : }</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            : /**</a>
<a name="139"><span class="lineNum">     139 </span>            :  * amdgpu_ih_ring_write - write IV to the ring buffer</a>
<a name="140"><span class="lineNum">     140 </span>            :  *</a>
<a name="141"><span class="lineNum">     141 </span>            :  * @ih: ih ring to write to</a>
<a name="142"><span class="lineNum">     142 </span>            :  * @iv: the iv to write</a>
<a name="143"><span class="lineNum">     143 </span>            :  * @num_dw: size of the iv in dw</a>
<a name="144"><span class="lineNum">     144 </span>            :  *</a>
<a name="145"><span class="lineNum">     145 </span>            :  * Writes an IV to the ring buffer using the CPU and increment the wptr.</a>
<a name="146"><span class="lineNum">     146 </span>            :  * Used for testing and delegating IVs to a software ring.</a>
<a name="147"><span class="lineNum">     147 </span>            :  */</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 : void amdgpu_ih_ring_write(struct amdgpu_ih_ring *ih, const uint32_t *iv,</span></a>
<a name="149"><span class="lineNum">     149 </span>            :                           unsigned int num_dw)</a>
<a name="150"><span class="lineNum">     150 </span>            : {</a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :         uint32_t wptr = le32_to_cpu(*ih-&gt;wptr_cpu) &gt;&gt; 2;</span></a>
<a name="152"><span class="lineNum">     152 </span>            :         unsigned int i;</a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_dw; ++i)</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 ih-&gt;ring[wptr++] = cpu_to_le32(iv[i]);</span></a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :         wptr &lt;&lt;= 2;</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :         wptr &amp;= ih-&gt;ptr_mask;</span></a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            :         /* Only commit the new wptr if we don't overflow */</a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         if (wptr != READ_ONCE(ih-&gt;rptr)) {</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 wmb();</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 WRITE_ONCE(*ih-&gt;wptr_cpu, cpu_to_le32(wptr));</span></a>
<a name="164"><span class="lineNum">     164 </span>            :         }</a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 : }</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            : /**</a>
<a name="168"><span class="lineNum">     168 </span>            :  * amdgpu_ih_wait_on_checkpoint_process_ts - wait to process IVs up to checkpoint</a>
<a name="169"><span class="lineNum">     169 </span>            :  *</a>
<a name="170"><span class="lineNum">     170 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="171"><span class="lineNum">     171 </span>            :  * @ih: ih ring to process</a>
<a name="172"><span class="lineNum">     172 </span>            :  *</a>
<a name="173"><span class="lineNum">     173 </span>            :  * Used to ensure ring has processed IVs up to the checkpoint write pointer.</a>
<a name="174"><span class="lineNum">     174 </span>            :  */</a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 : int amdgpu_ih_wait_on_checkpoint_process_ts(struct amdgpu_device *adev,</span></a>
<a name="176"><span class="lineNum">     176 </span>            :                                         struct amdgpu_ih_ring *ih)</a>
<a name="177"><span class="lineNum">     177 </span>            : {</a>
<a name="178"><span class="lineNum">     178 </span>            :         uint32_t checkpoint_wptr;</a>
<a name="179"><span class="lineNum">     179 </span>            :         uint64_t checkpoint_ts;</a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :         long timeout = HZ;</span></a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :         if (!ih-&gt;enabled || adev-&gt;shutdown)</span></a>
<a name="183"><span class="lineNum">     183 </span>            :                 return -ENODEV;</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :         checkpoint_wptr = amdgpu_ih_get_wptr(adev, ih);</span></a>
<a name="186"><span class="lineNum">     186 </span>            :         /* Order wptr with ring data. */</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :         rmb();</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :         checkpoint_ts = amdgpu_ih_decode_iv_ts(adev, ih, checkpoint_wptr, -1);</span></a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         return wait_event_interruptible_timeout(ih-&gt;wait_process,</span></a>
<a name="191"><span class="lineNum">     191 </span>            :                     amdgpu_ih_ts_after(checkpoint_ts, ih-&gt;processed_timestamp) ||</a>
<a name="192"><span class="lineNum">     192 </span>            :                     ih-&gt;rptr == amdgpu_ih_get_wptr(adev, ih), timeout);</a>
<a name="193"><span class="lineNum">     193 </span>            : }</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span>            : /**</a>
<a name="196"><span class="lineNum">     196 </span>            :  * amdgpu_ih_process - interrupt handler</a>
<a name="197"><span class="lineNum">     197 </span>            :  *</a>
<a name="198"><span class="lineNum">     198 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="199"><span class="lineNum">     199 </span>            :  * @ih: ih ring to process</a>
<a name="200"><span class="lineNum">     200 </span>            :  *</a>
<a name="201"><span class="lineNum">     201 </span>            :  * Interrupt hander (VI), walk the IH ring.</a>
<a name="202"><span class="lineNum">     202 </span>            :  * Returns irq process return code.</a>
<a name="203"><span class="lineNum">     203 </span>            :  */</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 : int amdgpu_ih_process(struct amdgpu_device *adev, struct amdgpu_ih_ring *ih)</span></a>
<a name="205"><span class="lineNum">     205 </span>            : {</a>
<a name="206"><span class="lineNum">     206 </span>            :         unsigned int count;</a>
<a name="207"><span class="lineNum">     207 </span>            :         u32 wptr;</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :         if (!ih-&gt;enabled || adev-&gt;shutdown)</span></a>
<a name="210"><span class="lineNum">     210 </span>            :                 return IRQ_NONE;</a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         wptr = amdgpu_ih_get_wptr(adev, ih);</span></a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            : restart_ih:</a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         count  = AMDGPU_IH_MAX_NUM_IVS;</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;%s: rptr %d, wptr %d\n&quot;, __func__, ih-&gt;rptr, wptr);</span></a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :         /* Order reading of wptr vs. reading of IH ring data */</a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         rmb();</span></a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :         while (ih-&gt;rptr != wptr &amp;&amp; --count) {</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 amdgpu_irq_dispatch(adev, ih);</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 ih-&gt;rptr &amp;= ih-&gt;ptr_mask;</span></a>
<a name="224"><span class="lineNum">     224 </span>            :         }</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         amdgpu_ih_set_rptr(adev, ih);</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :         wake_up_all(&amp;ih-&gt;wait_process);</span></a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :         /* make sure wptr hasn't changed while processing */</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         wptr = amdgpu_ih_get_wptr(adev, ih);</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :         if (wptr != ih-&gt;rptr)</span></a>
<a name="232"><span class="lineNum">     232 </span>            :                 goto restart_ih;</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            :         return IRQ_HANDLED;</a>
<a name="235"><span class="lineNum">     235 </span>            : }</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            : /**</a>
<a name="238"><span class="lineNum">     238 </span>            :  * amdgpu_ih_decode_iv_helper - decode an interrupt vector</a>
<a name="239"><span class="lineNum">     239 </span>            :  *</a>
<a name="240"><span class="lineNum">     240 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="241"><span class="lineNum">     241 </span>            :  * @ih: ih ring to process</a>
<a name="242"><span class="lineNum">     242 </span>            :  * @entry: IV entry</a>
<a name="243"><span class="lineNum">     243 </span>            :  *</a>
<a name="244"><span class="lineNum">     244 </span>            :  * Decodes the interrupt vector at the current rptr</a>
<a name="245"><span class="lineNum">     245 </span>            :  * position and also advance the position for Vega10</a>
<a name="246"><span class="lineNum">     246 </span>            :  * and later GPUs.</a>
<a name="247"><span class="lineNum">     247 </span>            :  */</a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 : void amdgpu_ih_decode_iv_helper(struct amdgpu_device *adev,</span></a>
<a name="249"><span class="lineNum">     249 </span>            :                                 struct amdgpu_ih_ring *ih,</a>
<a name="250"><span class="lineNum">     250 </span>            :                                 struct amdgpu_iv_entry *entry)</a>
<a name="251"><span class="lineNum">     251 </span>            : {</a>
<a name="252"><span class="lineNum">     252 </span>            :         /* wptr/rptr are in bytes! */</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :         u32 ring_index = ih-&gt;rptr &gt;&gt; 2;</span></a>
<a name="254"><span class="lineNum">     254 </span>            :         uint32_t dw[8];</a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :         dw[0] = le32_to_cpu(ih-&gt;ring[ring_index + 0]);</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :         dw[1] = le32_to_cpu(ih-&gt;ring[ring_index + 1]);</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :         dw[2] = le32_to_cpu(ih-&gt;ring[ring_index + 2]);</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :         dw[3] = le32_to_cpu(ih-&gt;ring[ring_index + 3]);</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         dw[4] = le32_to_cpu(ih-&gt;ring[ring_index + 4]);</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :         dw[5] = le32_to_cpu(ih-&gt;ring[ring_index + 5]);</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :         dw[6] = le32_to_cpu(ih-&gt;ring[ring_index + 6]);</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :         dw[7] = le32_to_cpu(ih-&gt;ring[ring_index + 7]);</span></a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         entry-&gt;client_id = dw[0] &amp; 0xff;</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :         entry-&gt;src_id = (dw[0] &gt;&gt; 8) &amp; 0xff;</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :         entry-&gt;ring_id = (dw[0] &gt;&gt; 16) &amp; 0xff;</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :         entry-&gt;vmid = (dw[0] &gt;&gt; 24) &amp; 0xf;</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :         entry-&gt;vmid_src = (dw[0] &gt;&gt; 31);</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         entry-&gt;timestamp = dw[1] | ((u64)(dw[2] &amp; 0xffff) &lt;&lt; 32);</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         entry-&gt;timestamp_src = dw[2] &gt;&gt; 31;</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :         entry-&gt;pasid = dw[3] &amp; 0xffff;</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :         entry-&gt;pasid_src = dw[3] &gt;&gt; 31;</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :         entry-&gt;src_data[0] = dw[4];</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :         entry-&gt;src_data[1] = dw[5];</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :         entry-&gt;src_data[2] = dw[6];</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :         entry-&gt;src_data[3] = dw[7];</span></a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            :         /* wptr/rptr are in bytes! */</a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :         ih-&gt;rptr += 32;</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 : }</span></a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 : uint64_t amdgpu_ih_decode_iv_ts_helper(struct amdgpu_ih_ring *ih, u32 rptr,</span></a>
<a name="284"><span class="lineNum">     284 </span>            :                                        signed int offset)</a>
<a name="285"><span class="lineNum">     285 </span>            : {</a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         uint32_t iv_size = 32;</span></a>
<a name="287"><span class="lineNum">     287 </span>            :         uint32_t ring_index;</a>
<a name="288"><span class="lineNum">     288 </span>            :         uint32_t dw1, dw2;</a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :         rptr += iv_size * offset;</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :         ring_index = (rptr &amp; ih-&gt;ptr_mask) &gt;&gt; 2;</span></a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :         dw1 = le32_to_cpu(ih-&gt;ring[ring_index + 1]);</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         dw2 = le32_to_cpu(ih-&gt;ring[ring_index + 2]);</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :         return dw1 | ((u64)(dw2 &amp; 0xffff) &lt;&lt; 32);</span></a>
<a name="296"><span class="lineNum">     296 </span>            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
