vendor_name = ModelSim
source_file = 1, C:/Users/kilsd/Desktop/Computer Architecture/TEST/DE10_LITE_Golden_Top.v
source_file = 1, C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4adder1bit.v
source_file = 1, C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4adder32bit.v
source_file = 1, C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4ALU.v
source_file = 1, C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4TB.v
source_file = 1, C:/Users/kilsd/Desktop/Computer Architecture/TEST/Mux_8x32to1x32.v
source_file = 1, C:/Users/kilsd/Desktop/Computer Architecture/TEST/db/L4Test.cbx.xml
design_name = L4ALU
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, L4ALU, 1
instance = comp, \s[0]~output , s[0]~output, L4ALU, 1
instance = comp, \s[1]~output , s[1]~output, L4ALU, 1
instance = comp, \s[2]~output , s[2]~output, L4ALU, 1
instance = comp, \s[3]~output , s[3]~output, L4ALU, 1
instance = comp, \s[4]~output , s[4]~output, L4ALU, 1
instance = comp, \s[5]~output , s[5]~output, L4ALU, 1
instance = comp, \s[6]~output , s[6]~output, L4ALU, 1
instance = comp, \s[7]~output , s[7]~output, L4ALU, 1
instance = comp, \s[8]~output , s[8]~output, L4ALU, 1
instance = comp, \s[9]~output , s[9]~output, L4ALU, 1
instance = comp, \s[10]~output , s[10]~output, L4ALU, 1
instance = comp, \s[11]~output , s[11]~output, L4ALU, 1
instance = comp, \s[12]~output , s[12]~output, L4ALU, 1
instance = comp, \s[13]~output , s[13]~output, L4ALU, 1
instance = comp, \s[14]~output , s[14]~output, L4ALU, 1
instance = comp, \s[15]~output , s[15]~output, L4ALU, 1
instance = comp, \s[16]~output , s[16]~output, L4ALU, 1
instance = comp, \s[17]~output , s[17]~output, L4ALU, 1
instance = comp, \s[18]~output , s[18]~output, L4ALU, 1
instance = comp, \s[19]~output , s[19]~output, L4ALU, 1
instance = comp, \s[20]~output , s[20]~output, L4ALU, 1
instance = comp, \s[21]~output , s[21]~output, L4ALU, 1
instance = comp, \s[22]~output , s[22]~output, L4ALU, 1
instance = comp, \s[23]~output , s[23]~output, L4ALU, 1
instance = comp, \s[24]~output , s[24]~output, L4ALU, 1
instance = comp, \s[25]~output , s[25]~output, L4ALU, 1
instance = comp, \s[26]~output , s[26]~output, L4ALU, 1
instance = comp, \s[27]~output , s[27]~output, L4ALU, 1
instance = comp, \s[28]~output , s[28]~output, L4ALU, 1
instance = comp, \s[29]~output , s[29]~output, L4ALU, 1
instance = comp, \s[30]~output , s[30]~output, L4ALU, 1
instance = comp, \s[31]~output , s[31]~output, L4ALU, 1
instance = comp, \status[0]~output , status[0]~output, L4ALU, 1
instance = comp, \status[1]~output , status[1]~output, L4ALU, 1
instance = comp, \status[2]~output , status[2]~output, L4ALU, 1
instance = comp, \status[3]~output , status[3]~output, L4ALU, 1
instance = comp, \a[0]~input , a[0]~input, L4ALU, 1
instance = comp, \op[1]~input , op[1]~input, L4ALU, 1
instance = comp, \mux|Mux31~2 , mux|Mux31~2, L4ALU, 1
instance = comp, \b[0]~input , b[0]~input, L4ALU, 1
instance = comp, \op[0]~input , op[0]~input, L4ALU, 1
instance = comp, \b[2]~input , b[2]~input, L4ALU, 1
instance = comp, \b[1]~input , b[1]~input, L4ALU, 1
instance = comp, \mux|Mux31~3 , mux|Mux31~3, L4ALU, 1
instance = comp, \b[3]~input , b[3]~input, L4ALU, 1
instance = comp, \b[4]~input , b[4]~input, L4ALU, 1
instance = comp, \mux|Mux30~0 , mux|Mux30~0, L4ALU, 1
instance = comp, \mux|Mux31~4 , mux|Mux31~4, L4ALU, 1
instance = comp, \mux|Mux31~5 , mux|Mux31~5, L4ALU, 1
instance = comp, \mux|Mux31~0 , mux|Mux31~0, L4ALU, 1
instance = comp, \op[2]~input , op[2]~input, L4ALU, 1
instance = comp, \a[25]~input , a[25]~input, L4ALU, 1
instance = comp, \a[27]~input , a[27]~input, L4ALU, 1
instance = comp, \ShiftRight0~22 , ShiftRight0~22, L4ALU, 1
instance = comp, \a[26]~input , a[26]~input, L4ALU, 1
instance = comp, \a[24]~input , a[24]~input, L4ALU, 1
instance = comp, \ShiftRight0~23 , ShiftRight0~23, L4ALU, 1
instance = comp, \ShiftRight0~24 , ShiftRight0~24, L4ALU, 1
instance = comp, \a[29]~input , a[29]~input, L4ALU, 1
instance = comp, \a[28]~input , a[28]~input, L4ALU, 1
instance = comp, \ShiftRight0~19 , ShiftRight0~19, L4ALU, 1
instance = comp, \a[30]~input , a[30]~input, L4ALU, 1
instance = comp, \a[31]~input , a[31]~input, L4ALU, 1
instance = comp, \ShiftRight0~20 , ShiftRight0~20, L4ALU, 1
instance = comp, \ShiftRight0~21 , ShiftRight0~21, L4ALU, 1
instance = comp, \ShiftRight0~25 , ShiftRight0~25, L4ALU, 1
instance = comp, \a[21]~input , a[21]~input, L4ALU, 1
instance = comp, \a[23]~input , a[23]~input, L4ALU, 1
instance = comp, \ShiftRight0~26 , ShiftRight0~26, L4ALU, 1
instance = comp, \a[20]~input , a[20]~input, L4ALU, 1
instance = comp, \a[22]~input , a[22]~input, L4ALU, 1
instance = comp, \ShiftRight0~27 , ShiftRight0~27, L4ALU, 1
instance = comp, \ShiftRight0~28 , ShiftRight0~28, L4ALU, 1
instance = comp, \a[19]~input , a[19]~input, L4ALU, 1
instance = comp, \a[17]~input , a[17]~input, L4ALU, 1
instance = comp, \ShiftRight0~29 , ShiftRight0~29, L4ALU, 1
instance = comp, \a[16]~input , a[16]~input, L4ALU, 1
instance = comp, \a[18]~input , a[18]~input, L4ALU, 1
instance = comp, \ShiftRight0~30 , ShiftRight0~30, L4ALU, 1
instance = comp, \ShiftRight0~31 , ShiftRight0~31, L4ALU, 1
instance = comp, \ShiftRight0~32 , ShiftRight0~32, L4ALU, 1
instance = comp, \ShiftRight0~33 , ShiftRight0~33, L4ALU, 1
instance = comp, \mux|Mux29~0 , mux|Mux29~0, L4ALU, 1
instance = comp, \a[10]~input , a[10]~input, L4ALU, 1
instance = comp, \a[8]~input , a[8]~input, L4ALU, 1
instance = comp, \ShiftRight0~15 , ShiftRight0~15, L4ALU, 1
instance = comp, \a[11]~input , a[11]~input, L4ALU, 1
instance = comp, \a[9]~input , a[9]~input, L4ALU, 1
instance = comp, \ShiftRight0~14 , ShiftRight0~14, L4ALU, 1
instance = comp, \ShiftRight0~16 , ShiftRight0~16, L4ALU, 1
instance = comp, \a[15]~input , a[15]~input, L4ALU, 1
instance = comp, \a[13]~input , a[13]~input, L4ALU, 1
instance = comp, \ShiftRight0~11 , ShiftRight0~11, L4ALU, 1
instance = comp, \a[12]~input , a[12]~input, L4ALU, 1
instance = comp, \a[14]~input , a[14]~input, L4ALU, 1
instance = comp, \ShiftRight0~12 , ShiftRight0~12, L4ALU, 1
instance = comp, \ShiftRight0~13 , ShiftRight0~13, L4ALU, 1
instance = comp, \ShiftRight0~17 , ShiftRight0~17, L4ALU, 1
instance = comp, \a[1]~input , a[1]~input, L4ALU, 1
instance = comp, \ShiftRight0~4 , ShiftRight0~4, L4ALU, 1
instance = comp, \a[2]~input , a[2]~input, L4ALU, 1
instance = comp, \a[3]~input , a[3]~input, L4ALU, 1
instance = comp, \ShiftRight0~5 , ShiftRight0~5, L4ALU, 1
instance = comp, \ShiftRight0~6 , ShiftRight0~6, L4ALU, 1
instance = comp, \a[6]~input , a[6]~input, L4ALU, 1
instance = comp, \a[7]~input , a[7]~input, L4ALU, 1
instance = comp, \ShiftRight0~7 , ShiftRight0~7, L4ALU, 1
instance = comp, \a[5]~input , a[5]~input, L4ALU, 1
instance = comp, \a[4]~input , a[4]~input, L4ALU, 1
instance = comp, \ShiftRight0~8 , ShiftRight0~8, L4ALU, 1
instance = comp, \ShiftRight0~9 , ShiftRight0~9, L4ALU, 1
instance = comp, \ShiftRight0~10 , ShiftRight0~10, L4ALU, 1
instance = comp, \ShiftRight0~18 , ShiftRight0~18, L4ALU, 1
instance = comp, \mux|Mux31~1 , mux|Mux31~1, L4ALU, 1
instance = comp, \mux|Mux31~6 , mux|Mux31~6, L4ALU, 1
instance = comp, \ShiftRight0~47 , ShiftRight0~47, L4ALU, 1
instance = comp, \ShiftRight0~48 , ShiftRight0~48, L4ALU, 1
instance = comp, \ShiftRight0~49 , ShiftRight0~49, L4ALU, 1
instance = comp, \ShiftRight0~50 , ShiftRight0~50, L4ALU, 1
instance = comp, \ShiftRight0~51 , ShiftRight0~51, L4ALU, 1
instance = comp, \ShiftRight0~54 , ShiftRight0~54, L4ALU, 1
instance = comp, \ShiftRight0~55 , ShiftRight0~55, L4ALU, 1
instance = comp, \ShiftRight0~52 , ShiftRight0~52, L4ALU, 1
instance = comp, \ShiftRight0~53 , ShiftRight0~53, L4ALU, 1
instance = comp, \ShiftRight0~56 , ShiftRight0~56, L4ALU, 1
instance = comp, \ShiftRight0~57 , ShiftRight0~57, L4ALU, 1
instance = comp, \ShiftRight0~37 , ShiftRight0~37, L4ALU, 1
instance = comp, \ShiftRight0~38 , ShiftRight0~38, L4ALU, 1
instance = comp, \ShiftRight0~39 , ShiftRight0~39, L4ALU, 1
instance = comp, \ShiftRight0~34 , ShiftRight0~34, L4ALU, 1
instance = comp, \ShiftRight0~35 , ShiftRight0~35, L4ALU, 1
instance = comp, \ShiftRight0~36 , ShiftRight0~36, L4ALU, 1
instance = comp, \ShiftRight0~40 , ShiftRight0~40, L4ALU, 1
instance = comp, \ShiftRight0~43 , ShiftRight0~43, L4ALU, 1
instance = comp, \ShiftRight0~44 , ShiftRight0~44, L4ALU, 1
instance = comp, \ShiftRight0~41 , ShiftRight0~41, L4ALU, 1
instance = comp, \ShiftRight0~42 , ShiftRight0~42, L4ALU, 1
instance = comp, \ShiftRight0~45 , ShiftRight0~45, L4ALU, 1
instance = comp, \ShiftRight0~46 , ShiftRight0~46, L4ALU, 1
instance = comp, \mux|Mux30~1 , mux|Mux30~1, L4ALU, 1
instance = comp, \ShiftLeft0~4 , ShiftLeft0~4, L4ALU, 1
instance = comp, \ShiftLeft0~98 , ShiftLeft0~98, L4ALU, 1
instance = comp, \mux|Mux30~2 , mux|Mux30~2, L4ALU, 1
instance = comp, \mux|Mux30~3 , mux|Mux30~3, L4ALU, 1
instance = comp, \mux|Mux30~5 , mux|Mux30~5, L4ALU, 1
instance = comp, \mux|Mux30~6 , mux|Mux30~6, L4ALU, 1
instance = comp, \mux|Mux30~4 , mux|Mux30~4, L4ALU, 1
instance = comp, \adder|l[1].a0|co~0 , adder|l[1].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux29~10 , mux|Mux29~10, L4ALU, 1
instance = comp, \mux|Mux29~11 , mux|Mux29~11, L4ALU, 1
instance = comp, \ShiftRight0~72 , ShiftRight0~72, L4ALU, 1
instance = comp, \ShiftRight0~73 , ShiftRight0~73, L4ALU, 1
instance = comp, \ShiftRight0~70 , ShiftRight0~70, L4ALU, 1
instance = comp, \ShiftRight0~71 , ShiftRight0~71, L4ALU, 1
instance = comp, \ShiftRight0~74 , ShiftRight0~74, L4ALU, 1
instance = comp, \mux|Mux29~1 , mux|Mux29~1, L4ALU, 1
instance = comp, \mux|Mux29~2 , mux|Mux29~2, L4ALU, 1
instance = comp, \ShiftRight0~68 , ShiftRight0~68, L4ALU, 1
instance = comp, \ShiftRight0~67 , ShiftRight0~67, L4ALU, 1
instance = comp, \ShiftRight0~69 , ShiftRight0~69, L4ALU, 1
instance = comp, \mux|Mux29~3 , mux|Mux29~3, L4ALU, 1
instance = comp, \mux|Mux29~4 , mux|Mux29~4, L4ALU, 1
instance = comp, \ShiftRight0~58 , ShiftRight0~58, L4ALU, 1
instance = comp, \ShiftRight0~59 , ShiftRight0~59, L4ALU, 1
instance = comp, \ShiftRight0~60 , ShiftRight0~60, L4ALU, 1
instance = comp, \ShiftRight0~63 , ShiftRight0~63, L4ALU, 1
instance = comp, \ShiftRight0~64 , ShiftRight0~64, L4ALU, 1
instance = comp, \ShiftRight0~61 , ShiftRight0~61, L4ALU, 1
instance = comp, \ShiftRight0~62 , ShiftRight0~62, L4ALU, 1
instance = comp, \ShiftRight0~65 , ShiftRight0~65, L4ALU, 1
instance = comp, \ShiftRight0~66 , ShiftRight0~66, L4ALU, 1
instance = comp, \mux|Mux29~6 , mux|Mux29~6, L4ALU, 1
instance = comp, \ShiftLeft0~5 , ShiftLeft0~5, L4ALU, 1
instance = comp, \ShiftLeft0~6 , ShiftLeft0~6, L4ALU, 1
instance = comp, \ShiftLeft0~99 , ShiftLeft0~99, L4ALU, 1
instance = comp, \or_[2] , or_[2], L4ALU, 1
instance = comp, \mux|Mux29~5 , mux|Mux29~5, L4ALU, 1
instance = comp, \mux|Mux29~7 , mux|Mux29~7, L4ALU, 1
instance = comp, \mux|Mux29~8 , mux|Mux29~8, L4ALU, 1
instance = comp, \mux|Mux29~9 , mux|Mux29~9, L4ALU, 1
instance = comp, \mux|Mux28~5 , mux|Mux28~5, L4ALU, 1
instance = comp, \adder|l[2].a0|co~0 , adder|l[2].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux28~6 , mux|Mux28~6, L4ALU, 1
instance = comp, \ShiftRight0~83 , ShiftRight0~83, L4ALU, 1
instance = comp, \mux|Mux28~0 , mux|Mux28~0, L4ALU, 1
instance = comp, \ShiftRight0~84 , ShiftRight0~84, L4ALU, 1
instance = comp, \ShiftRight0~85 , ShiftRight0~85, L4ALU, 1
instance = comp, \ShiftRight0~86 , ShiftRight0~86, L4ALU, 1
instance = comp, \mux|Mux28~1 , mux|Mux28~1, L4ALU, 1
instance = comp, \ShiftRight0~79 , ShiftRight0~79, L4ALU, 1
instance = comp, \ShiftRight0~78 , ShiftRight0~78, L4ALU, 1
instance = comp, \ShiftRight0~80 , ShiftRight0~80, L4ALU, 1
instance = comp, \ShiftRight0~81 , ShiftRight0~81, L4ALU, 1
instance = comp, \ShiftRight0~76 , ShiftRight0~76, L4ALU, 1
instance = comp, \ShiftRight0~75 , ShiftRight0~75, L4ALU, 1
instance = comp, \ShiftRight0~77 , ShiftRight0~77, L4ALU, 1
instance = comp, \ShiftRight0~82 , ShiftRight0~82, L4ALU, 1
instance = comp, \or_[3] , or_[3], L4ALU, 1
instance = comp, \ShiftLeft0~7 , ShiftLeft0~7, L4ALU, 1
instance = comp, \ShiftLeft0~8 , ShiftLeft0~8, L4ALU, 1
instance = comp, \mux|Mux28~2 , mux|Mux28~2, L4ALU, 1
instance = comp, \mux|Mux28~3 , mux|Mux28~3, L4ALU, 1
instance = comp, \mux|Mux28~4 , mux|Mux28~4, L4ALU, 1
instance = comp, \mux|Mux24~3 , mux|Mux24~3, L4ALU, 1
instance = comp, \an[4] , an[4], L4ALU, 1
instance = comp, \adder|l[4].a0|s~0 , adder|l[4].a0|s~0, L4ALU, 1
instance = comp, \adder|l[4].a0|s , adder|l[4].a0|s, L4ALU, 1
instance = comp, \mux|Mux27~2 , mux|Mux27~2, L4ALU, 1
instance = comp, \mux|Mux27~3 , mux|Mux27~3, L4ALU, 1
instance = comp, \ShiftLeft0~9 , ShiftLeft0~9, L4ALU, 1
instance = comp, \ShiftLeft0~10 , ShiftLeft0~10, L4ALU, 1
instance = comp, \ShiftLeft0~11 , ShiftLeft0~11, L4ALU, 1
instance = comp, \ShiftLeft0~12 , ShiftLeft0~12, L4ALU, 1
instance = comp, \ShiftLeft0~13 , ShiftLeft0~13, L4ALU, 1
instance = comp, \mux|Mux24~4 , mux|Mux24~4, L4ALU, 1
instance = comp, \mux|Mux27~4 , mux|Mux27~4, L4ALU, 1
instance = comp, \ShiftRight0~88 , ShiftRight0~88, L4ALU, 1
instance = comp, \ShiftRight0~89 , ShiftRight0~89, L4ALU, 1
instance = comp, \ShiftRight0~87 , ShiftRight0~87, L4ALU, 1
instance = comp, \mux|Mux24~1 , mux|Mux24~1, L4ALU, 1
instance = comp, \mux|Mux24~0 , mux|Mux24~0, L4ALU, 1
instance = comp, \mux|Mux27~0 , mux|Mux27~0, L4ALU, 1
instance = comp, \mux|Mux27~1 , mux|Mux27~1, L4ALU, 1
instance = comp, \mux|Mux24~2 , mux|Mux24~2, L4ALU, 1
instance = comp, \or_[4] , or_[4], L4ALU, 1
instance = comp, \mux|Mux27 , mux|Mux27, L4ALU, 1
instance = comp, \b[5]~input , b[5]~input, L4ALU, 1
instance = comp, \or_[5] , or_[5], L4ALU, 1
instance = comp, \adder|l[4].a0|co~0 , adder|l[4].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux26~3 , mux|Mux26~3, L4ALU, 1
instance = comp, \mux|Mux26~4 , mux|Mux26~4, L4ALU, 1
instance = comp, \ShiftLeft0~14 , ShiftLeft0~14, L4ALU, 1
instance = comp, \ShiftLeft0~15 , ShiftLeft0~15, L4ALU, 1
instance = comp, \ShiftLeft0~16 , ShiftLeft0~16, L4ALU, 1
instance = comp, \ShiftLeft0~17 , ShiftLeft0~17, L4ALU, 1
instance = comp, \mux|Mux26~2 , mux|Mux26~2, L4ALU, 1
instance = comp, \ShiftRight0~90 , ShiftRight0~90, L4ALU, 1
instance = comp, \mux|Mux26~0 , mux|Mux26~0, L4ALU, 1
instance = comp, \ShiftRight0~91 , ShiftRight0~91, L4ALU, 1
instance = comp, \ShiftRight0~92 , ShiftRight0~92, L4ALU, 1
instance = comp, \mux|Mux26~1 , mux|Mux26~1, L4ALU, 1
instance = comp, \mux|Mux26 , mux|Mux26, L4ALU, 1
instance = comp, \b[6]~input , b[6]~input, L4ALU, 1
instance = comp, \or_[6] , or_[6], L4ALU, 1
instance = comp, \mux|Mux25~3 , mux|Mux25~3, L4ALU, 1
instance = comp, \adder|l[5].a0|co~0 , adder|l[5].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux25~4 , mux|Mux25~4, L4ALU, 1
instance = comp, \ShiftLeft0~18 , ShiftLeft0~18, L4ALU, 1
instance = comp, \ShiftLeft0~19 , ShiftLeft0~19, L4ALU, 1
instance = comp, \ShiftLeft0~20 , ShiftLeft0~20, L4ALU, 1
instance = comp, \mux|Mux25~2 , mux|Mux25~2, L4ALU, 1
instance = comp, \ShiftRight0~94 , ShiftRight0~94, L4ALU, 1
instance = comp, \ShiftRight0~95 , ShiftRight0~95, L4ALU, 1
instance = comp, \mux|Mux25~0 , mux|Mux25~0, L4ALU, 1
instance = comp, \ShiftRight0~93 , ShiftRight0~93, L4ALU, 1
instance = comp, \mux|Mux25~1 , mux|Mux25~1, L4ALU, 1
instance = comp, \mux|Mux25 , mux|Mux25, L4ALU, 1
instance = comp, \b[7]~input , b[7]~input, L4ALU, 1
instance = comp, \or_[7] , or_[7], L4ALU, 1
instance = comp, \mux|Mux24~7 , mux|Mux24~7, L4ALU, 1
instance = comp, \mux|Mux24~8 , mux|Mux24~8, L4ALU, 1
instance = comp, \mux|Mux24~9 , mux|Mux24~9, L4ALU, 1
instance = comp, \ShiftLeft0~22 , ShiftLeft0~22, L4ALU, 1
instance = comp, \ShiftLeft0~23 , ShiftLeft0~23, L4ALU, 1
instance = comp, \ShiftLeft0~24 , ShiftLeft0~24, L4ALU, 1
instance = comp, \ShiftLeft0~25 , ShiftLeft0~25, L4ALU, 1
instance = comp, \mux|Mux24~10 , mux|Mux24~10, L4ALU, 1
instance = comp, \ShiftRight0~96 , ShiftRight0~96, L4ALU, 1
instance = comp, \mux|Mux24~5 , mux|Mux24~5, L4ALU, 1
instance = comp, \ShiftRight0~97 , ShiftRight0~97, L4ALU, 1
instance = comp, \ShiftLeft0~21 , ShiftLeft0~21, L4ALU, 1
instance = comp, \ShiftRight0~98 , ShiftRight0~98, L4ALU, 1
instance = comp, \mux|Mux24~6 , mux|Mux24~6, L4ALU, 1
instance = comp, \mux|Mux24 , mux|Mux24, L4ALU, 1
instance = comp, \b[8]~input , b[8]~input, L4ALU, 1
instance = comp, \adder|l[7].a0|co~0 , adder|l[7].a0|co~0, L4ALU, 1
instance = comp, \adder|l[7].a0|co~1 , adder|l[7].a0|co~1, L4ALU, 1
instance = comp, \mux|Mux23~4 , mux|Mux23~4, L4ALU, 1
instance = comp, \mux|Mux23~5 , mux|Mux23~5, L4ALU, 1
instance = comp, \ShiftLeft0~26 , ShiftLeft0~26, L4ALU, 1
instance = comp, \ShiftLeft0~27 , ShiftLeft0~27, L4ALU, 1
instance = comp, \ShiftLeft0~28 , ShiftLeft0~28, L4ALU, 1
instance = comp, \ShiftLeft0~29 , ShiftLeft0~29, L4ALU, 1
instance = comp, \ShiftRight0~99 , ShiftRight0~99, L4ALU, 1
instance = comp, \mux|Mux19~0 , mux|Mux19~0, L4ALU, 1
instance = comp, \or_[8] , or_[8], L4ALU, 1
instance = comp, \mux|Mux19~1 , mux|Mux19~1, L4ALU, 1
instance = comp, \mux|Mux23~0 , mux|Mux23~0, L4ALU, 1
instance = comp, \mux|Mux23~1 , mux|Mux23~1, L4ALU, 1
instance = comp, \mux|Mux8~0 , mux|Mux8~0, L4ALU, 1
instance = comp, \mux|Mux23~2 , mux|Mux23~2, L4ALU, 1
instance = comp, \mux|Mux23~3 , mux|Mux23~3, L4ALU, 1
instance = comp, \b[9]~input , b[9]~input, L4ALU, 1
instance = comp, \adder|l[8].a0|co~0 , adder|l[8].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux22~3 , mux|Mux22~3, L4ALU, 1
instance = comp, \mux|Mux22~4 , mux|Mux22~4, L4ALU, 1
instance = comp, \ShiftLeft0~30 , ShiftLeft0~30, L4ALU, 1
instance = comp, \ShiftLeft0~31 , ShiftLeft0~31, L4ALU, 1
instance = comp, \ShiftLeft0~32 , ShiftLeft0~32, L4ALU, 1
instance = comp, \ShiftLeft0~33 , ShiftLeft0~33, L4ALU, 1
instance = comp, \or_[9] , or_[9], L4ALU, 1
instance = comp, \mux|Mux22~0 , mux|Mux22~0, L4ALU, 1
instance = comp, \ShiftRight0~100 , ShiftRight0~100, L4ALU, 1
instance = comp, \mux|Mux22~1 , mux|Mux22~1, L4ALU, 1
instance = comp, \mux|Mux22~2 , mux|Mux22~2, L4ALU, 1
instance = comp, \mux|Mux22~5 , mux|Mux22~5, L4ALU, 1
instance = comp, \adder|l[9].a0|co~0 , adder|l[9].a0|co~0, L4ALU, 1
instance = comp, \b[10]~input , b[10]~input, L4ALU, 1
instance = comp, \adder|l[10].a0|s , adder|l[10].a0|s, L4ALU, 1
instance = comp, \an[10] , an[10], L4ALU, 1
instance = comp, \mux|Mux21~3 , mux|Mux21~3, L4ALU, 1
instance = comp, \mux|Mux21~4 , mux|Mux21~4, L4ALU, 1
instance = comp, \ShiftRight0~101 , ShiftRight0~101, L4ALU, 1
instance = comp, \or_[10] , or_[10], L4ALU, 1
instance = comp, \mux|Mux21~0 , mux|Mux21~0, L4ALU, 1
instance = comp, \mux|Mux21~1 , mux|Mux21~1, L4ALU, 1
instance = comp, \ShiftLeft0~34 , ShiftLeft0~34, L4ALU, 1
instance = comp, \ShiftLeft0~35 , ShiftLeft0~35, L4ALU, 1
instance = comp, \ShiftLeft0~36 , ShiftLeft0~36, L4ALU, 1
instance = comp, \ShiftLeft0~37 , ShiftLeft0~37, L4ALU, 1
instance = comp, \mux|Mux21~2 , mux|Mux21~2, L4ALU, 1
instance = comp, \mux|Mux21~5 , mux|Mux21~5, L4ALU, 1
instance = comp, \mux|Mux20~0 , mux|Mux20~0, L4ALU, 1
instance = comp, \b[11]~input , b[11]~input, L4ALU, 1
instance = comp, \or_[11] , or_[11], L4ALU, 1
instance = comp, \ShiftRight0~102 , ShiftRight0~102, L4ALU, 1
instance = comp, \mux|Mux20~1 , mux|Mux20~1, L4ALU, 1
instance = comp, \ShiftLeft0~38 , ShiftLeft0~38, L4ALU, 1
instance = comp, \ShiftLeft0~39 , ShiftLeft0~39, L4ALU, 1
instance = comp, \ShiftLeft0~40 , ShiftLeft0~40, L4ALU, 1
instance = comp, \ShiftLeft0~41 , ShiftLeft0~41, L4ALU, 1
instance = comp, \mux|Mux20~2 , mux|Mux20~2, L4ALU, 1
instance = comp, \mux|Mux20~3 , mux|Mux20~3, L4ALU, 1
instance = comp, \mux|Mux20~4 , mux|Mux20~4, L4ALU, 1
instance = comp, \mux|Mux20~5 , mux|Mux20~5, L4ALU, 1
instance = comp, \mux|Mux20~6 , mux|Mux20~6, L4ALU, 1
instance = comp, \adder|l[10].a0|co~0 , adder|l[10].a0|co~0, L4ALU, 1
instance = comp, \adder|l[11].a0|co~0 , adder|l[11].a0|co~0, L4ALU, 1
instance = comp, \b[12]~input , b[12]~input, L4ALU, 1
instance = comp, \mux|Mux19~6 , mux|Mux19~6, L4ALU, 1
instance = comp, \mux|Mux19~7 , mux|Mux19~7, L4ALU, 1
instance = comp, \ShiftLeft0~42 , ShiftLeft0~42, L4ALU, 1
instance = comp, \ShiftLeft0~43 , ShiftLeft0~43, L4ALU, 1
instance = comp, \ShiftLeft0~44 , ShiftLeft0~44, L4ALU, 1
instance = comp, \ShiftLeft0~45 , ShiftLeft0~45, L4ALU, 1
instance = comp, \ShiftLeft0~46 , ShiftLeft0~46, L4ALU, 1
instance = comp, \or_[12] , or_[12], L4ALU, 1
instance = comp, \mux|Mux19~2 , mux|Mux19~2, L4ALU, 1
instance = comp, \ShiftRight0~103 , ShiftRight0~103, L4ALU, 1
instance = comp, \mux|Mux19~3 , mux|Mux19~3, L4ALU, 1
instance = comp, \mux|Mux19~4 , mux|Mux19~4, L4ALU, 1
instance = comp, \mux|Mux19~5 , mux|Mux19~5, L4ALU, 1
instance = comp, \ShiftLeft0~47 , ShiftLeft0~47, L4ALU, 1
instance = comp, \ShiftLeft0~48 , ShiftLeft0~48, L4ALU, 1
instance = comp, \ShiftLeft0~49 , ShiftLeft0~49, L4ALU, 1
instance = comp, \ShiftLeft0~50 , ShiftLeft0~50, L4ALU, 1
instance = comp, \ShiftRight0~105 , ShiftRight0~105, L4ALU, 1
instance = comp, \b[13]~input , b[13]~input, L4ALU, 1
instance = comp, \or_[13] , or_[13], L4ALU, 1
instance = comp, \mux|Mux18~0 , mux|Mux18~0, L4ALU, 1
instance = comp, \mux|Mux18~1 , mux|Mux18~1, L4ALU, 1
instance = comp, \mux|Mux18~2 , mux|Mux18~2, L4ALU, 1
instance = comp, \adder|l[12].a0|co~0 , adder|l[12].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux18~3 , mux|Mux18~3, L4ALU, 1
instance = comp, \mux|Mux18~4 , mux|Mux18~4, L4ALU, 1
instance = comp, \mux|Mux18~5 , mux|Mux18~5, L4ALU, 1
instance = comp, \ShiftLeft0~52 , ShiftLeft0~52, L4ALU, 1
instance = comp, \ShiftLeft0~53 , ShiftLeft0~53, L4ALU, 1
instance = comp, \ShiftLeft0~54 , ShiftLeft0~54, L4ALU, 1
instance = comp, \ShiftLeft0~51 , ShiftLeft0~51, L4ALU, 1
instance = comp, \ShiftLeft0~55 , ShiftLeft0~55, L4ALU, 1
instance = comp, \ShiftRight0~106 , ShiftRight0~106, L4ALU, 1
instance = comp, \b[14]~input , b[14]~input, L4ALU, 1
instance = comp, \or_[14] , or_[14], L4ALU, 1
instance = comp, \mux|Mux17~0 , mux|Mux17~0, L4ALU, 1
instance = comp, \mux|Mux17~1 , mux|Mux17~1, L4ALU, 1
instance = comp, \mux|Mux17~2 , mux|Mux17~2, L4ALU, 1
instance = comp, \adder|l[13].a0|co~0 , adder|l[13].a0|co~0, L4ALU, 1
instance = comp, \adder|l[14].a0|s , adder|l[14].a0|s, L4ALU, 1
instance = comp, \an[14] , an[14], L4ALU, 1
instance = comp, \mux|Mux17~3 , mux|Mux17~3, L4ALU, 1
instance = comp, \mux|Mux17~4 , mux|Mux17~4, L4ALU, 1
instance = comp, \mux|Mux17~5 , mux|Mux17~5, L4ALU, 1
instance = comp, \ShiftRight0~104 , ShiftRight0~104, L4ALU, 1
instance = comp, \mux|Mux16~0 , mux|Mux16~0, L4ALU, 1
instance = comp, \b[15]~input , b[15]~input, L4ALU, 1
instance = comp, \or_[15] , or_[15], L4ALU, 1
instance = comp, \mux|Mux16~1 , mux|Mux16~1, L4ALU, 1
instance = comp, \ShiftLeft0~56 , ShiftLeft0~56, L4ALU, 1
instance = comp, \ShiftLeft0~57 , ShiftLeft0~57, L4ALU, 1
instance = comp, \ShiftLeft0~58 , ShiftLeft0~58, L4ALU, 1
instance = comp, \ShiftLeft0~59 , ShiftLeft0~59, L4ALU, 1
instance = comp, \ShiftLeft0~60 , ShiftLeft0~60, L4ALU, 1
instance = comp, \mux|Mux16~2 , mux|Mux16~2, L4ALU, 1
instance = comp, \mux|Mux16~3 , mux|Mux16~3, L4ALU, 1
instance = comp, \mux|Mux16~4 , mux|Mux16~4, L4ALU, 1
instance = comp, \mux|Mux16~5 , mux|Mux16~5, L4ALU, 1
instance = comp, \mux|Mux16~6 , mux|Mux16~6, L4ALU, 1
instance = comp, \b[16]~input , b[16]~input, L4ALU, 1
instance = comp, \mux|Mux15~4 , mux|Mux15~4, L4ALU, 1
instance = comp, \adder|l[14].a0|co~0 , adder|l[14].a0|co~0, L4ALU, 1
instance = comp, \adder|l[15].a0|co~0 , adder|l[15].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux15~5 , mux|Mux15~5, L4ALU, 1
instance = comp, \or_[16] , or_[16], L4ALU, 1
instance = comp, \mux|Mux8~2 , mux|Mux8~2, L4ALU, 1
instance = comp, \mux|Mux8~1 , mux|Mux8~1, L4ALU, 1
instance = comp, \ShiftLeft0~64 , ShiftLeft0~64, L4ALU, 1
instance = comp, \mux|Mux15~0 , mux|Mux15~0, L4ALU, 1
instance = comp, \ShiftLeft0~61 , ShiftLeft0~61, L4ALU, 1
instance = comp, \ShiftLeft0~62 , ShiftLeft0~62, L4ALU, 1
instance = comp, \ShiftLeft0~63 , ShiftLeft0~63, L4ALU, 1
instance = comp, \mux|Mux15~1 , mux|Mux15~1, L4ALU, 1
instance = comp, \mux|Mux15~2 , mux|Mux15~2, L4ALU, 1
instance = comp, \mux|Mux15~3 , mux|Mux15~3, L4ALU, 1
instance = comp, \b[17]~input , b[17]~input, L4ALU, 1
instance = comp, \mux|Mux14~4 , mux|Mux14~4, L4ALU, 1
instance = comp, \adder|l[16].a0|co~0 , adder|l[16].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux14~5 , mux|Mux14~5, L4ALU, 1
instance = comp, \or_[17] , or_[17], L4ALU, 1
instance = comp, \mux|Mux14~0 , mux|Mux14~0, L4ALU, 1
instance = comp, \ShiftLeft0~65 , ShiftLeft0~65, L4ALU, 1
instance = comp, \ShiftLeft0~66 , ShiftLeft0~66, L4ALU, 1
instance = comp, \ShiftLeft0~67 , ShiftLeft0~67, L4ALU, 1
instance = comp, \mux|Mux14~1 , mux|Mux14~1, L4ALU, 1
instance = comp, \mux|Mux14~2 , mux|Mux14~2, L4ALU, 1
instance = comp, \mux|Mux14~3 , mux|Mux14~3, L4ALU, 1
instance = comp, \ShiftLeft0~68 , ShiftLeft0~68, L4ALU, 1
instance = comp, \ShiftLeft0~69 , ShiftLeft0~69, L4ALU, 1
instance = comp, \ShiftLeft0~70 , ShiftLeft0~70, L4ALU, 1
instance = comp, \b[18]~input , b[18]~input, L4ALU, 1
instance = comp, \or_[18] , or_[18], L4ALU, 1
instance = comp, \mux|Mux13~0 , mux|Mux13~0, L4ALU, 1
instance = comp, \mux|Mux13~1 , mux|Mux13~1, L4ALU, 1
instance = comp, \mux|Mux13~2 , mux|Mux13~2, L4ALU, 1
instance = comp, \adder|l[17].a0|co~0 , adder|l[17].a0|co~0, L4ALU, 1
instance = comp, \adder|l[17].a0|co~1 , adder|l[17].a0|co~1, L4ALU, 1
instance = comp, \mux|Mux13~4 , mux|Mux13~4, L4ALU, 1
instance = comp, \mux|Mux13~5 , mux|Mux13~5, L4ALU, 1
instance = comp, \mux|Mux13~3 , mux|Mux13~3, L4ALU, 1
instance = comp, \adder|l[18].a0|co~0 , adder|l[18].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux12~3 , mux|Mux12~3, L4ALU, 1
instance = comp, \b[19]~input , b[19]~input, L4ALU, 1
instance = comp, \mux|Mux12~4 , mux|Mux12~4, L4ALU, 1
instance = comp, \or_[19] , or_[19], L4ALU, 1
instance = comp, \mux|Mux12~0 , mux|Mux12~0, L4ALU, 1
instance = comp, \ShiftLeft0~71 , ShiftLeft0~71, L4ALU, 1
instance = comp, \ShiftLeft0~72 , ShiftLeft0~72, L4ALU, 1
instance = comp, \ShiftLeft0~73 , ShiftLeft0~73, L4ALU, 1
instance = comp, \mux|Mux12~1 , mux|Mux12~1, L4ALU, 1
instance = comp, \mux|Mux12~2 , mux|Mux12~2, L4ALU, 1
instance = comp, \mux|Mux12~5 , mux|Mux12~5, L4ALU, 1
instance = comp, \b[20]~input , b[20]~input, L4ALU, 1
instance = comp, \adder|l[19].a0|co~0 , adder|l[19].a0|co~0, L4ALU, 1
instance = comp, \adder|l[20].a0|s , adder|l[20].a0|s, L4ALU, 1
instance = comp, \an[20] , an[20], L4ALU, 1
instance = comp, \mux|Mux11~3 , mux|Mux11~3, L4ALU, 1
instance = comp, \mux|Mux11~4 , mux|Mux11~4, L4ALU, 1
instance = comp, \ShiftLeft0~74 , ShiftLeft0~74, L4ALU, 1
instance = comp, \ShiftLeft0~75 , ShiftLeft0~75, L4ALU, 1
instance = comp, \ShiftLeft0~76 , ShiftLeft0~76, L4ALU, 1
instance = comp, \or_[20] , or_[20], L4ALU, 1
instance = comp, \mux|Mux11~0 , mux|Mux11~0, L4ALU, 1
instance = comp, \mux|Mux11~1 , mux|Mux11~1, L4ALU, 1
instance = comp, \mux|Mux11~2 , mux|Mux11~2, L4ALU, 1
instance = comp, \mux|Mux11~5 , mux|Mux11~5, L4ALU, 1
instance = comp, \b[21]~input , b[21]~input, L4ALU, 1
instance = comp, \mux|Mux10~3 , mux|Mux10~3, L4ALU, 1
instance = comp, \mux|Mux10~4 , mux|Mux10~4, L4ALU, 1
instance = comp, \mux|Mux10~5 , mux|Mux10~5, L4ALU, 1
instance = comp, \ShiftLeft0~77 , ShiftLeft0~77, L4ALU, 1
instance = comp, \ShiftLeft0~78 , ShiftLeft0~78, L4ALU, 1
instance = comp, \ShiftLeft0~79 , ShiftLeft0~79, L4ALU, 1
instance = comp, \or_[21] , or_[21], L4ALU, 1
instance = comp, \mux|Mux10~0 , mux|Mux10~0, L4ALU, 1
instance = comp, \mux|Mux10~1 , mux|Mux10~1, L4ALU, 1
instance = comp, \mux|Mux10~2 , mux|Mux10~2, L4ALU, 1
instance = comp, \mux|Mux10~6 , mux|Mux10~6, L4ALU, 1
instance = comp, \adder|l[20].a0|co~0 , adder|l[20].a0|co~0, L4ALU, 1
instance = comp, \adder|l[21].a0|co~0 , adder|l[21].a0|co~0, L4ALU, 1
instance = comp, \b[22]~input , b[22]~input, L4ALU, 1
instance = comp, \mux|Mux9~4 , mux|Mux9~4, L4ALU, 1
instance = comp, \mux|Mux9~5 , mux|Mux9~5, L4ALU, 1
instance = comp, \ShiftLeft0~80 , ShiftLeft0~80, L4ALU, 1
instance = comp, \ShiftLeft0~81 , ShiftLeft0~81, L4ALU, 1
instance = comp, \ShiftLeft0~82 , ShiftLeft0~82, L4ALU, 1
instance = comp, \or_[22] , or_[22], L4ALU, 1
instance = comp, \mux|Mux9~0 , mux|Mux9~0, L4ALU, 1
instance = comp, \mux|Mux9~1 , mux|Mux9~1, L4ALU, 1
instance = comp, \mux|Mux9~2 , mux|Mux9~2, L4ALU, 1
instance = comp, \mux|Mux9~3 , mux|Mux9~3, L4ALU, 1
instance = comp, \b[23]~input , b[23]~input, L4ALU, 1
instance = comp, \adder|l[22].a0|co~0 , adder|l[22].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux8~6 , mux|Mux8~6, L4ALU, 1
instance = comp, \mux|Mux8~7 , mux|Mux8~7, L4ALU, 1
instance = comp, \ShiftLeft0~83 , ShiftLeft0~83, L4ALU, 1
instance = comp, \ShiftLeft0~84 , ShiftLeft0~84, L4ALU, 1
instance = comp, \ShiftLeft0~85 , ShiftLeft0~85, L4ALU, 1
instance = comp, \or_[23] , or_[23], L4ALU, 1
instance = comp, \mux|Mux8~3 , mux|Mux8~3, L4ALU, 1
instance = comp, \mux|Mux8~4 , mux|Mux8~4, L4ALU, 1
instance = comp, \mux|Mux8~5 , mux|Mux8~5, L4ALU, 1
instance = comp, \mux|Mux8~8 , mux|Mux8~8, L4ALU, 1
instance = comp, \b[24]~input , b[24]~input, L4ALU, 1
instance = comp, \or_[24] , or_[24], L4ALU, 1
instance = comp, \ShiftLeft0~86 , ShiftLeft0~86, L4ALU, 1
instance = comp, \ShiftLeft0~87 , ShiftLeft0~87, L4ALU, 1
instance = comp, \mux|Mux7~0 , mux|Mux7~0, L4ALU, 1
instance = comp, \mux|Mux7~1 , mux|Mux7~1, L4ALU, 1
instance = comp, \mux|Mux7~2 , mux|Mux7~2, L4ALU, 1
instance = comp, \adder|l[23].a0|co~0 , adder|l[23].a0|co~0, L4ALU, 1
instance = comp, \an[24] , an[24], L4ALU, 1
instance = comp, \mux|Mux7~3 , mux|Mux7~3, L4ALU, 1
instance = comp, \mux|Mux7~4 , mux|Mux7~4, L4ALU, 1
instance = comp, \mux|Mux7~5 , mux|Mux7~5, L4ALU, 1
instance = comp, \mux|Mux4~0 , mux|Mux4~0, L4ALU, 1
instance = comp, \mux|Mux7 , mux|Mux7, L4ALU, 1
instance = comp, \b[25]~input , b[25]~input, L4ALU, 1
instance = comp, \or_[25] , or_[25], L4ALU, 1
instance = comp, \mux|Mux6~3 , mux|Mux6~3, L4ALU, 1
instance = comp, \mux|Mux6~4 , mux|Mux6~4, L4ALU, 1
instance = comp, \mux|Mux6~5 , mux|Mux6~5, L4ALU, 1
instance = comp, \ShiftLeft0~88 , ShiftLeft0~88, L4ALU, 1
instance = comp, \ShiftLeft0~89 , ShiftLeft0~89, L4ALU, 1
instance = comp, \mux|Mux6~0 , mux|Mux6~0, L4ALU, 1
instance = comp, \mux|Mux6~1 , mux|Mux6~1, L4ALU, 1
instance = comp, \mux|Mux6~2 , mux|Mux6~2, L4ALU, 1
instance = comp, \mux|Mux6~6 , mux|Mux6~6, L4ALU, 1
instance = comp, \mux|Mux6 , mux|Mux6, L4ALU, 1
instance = comp, \b[26]~input , b[26]~input, L4ALU, 1
instance = comp, \mux|Mux5~4 , mux|Mux5~4, L4ALU, 1
instance = comp, \adder|l[24].a0|co~0 , adder|l[24].a0|co~0, L4ALU, 1
instance = comp, \adder|l[25].a0|co~0 , adder|l[25].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux5~5 , mux|Mux5~5, L4ALU, 1
instance = comp, \ShiftLeft0~90 , ShiftLeft0~90, L4ALU, 1
instance = comp, \ShiftLeft0~91 , ShiftLeft0~91, L4ALU, 1
instance = comp, \ShiftLeft0~92 , ShiftLeft0~92, L4ALU, 1
instance = comp, \mux|Mux5~0 , mux|Mux5~0, L4ALU, 1
instance = comp, \mux|Mux5~1 , mux|Mux5~1, L4ALU, 1
instance = comp, \mux|Mux5~2 , mux|Mux5~2, L4ALU, 1
instance = comp, \mux|Mux5~3 , mux|Mux5~3, L4ALU, 1
instance = comp, \or_[26] , or_[26], L4ALU, 1
instance = comp, \mux|Mux5 , mux|Mux5, L4ALU, 1
instance = comp, \b[27]~input , b[27]~input, L4ALU, 1
instance = comp, \or_[27] , or_[27], L4ALU, 1
instance = comp, \ShiftLeft0~93 , ShiftLeft0~93, L4ALU, 1
instance = comp, \ShiftLeft0~94 , ShiftLeft0~94, L4ALU, 1
instance = comp, \ShiftLeft0~95 , ShiftLeft0~95, L4ALU, 1
instance = comp, \mux|Mux4~1 , mux|Mux4~1, L4ALU, 1
instance = comp, \mux|Mux4~2 , mux|Mux4~2, L4ALU, 1
instance = comp, \mux|Mux4~3 , mux|Mux4~3, L4ALU, 1
instance = comp, \adder|l[26].a0|co~0 , adder|l[26].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux4~4 , mux|Mux4~4, L4ALU, 1
instance = comp, \mux|Mux4~5 , mux|Mux4~5, L4ALU, 1
instance = comp, \mux|Mux4~6 , mux|Mux4~6, L4ALU, 1
instance = comp, \mux|Mux4 , mux|Mux4, L4ALU, 1
instance = comp, \mux|Mux3~6 , mux|Mux3~6, L4ALU, 1
instance = comp, \ShiftLeft0~96 , ShiftLeft0~96, L4ALU, 1
instance = comp, \mux|Mux3~0 , mux|Mux3~0, L4ALU, 1
instance = comp, \mux|Mux3~1 , mux|Mux3~1, L4ALU, 1
instance = comp, \mux|Mux3~2 , mux|Mux3~2, L4ALU, 1
instance = comp, \mux|Mux3~3 , mux|Mux3~3, L4ALU, 1
instance = comp, \b[28]~input , b[28]~input, L4ALU, 1
instance = comp, \or_[28] , or_[28], L4ALU, 1
instance = comp, \mux|Mux3~4 , mux|Mux3~4, L4ALU, 1
instance = comp, \mux|Mux3~5 , mux|Mux3~5, L4ALU, 1
instance = comp, \adder|l[28].a0|s~0 , adder|l[28].a0|s~0, L4ALU, 1
instance = comp, \adder|l[28].a0|s , adder|l[28].a0|s, L4ALU, 1
instance = comp, \an[28] , an[28], L4ALU, 1
instance = comp, \mux|Mux3~7 , mux|Mux3~7, L4ALU, 1
instance = comp, \mux|Mux3~8 , mux|Mux3~8, L4ALU, 1
instance = comp, \mux|Mux3~9 , mux|Mux3~9, L4ALU, 1
instance = comp, \ShiftLeft0~97 , ShiftLeft0~97, L4ALU, 1
instance = comp, \mux|Mux2~2 , mux|Mux2~2, L4ALU, 1
instance = comp, \mux|Mux2~3 , mux|Mux2~3, L4ALU, 1
instance = comp, \b[29]~input , b[29]~input, L4ALU, 1
instance = comp, \or_[29] , or_[29], L4ALU, 1
instance = comp, \mux|Mux2~4 , mux|Mux2~4, L4ALU, 1
instance = comp, \mux|Mux2~5 , mux|Mux2~5, L4ALU, 1
instance = comp, \adder|l[28].a0|co~0 , adder|l[28].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux2~6 , mux|Mux2~6, L4ALU, 1
instance = comp, \mux|Mux2~8 , mux|Mux2~8, L4ALU, 1
instance = comp, \mux|Mux2~7 , mux|Mux2~7, L4ALU, 1
instance = comp, \b[30]~input , b[30]~input, L4ALU, 1
instance = comp, \or_[30] , or_[30], L4ALU, 1
instance = comp, \mux|Mux1~2 , mux|Mux1~2, L4ALU, 1
instance = comp, \mux|Mux0~0 , mux|Mux0~0, L4ALU, 1
instance = comp, \mux|Mux1~0 , mux|Mux1~0, L4ALU, 1
instance = comp, \mux|Mux1~1 , mux|Mux1~1, L4ALU, 1
instance = comp, \mux|Mux1~3 , mux|Mux1~3, L4ALU, 1
instance = comp, \mux|Mux1~4 , mux|Mux1~4, L4ALU, 1
instance = comp, \mux|Mux1~6 , mux|Mux1~6, L4ALU, 1
instance = comp, \adder|l[29].a0|co~0 , adder|l[29].a0|co~0, L4ALU, 1
instance = comp, \mux|Mux1~7 , mux|Mux1~7, L4ALU, 1
instance = comp, \mux|Mux1~5 , mux|Mux1~5, L4ALU, 1
instance = comp, \b[31]~input , b[31]~input, L4ALU, 1
instance = comp, \or_[31] , or_[31], L4ALU, 1
instance = comp, \mux|Mux0~3 , mux|Mux0~3, L4ALU, 1
instance = comp, \mux|Mux0~1 , mux|Mux0~1, L4ALU, 1
instance = comp, \mux|Mux0~2 , mux|Mux0~2, L4ALU, 1
instance = comp, \mux|Mux0~4 , mux|Mux0~4, L4ALU, 1
instance = comp, \mux|Mux0~5 , mux|Mux0~5, L4ALU, 1
instance = comp, \adder|l[30].a0|co~8 , adder|l[30].a0|co~8, L4ALU, 1
instance = comp, \mux|Mux0~6 , mux|Mux0~6, L4ALU, 1
instance = comp, \mux|Mux0~7 , mux|Mux0~7, L4ALU, 1
instance = comp, \mux|Mux0~8 , mux|Mux0~8, L4ALU, 1
instance = comp, \Equal0~0 , Equal0~0, L4ALU, 1
instance = comp, \Equal0~1 , Equal0~1, L4ALU, 1
instance = comp, \Equal0~5 , Equal0~5, L4ALU, 1
instance = comp, \Equal0~4 , Equal0~4, L4ALU, 1
instance = comp, \Equal0~6 , Equal0~6, L4ALU, 1
instance = comp, \Equal0~3 , Equal0~3, L4ALU, 1
instance = comp, \Equal0~7 , Equal0~7, L4ALU, 1
instance = comp, \Equal0~2 , Equal0~2, L4ALU, 1
instance = comp, \Equal0~8 , Equal0~8, L4ALU, 1
instance = comp, \Equal0~9 , Equal0~9, L4ALU, 1
instance = comp, \Equal0~10 , Equal0~10, L4ALU, 1
instance = comp, \adder|l[31].a0|co~0 , adder|l[31].a0|co~0, L4ALU, 1
instance = comp, \status~0 , status~0, L4ALU, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, L4ALU, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, L4ALU, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, L4ALU, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
