INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aditya/vivado_projects/freq_dividers/freq_dividers.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aditya/vivado_projects/freq_dividers/freq_dividers.srcs/sim_1/new/dff_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
