\doxysection{stm32f4xx\+\_\+ll\+\_\+fmc.\+h}
\hypertarget{stm32f4xx__ll__fmc_8h_source}{}\label{stm32f4xx__ll__fmc_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_fmc.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_fmc.h}}
\mbox{\hyperlink{stm32f4xx__ll__fmc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_LL\_FMC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_LL\_FMC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00041}00041\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00042}00042\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00043}00043\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NORSRAM\_BANK(\_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FMC\_NORSRAM\_BANK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00044}00044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FMC\_NORSRAM\_BANK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00045}00045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FMC\_NORSRAM\_BANK3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00046}00046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FMC\_NORSRAM\_BANK4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00047}00047\ \textcolor{preprocessor}{\#define\ IS\_FMC\_MUX(\_\_MUX\_\_)\ (((\_\_MUX\_\_)\ ==\ FMC\_DATA\_ADDRESS\_MUX\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00048}00048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MUX\_\_)\ ==\ FMC\_DATA\_ADDRESS\_MUX\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00049}00049\ \textcolor{preprocessor}{\#define\ IS\_FMC\_MEMORY(\_\_MEMORY\_\_)\ (((\_\_MEMORY\_\_)\ ==\ FMC\_MEMORY\_TYPE\_SRAM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00050}00050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MEMORY\_\_)\ ==\ FMC\_MEMORY\_TYPE\_PSRAM)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00051}00051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MEMORY\_\_)\ ==\ FMC\_MEMORY\_TYPE\_NOR))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00052}00052\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NORSRAM\_MEMORY\_WIDTH(\_\_WIDTH\_\_)\ (((\_\_WIDTH\_\_)\ ==\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00053}00053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00054}00054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00055}00055\ \textcolor{preprocessor}{\#define\ IS\_FMC\_PAGESIZE(\_\_SIZE\_\_)\ (((\_\_SIZE\_\_)\ ==\ FMC\_PAGE\_SIZE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00056}00056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_PAGE\_SIZE\_128)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00057}00057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_PAGE\_SIZE\_256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00058}00058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_PAGE\_SIZE\_512)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00059}00059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_PAGE\_SIZE\_1024))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00060}00060\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00061}00061\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRITE\_FIFO(\_\_FIFO\_\_)\ (((\_\_FIFO\_\_)\ ==\ FMC\_WRITE\_FIFO\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00062}00062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FIFO\_\_)\ ==\ FMC\_WRITE\_FIFO\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00063}00063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00064}00064\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ACCESS\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ FMC\_ACCESS\_MODE\_A)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00065}00065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_ACCESS\_MODE\_B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00066}00066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_ACCESS\_MODE\_C)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00067}00067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_ACCESS\_MODE\_D))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00068}00068\ \textcolor{preprocessor}{\#define\ IS\_FMC\_BURSTMODE(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ FMC\_BURST\_ACCESS\_MODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00069}00069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ FMC\_BURST\_ACCESS\_MODE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00070}00070\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WAIT\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ FMC\_WAIT\_SIGNAL\_POLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00071}00071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ FMC\_WAIT\_SIGNAL\_POLARITY\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00072}00072\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRAP\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ FMC\_WRAP\_MODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00073}00073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_WRAP\_MODE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00074}00074\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WAIT\_SIGNAL\_ACTIVE(\_\_ACTIVE\_\_)\ (((\_\_ACTIVE\_\_)\ ==\ FMC\_WAIT\_TIMING\_BEFORE\_WS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00075}00075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ACTIVE\_\_)\ ==\ FMC\_WAIT\_TIMING\_DURING\_WS))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00076}00076\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRITE\_OPERATION(\_\_OPERATION\_\_)\ (((\_\_OPERATION\_\_)\ ==\ FMC\_WRITE\_OPERATION\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00077}00077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_OPERATION\_\_)\ ==\ FMC\_WRITE\_OPERATION\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00078}00078\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WAITE\_SIGNAL(\_\_SIGNAL\_\_)\ (((\_\_SIGNAL\_\_)\ ==\ FMC\_WAIT\_SIGNAL\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00079}00079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIGNAL\_\_)\ ==\ FMC\_WAIT\_SIGNAL\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00080}00080\ \textcolor{preprocessor}{\#define\ IS\_FMC\_EXTENDED\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ FMC\_EXTENDED\_MODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00081}00081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_EXTENDED\_MODE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00082}00082\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ASYNWAIT(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ FMC\_ASYNCHRONOUS\_WAIT\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00083}00083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ FMC\_ASYNCHRONOUS\_WAIT\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00084}00084\ \textcolor{preprocessor}{\#define\ IS\_FMC\_DATA\_LATENCY(\_\_LATENCY\_\_)\ (((\_\_LATENCY\_\_)\ >\ 1U)\ \&\&\ ((\_\_LATENCY\_\_)\ <=\ 17U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00085}00085\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRITE\_BURST(\_\_BURST\_\_)\ (((\_\_BURST\_\_)\ ==\ FMC\_WRITE\_BURST\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00086}00086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BURST\_\_)\ ==\ FMC\_WRITE\_BURST\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00087}00087\ \textcolor{preprocessor}{\#define\ IS\_FMC\_CONTINOUS\_CLOCK(\_\_CCLOCK\_\_)\ (((\_\_CCLOCK\_\_)\ ==\ FMC\_CONTINUOUS\_CLOCK\_SYNC\_ONLY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CCLOCK\_\_)\ ==\ FMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00089}00089\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ADDRESS\_SETUP\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 15U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00090}00090\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ADDRESS\_HOLD\_TIME(\_\_TIME\_\_)\ (((\_\_TIME\_\_)\ >\ 0U)\ \&\&\ ((\_\_TIME\_\_)\ <=\ 15U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00091}00091\ \textcolor{preprocessor}{\#define\ IS\_FMC\_DATASETUP\_TIME(\_\_TIME\_\_)\ (((\_\_TIME\_\_)\ >\ 0U)\ \&\&\ ((\_\_TIME\_\_)\ <=\ 255U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00092}00092\ \textcolor{preprocessor}{\#define\ IS\_FMC\_DATAHOLD\_DURATION(\_\_DATAHOLD\_\_)\ ((\_\_DATAHOLD\_\_)\ <=\ 3U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00093}00093\ \textcolor{preprocessor}{\#define\ IS\_FMC\_TURNAROUND\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 15U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00094}00094\ \textcolor{preprocessor}{\#define\ IS\_FMC\_CLK\_DIV(\_\_DIV\_\_)\ (((\_\_DIV\_\_)\ >\ 1U)\ \&\&\ ((\_\_DIV\_\_)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00095}00095\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NORSRAM\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMC\_NORSRAM\_DEVICE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00096}00096\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NORSRAM\_EXTENDED\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMC\_NORSRAM\_EXTENDED\_DEVICE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00098}00098\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00099}00099\ \textcolor{preprocessor}{\#if\ \ (defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00101}00101\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00102}00102\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NAND\_BANK(\_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00103}00103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00104}00104\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00105}00105\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NAND\_BANK(\_\_BANK\_\_)\ ((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00106}00106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00107}00107\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WAIT\_FEATURE(\_\_FEATURE\_\_)\ (((\_\_FEATURE\_\_)\ ==\ FMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00108}00108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FEATURE\_\_)\ ==\ FMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00109}00109\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NAND\_MEMORY\_WIDTH(\_\_WIDTH\_\_)\ (((\_\_WIDTH\_\_)\ ==\ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00110}00110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00111}00111\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ECC\_STATE(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ FMC\_NAND\_ECC\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00112}00112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ FMC\_NAND\_ECC\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00113}00113\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00114}00114\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ECCPAGE\_SIZE(\_\_SIZE\_\_)\ (((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_256BYTE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00115}00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_512BYTE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00116}00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_1024BYTE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00117}00117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_2048BYTE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00118}00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_4096BYTE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00119}00119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_8192BYTE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00120}00120\ \textcolor{preprocessor}{\#define\ IS\_FMC\_TCLR\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 255U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00121}00121\ \textcolor{preprocessor}{\#define\ IS\_FMC\_TAR\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 255U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00122}00122\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SETUP\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WAIT\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00124}00124\ \textcolor{preprocessor}{\#define\ IS\_FMC\_HOLD\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00125}00125\ \textcolor{preprocessor}{\#define\ IS\_FMC\_HIZ\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00126}00126\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NAND\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMC\_NAND\_DEVICE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00128}00128\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00129}00129\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00130}00130\ \textcolor{preprocessor}{\#define\ IS\_FMC\_PCCARD\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMC\_PCCARD\_DEVICE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00132}00132\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00133}00133\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00134}00134\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00135}00135\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SDMEMORY\_WIDTH(\_\_WIDTH\_\_)\ (((\_\_WIDTH\_\_)\ ==\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00136}00136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00137}00137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_32))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00138}00138\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRITE\_PROTECTION(\_\_WRITE\_\_)\ (((\_\_WRITE\_\_)\ ==\ FMC\_SDRAM\_WRITE\_PROTECTION\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00139}00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WRITE\_\_)\ ==\ FMC\_SDRAM\_WRITE\_PROTECTION\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00140}00140\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SDCLOCK\_PERIOD(\_\_PERIOD\_\_)\ (((\_\_PERIOD\_\_)\ ==\ FMC\_SDRAM\_CLOCK\_DISABLE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PERIOD\_\_)\ ==\ FMC\_SDRAM\_CLOCK\_PERIOD\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00142}00142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PERIOD\_\_)\ ==\ FMC\_SDRAM\_CLOCK\_PERIOD\_3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00143}00143\ \textcolor{preprocessor}{\#define\ IS\_FMC\_READ\_BURST(\_\_RBURST\_\_)\ (((\_\_RBURST\_\_)\ ==\ FMC\_SDRAM\_RBURST\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00144}00144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RBURST\_\_)\ ==\ FMC\_SDRAM\_RBURST\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00145}00145\ \textcolor{preprocessor}{\#define\ IS\_FMC\_READPIPE\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ ==\ FMC\_SDRAM\_RPIPE\_DELAY\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DELAY\_\_)\ ==\ FMC\_SDRAM\_RPIPE\_DELAY\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DELAY\_\_)\ ==\ FMC\_SDRAM\_RPIPE\_DELAY\_2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00148}00148\ \textcolor{preprocessor}{\#define\ IS\_FMC\_COMMAND\_MODE(\_\_COMMAND\_\_)\ (((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_NORMAL\_MODE)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00149}00149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_CLK\_ENABLE)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00150}00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_PALL)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00151}00151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_AUTOREFRESH\_MODE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00152}00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_LOAD\_MODE)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_SELFREFRESH\_MODE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00154}00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_POWERDOWN\_MODE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00155}00155\ \textcolor{preprocessor}{\#define\ IS\_FMC\_COMMAND\_TARGET(\_\_TARGET\_\_)\ (((\_\_TARGET\_\_)\ ==\ FMC\_SDRAM\_CMD\_TARGET\_BANK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00156}00156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TARGET\_\_)\ ==\ FMC\_SDRAM\_CMD\_TARGET\_BANK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00157}00157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TARGET\_\_)\ ==\ FMC\_SDRAM\_CMD\_TARGET\_BANK1\_2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00158}00158\ \textcolor{preprocessor}{\#define\ IS\_FMC\_LOADTOACTIVE\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ >\ 0U)\ \&\&\ ((\_\_DELAY\_\_)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00159}00159\ \textcolor{preprocessor}{\#define\ IS\_FMC\_EXITSELFREFRESH\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ >\ 0U)\ \&\&\ ((\_\_DELAY\_\_)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00160}00160\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SELFREFRESH\_TIME(\_\_TIME\_\_)\ (((\_\_TIME\_\_)\ >\ 0U)\ \&\&\ ((\_\_TIME\_\_)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00161}00161\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ROWCYCLE\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ >\ 0U)\ \&\&\ ((\_\_DELAY\_\_)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00162}00162\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRITE\_RECOVERY\_TIME(\_\_TIME\_\_)\ (((\_\_TIME\_\_)\ >\ 0U)\ \&\&\ ((\_\_TIME\_\_)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00163}00163\ \textcolor{preprocessor}{\#define\ IS\_FMC\_RP\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ >\ 0U)\ \&\&\ ((\_\_DELAY\_\_)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00164}00164\ \textcolor{preprocessor}{\#define\ IS\_FMC\_RCD\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ >\ 0U)\ \&\&\ ((\_\_DELAY\_\_)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00165}00165\ \textcolor{preprocessor}{\#define\ IS\_FMC\_AUTOREFRESH\_NUMBER(\_\_NUMBER\_\_)\ (((\_\_NUMBER\_\_)\ >\ 0U)\ \&\&\ ((\_\_NUMBER\_\_)\ <=\ 15U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00166}00166\ \textcolor{preprocessor}{\#define\ IS\_FMC\_MODE\_REGISTER(\_\_CONTENT\_\_)\ ((\_\_CONTENT\_\_)\ <=\ 8191U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00167}00167\ \textcolor{preprocessor}{\#define\ IS\_FMC\_REFRESH\_RATE(\_\_RATE\_\_)\ ((\_\_RATE\_\_)\ <=\ 8191U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00168}00168\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SDRAM\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMC\_SDRAM\_DEVICE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00169}00169\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SDRAM\_BANK(\_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FMC\_SDRAM\_BANK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00170}00170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FMC\_SDRAM\_BANK2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00171}00171\ \textcolor{preprocessor}{\#define\ IS\_FMC\_COLUMNBITS\_NUMBER(\_\_COLUMN\_\_)\ (((\_\_COLUMN\_\_)\ ==\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00172}00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COLUMN\_\_)\ ==\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00173}00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COLUMN\_\_)\ ==\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00174}00174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COLUMN\_\_)\ ==\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_11))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00175}00175\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ROWBITS\_NUMBER(\_\_ROW\_\_)\ (((\_\_ROW\_\_)\ ==\ FMC\_SDRAM\_ROW\_BITS\_NUM\_11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00176}00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ROW\_\_)\ ==\ FMC\_SDRAM\_ROW\_BITS\_NUM\_12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00177}00177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ROW\_\_)\ ==\ FMC\_SDRAM\_ROW\_BITS\_NUM\_13))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00178}00178\ \textcolor{preprocessor}{\#define\ IS\_FMC\_INTERNALBANK\_NUMBER(\_\_NUMBER\_\_)\ (((\_\_NUMBER\_\_)\ ==\ FMC\_SDRAM\_INTERN\_BANKS\_NUM\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00179}00179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_NUMBER\_\_)\ ==\ FMC\_SDRAM\_INTERN\_BANKS\_NUM\_4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00180}00180\ \textcolor{preprocessor}{\#define\ IS\_FMC\_CAS\_LATENCY(\_\_LATENCY\_\_)\ (((\_\_LATENCY\_\_)\ ==\ FMC\_SDRAM\_CAS\_LATENCY\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00181}00181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LATENCY\_\_)\ ==\ FMC\_SDRAM\_CAS\_LATENCY\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00182}00182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LATENCY\_\_)\ ==\ FMC\_SDRAM\_CAS\_LATENCY\_3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00183}00183\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00184}00184\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00190}00190\ \textcolor{comment}{/*\ Exported\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00191}00191\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00196}00196\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00197}00197\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank1\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_EXTENDED\_TypeDef\ \ \ FMC\_Bank1E\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00199}00199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00200}00200\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00201}00201\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank2\_3\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00202}00202\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00203}\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{00203}}\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank3\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00204}00204\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00205}00205\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00206}00206\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank4\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00207}00207\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00208}00208\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00209}00209\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank5\_6\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00210}00210\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00211}00211\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00212}00212\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00213}00213\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00214}00214\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_EXTENDED\_DEVICE\ \ \ \ FMC\_Bank1E}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00215}00215\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00216}00216\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00217}00217\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank2\_3}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00218}00218\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00219}\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga5cff4bb2c897afc003cc45726e1e959f}{00219}}\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank3}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00220}00220\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00221}00221\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00222}00222\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank4}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00223}00223\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00224}00224\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00225}00225\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank5\_6}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00226}00226\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00228}00228\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00232}00232\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00233}00233\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00234}00234\ \ \ uint32\_t\ NSBank;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00236}00236\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00237}00237\ \ \ uint32\_t\ DataAddressMux;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00240}00240\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00241}00241\ \ \ uint32\_t\ MemoryType;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00244}00244\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00245}00245\ \ \ uint32\_t\ MemoryDataWidth;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00247}00247\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00248}00248\ \ \ uint32\_t\ BurstAccessMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00252}00252\ \ \ uint32\_t\ WaitSignalPolarity;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00256}00256\ \ \ uint32\_t\ WrapMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00260}00260\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00261}00261\ \ \ uint32\_t\ WaitSignalActive;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00265}00265\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00266}00266\ \ \ uint32\_t\ WriteOperation;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00270}00270\ \ \ uint32\_t\ WaitSignal;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00273}00273\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00274}00274\ \ \ uint32\_t\ ExtendedMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00276}00276\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00277}00277\ \ \ uint32\_t\ AsynchronousWait;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00280}00280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00281}00281\ \ \ uint32\_t\ WriteBurst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00284}00284\ \ \ uint32\_t\ ContinuousClock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00288}00288\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00289}00289\ \ \ uint32\_t\ WriteFifo;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00294}00294\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00295}00295\ \ \ uint32\_t\ PageSize;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00297}00297\ \}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gad529724fc3960dd8414ada02caa065b2}{FMC\_NORSRAM\_InitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00298}00298\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00302}00302\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00303}00303\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00304}00304\ \ \ uint32\_t\ AddressSetupTime;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00308}00308\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00309}00309\ \ \ uint32\_t\ AddressHoldTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00313}00313\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00314}00314\ \ \ uint32\_t\ DataSetupTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00319}00319\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00320}00320\ \ \ uint32\_t\ BusTurnAroundDuration;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00324}00324\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00325}00325\ \ \ uint32\_t\ CLKDivision;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00330}00330\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00331}00331\ \ \ uint32\_t\ DataLatency;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00338}00338\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00339}00339\ \ \ uint32\_t\ AccessMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00341}00341\ \}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga11bfe33266edbe384abe8942a1c9eaaf}{FMC\_NORSRAM\_TimingTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00342}00342\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00344}00344\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00348}00348\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00349}00349\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00350}00350\ \ \ uint32\_t\ NandBank;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00352}00352\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00353}00353\ \ \ uint32\_t\ Waitfeature;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00355}00355\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00356}00356\ \ \ uint32\_t\ MemoryDataWidth;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00358}00358\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00359}00359\ \ \ uint32\_t\ EccComputation;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00361}00361\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00362}00362\ \ \ uint32\_t\ ECCPageSize;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00364}00364\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00365}00365\ \ \ uint32\_t\ TCLRSetupTime;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00368}00368\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00369}00369\ \ \ uint32\_t\ TARSetupTime;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00372}00372\ \}\ FMC\_NAND\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00373}00373\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00374}00374\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00375}00375\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)\ ||\ defined(FMC\_Bank4)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00379}00379\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00380}00380\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00381}00381\ \ \ uint32\_t\ SetupTime;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00386}00386\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00387}00387\ \ \ uint32\_t\ WaitSetupTime;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00392}00392\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00393}00393\ \ \ uint32\_t\ HoldSetupTime;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00399}00399\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00400}00400\ \ \ uint32\_t\ HiZSetupTime;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00405}00405\ \}\ FMC\_NAND\_PCC\_TimingTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00406}00406\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00408}00408\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00412}00412\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00413}00413\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00414}00414\ \ \ uint32\_t\ Waitfeature;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00416}00416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00417}00417\ \ \ uint32\_t\ TCLRSetupTime;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00420}00420\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00421}00421\ \ \ uint32\_t\ TARSetupTime;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00424}00424\ \}\ FMC\_PCCARD\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00425}00425\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00426}00426\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00427}00427\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00431}00431\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00432}00432\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00433}00433\ \ \ uint32\_t\ SDBank;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00435}00435\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00436}00436\ \ \ uint32\_t\ ColumnBitsNumber;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00438}00438\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00439}00439\ \ \ uint32\_t\ RowBitsNumber;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00441}00441\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00442}00442\ \ \ uint32\_t\ MemoryDataWidth;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00444}00444\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00445}00445\ \ \ uint32\_t\ InternalBankNumber;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00447}00447\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00448}00448\ \ \ uint32\_t\ CASLatency;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00450}00450\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00451}00451\ \ \ uint32\_t\ WriteProtection;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00453}00453\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00454}00454\ \ \ uint32\_t\ SDClockPeriod;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00457}00457\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00458}00458\ \ \ uint32\_t\ ReadBurst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00461}00461\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00462}00462\ \ \ uint32\_t\ ReadPipeDelay;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00464}00464\ \}\ FMC\_SDRAM\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00465}00465\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00469}00469\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00470}00470\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00471}00471\ \ \ uint32\_t\ LoadToActiveDelay;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00474}00474\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00475}00475\ \ \ uint32\_t\ ExitSelfRefreshDelay;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00478}00478\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00479}00479\ \ \ uint32\_t\ SelfRefreshTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00482}00482\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00483}00483\ \ \ uint32\_t\ RowCycleDelay;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00487}00487\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00488}00488\ \ \ uint32\_t\ WriteRecoveryTime;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00490}00490\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00491}00491\ \ \ uint32\_t\ RPDelay;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00494}00494\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00495}00495\ \ \ uint32\_t\ RCDDelay;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00498}00498\ \}\ FMC\_SDRAM\_TimingTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00499}00499\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00503}00503\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00504}00504\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00505}00505\ \ \ uint32\_t\ CommandMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00507}00507\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00508}00508\ \ \ uint32\_t\ CommandTarget;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00510}00510\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00511}00511\ \ \ uint32\_t\ AutoRefreshNumber;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00514}00514\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00515}00515\ \ \ uint32\_t\ ModeRegisterDefinition;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00516}00516\ \}\ FMC\_SDRAM\_CommandTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00517}00517\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00521}00521\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00522}00522\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00526}00526\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00527}00527\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00531}00531\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00535}00535\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00536}00536\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00537}00537\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00538}00538\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00542}00542\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00546}00546\ \textcolor{preprocessor}{\#define\ FMC\_DATA\_ADDRESS\_MUX\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00547}00547\ \textcolor{preprocessor}{\#define\ FMC\_DATA\_ADDRESS\_MUX\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00551}00551\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00555}00555\ \textcolor{preprocessor}{\#define\ FMC\_MEMORY\_TYPE\_SRAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00556}00556\ \textcolor{preprocessor}{\#define\ FMC\_MEMORY\_TYPE\_PSRAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00557}00557\ \textcolor{preprocessor}{\#define\ FMC\_MEMORY\_TYPE\_NOR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00561}00561\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00565}00565\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00566}00566\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00567}00567\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32\ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00571}00571\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00575}00575\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_FLASH\_ACCESS\_ENABLE\ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00576}00576\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_FLASH\_ACCESS\_DISABLE\ \ \ \ \ \ \ \ (0x00000000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00580}00580\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00584}00584\ \textcolor{preprocessor}{\#define\ FMC\_BURST\_ACCESS\_MODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00585}00585\ \textcolor{preprocessor}{\#define\ FMC\_BURST\_ACCESS\_MODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00589}00589\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00593}00593\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_SIGNAL\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00594}00594\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_SIGNAL\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00598}00598\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00603}00603\ \textcolor{preprocessor}{\#define\ FMC\_WRAP\_MODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00604}00604\ \textcolor{preprocessor}{\#define\ FMC\_WRAP\_MODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00608}00608\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00612}00612\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_TIMING\_BEFORE\_WS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00613}00613\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_TIMING\_DURING\_WS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00617}00617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00621}00621\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_OPERATION\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00622}00622\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_OPERATION\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00626}00626\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00630}00630\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_SIGNAL\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00631}00631\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_SIGNAL\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00635}00635\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00639}00639\ \textcolor{preprocessor}{\#define\ FMC\_EXTENDED\_MODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00640}00640\ \textcolor{preprocessor}{\#define\ FMC\_EXTENDED\_MODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00644}00644\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00648}00648\ \textcolor{preprocessor}{\#define\ FMC\_ASYNCHRONOUS\_WAIT\_DISABLE\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00649}00649\ \textcolor{preprocessor}{\#define\ FMC\_ASYNCHRONOUS\_WAIT\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00653}00653\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00657}00657\ \textcolor{preprocessor}{\#define\ FMC\_PAGE\_SIZE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00658}00658\ \textcolor{preprocessor}{\#define\ FMC\_PAGE\_SIZE\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_CPSIZE\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00659}00659\ \textcolor{preprocessor}{\#define\ FMC\_PAGE\_SIZE\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_CPSIZE\_1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00660}00660\ \textcolor{preprocessor}{\#define\ FMC\_PAGE\_SIZE\_512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (FMC\_BCR1\_CPSIZE\_0\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00661}00661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ FMC\_BCR1\_CPSIZE\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00662}00662\ \textcolor{preprocessor}{\#define\ FMC\_PAGE\_SIZE\_1024\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_CPSIZE\_2}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00670}00670\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_BURST\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00671}00671\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_BURST\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00080000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00675}00675\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00679}00679\ \textcolor{preprocessor}{\#define\ FMC\_CONTINUOUS\_CLOCK\_SYNC\_ONLY\ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00680}00680\ \textcolor{preprocessor}{\#define\ FMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC\ \ \ \ \ \ \ \ \ (0x00100000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00684}00684\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00685}00685\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WFDIS)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00690}00690\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_FIFO\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_WFDIS}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00691}00691\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_FIFO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00692}00692\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00696}00696\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00700}00700\ \textcolor{preprocessor}{\#define\ FMC\_ACCESS\_MODE\_A\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00701}00701\ \textcolor{preprocessor}{\#define\ FMC\_ACCESS\_MODE\_B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00702}00702\ \textcolor{preprocessor}{\#define\ FMC\_ACCESS\_MODE\_C\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00703}00703\ \textcolor{preprocessor}{\#define\ FMC\_ACCESS\_MODE\_D\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x30000000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00707}00707\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00711}00711\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00712}00712\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00713}00713\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)\ ||\ defined(FMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00714}00714\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00721}00721\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00722}00722\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00723}00723\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00724}00724\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_BANK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00728}00728\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00732}00732\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00733}00733\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE\ \ \ \ \ \ \ \ (0x00000002U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00737}00737\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00741}00741\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00742}00742\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_MEMORY\_TYPE\_PCCARD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00743}00743\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00744}00744\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_MEMORY\_TYPE\_NAND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00748}00748\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00752}00752\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00753}00753\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00757}00757\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00761}00761\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00762}00762\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00766}00766\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00770}00770\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_256BYTE\ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00771}00771\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_512BYTE\ \ \ \ \ \ \ \ \ \ (0x00020000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00772}00772\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_1024BYTE\ \ \ \ \ \ \ \ \ (0x00040000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00773}00773\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_2048BYTE\ \ \ \ \ \ \ \ \ (0x00060000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00774}00774\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_4096BYTE\ \ \ \ \ \ \ \ \ (0x00080000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00775}00775\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_8192BYTE\ \ \ \ \ \ \ \ \ (0x000A0000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00779}00779\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00783}00783\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ ||\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00784}00784\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00785}00785\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00792}00792\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_BANK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00793}00793\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00797}00797\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00801}00801\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00802}00802\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00803}00803\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_10\ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00804}00804\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_11\ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00808}00808\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00812}00812\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_ROW\_BITS\_NUM\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00813}00813\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_ROW\_BITS\_NUM\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00814}00814\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_ROW\_BITS\_NUM\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00818}00818\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00822}00822\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00823}00823\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00824}00824\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00828}00828\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00832}00832\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_INTERN\_BANKS\_NUM\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00833}00833\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_INTERN\_BANKS\_NUM\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00837}00837\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00841}00841\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CAS\_LATENCY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00842}00842\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CAS\_LATENCY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00843}00843\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CAS\_LATENCY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000180U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00847}00847\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00851}00851\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_WRITE\_PROTECTION\_DISABLE\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00852}00852\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_WRITE\_PROTECTION\_ENABLE\ \ \ \ \ \ \ (0x00000200U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00856}00856\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00860}00860\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CLOCK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00861}00861\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CLOCK\_PERIOD\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00862}00862\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CLOCK\_PERIOD\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000C00U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00866}00866\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00870}00870\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_RBURST\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00871}00871\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_RBURST\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00875}00875\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00879}00879\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_RPIPE\_DELAY\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00880}00880\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_RPIPE\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_RPIPE\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00885}00885\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00889}00889\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_NORMAL\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00890}00890\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00891}00891\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_PALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00892}00892\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_AUTOREFRESH\_MODE\ \ \ \ \ \ \ \ \ \ (0x00000003U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00893}00893\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_LOAD\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00894}00894\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_SELFREFRESH\_MODE\ \ \ \ \ \ \ \ \ \ (0x00000005U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00895}00895\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_POWERDOWN\_MODE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00899}00899\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00903}00903\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_TARGET\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCMR\_CTB2}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00904}00904\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_TARGET\_BANK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCMR\_CTB1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00905}00905\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_TARGET\_BANK1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00000018U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00909}00909\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00913}00913\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_NORMAL\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00914}00914\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_SELF\_REFRESH\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDSR\_MODES1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00915}00915\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_POWER\_DOWN\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDSR\_MODES1\_1}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00919}00919\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00923}00923\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00924}00924\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00925}00925\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00929}00929\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)\ ||\ defined(FMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00930}00930\ \textcolor{preprocessor}{\#define\ FMC\_IT\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00931}00931\ \textcolor{preprocessor}{\#define\ FMC\_IT\_LEVEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00932}00932\ \textcolor{preprocessor}{\#define\ FMC\_IT\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00933}00933\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ ||\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00934}00934\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00935}00935\ \textcolor{preprocessor}{\#define\ FMC\_IT\_REFRESH\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00936}00936\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00940}00940\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00944}00944\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)\ ||\ defined(FMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00945}00945\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00946}00946\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_LEVEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00947}00947\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00948}00948\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_FEMPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00949}00949\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ ||\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00950}00950\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00951}00951\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_FLAG\_REFRESH\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDSR\_RE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00952}00952\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_FLAG\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDSR\_BUSY}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00953}00953\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_FLAG\_REFRESH\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDRTR\_CRE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00954}00954\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00958}00958\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00962}00962\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00966}00966\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00967}00967\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00971}00971\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00976}00976\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00983}00983\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NORSRAM\_ENABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>BTCR[(\_\_BANK\_\_)]\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00984}00984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |=\ FMC\_BCR1\_MBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00985}00985\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00992}00992\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NORSRAM\_DISABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ ((\_\_INSTANCE\_\_)-\/>BTCR[(\_\_BANK\_\_)]\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00993}00993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&=\ \string~FMC\_BCR1\_MBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00994}00994\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00998}00998\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l00999}00999\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01000}01000\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01005}01005\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01012}01012\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01013}01013\ \textcolor{preprocessor}{\#if\ defined\ (FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01014}01014\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE(\_\_INSTANCE\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>PCR\ |=\ FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01015}01015\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01016}01016\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)\ ?\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01017}01017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>PCR2\ |=\ FMC\_PCR2\_PBKEN)\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01018}01018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>PCR3\ |=\ FMC\_PCR3\_PBKEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01019}01019\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_PCR\_PBKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01020}01020\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01021}01021\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE(\_\_INSTANCE\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>PCR\ |=\ FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01022}01022\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01023}01023\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01030}01030\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01031}01031\ \textcolor{preprocessor}{\#if\ \ defined\ (FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01032}01032\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ CLEAR\_BIT((\_\_INSTANCE\_\_)-\/>PCR,\ FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01033}01033\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01034}01034\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)\ ?\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01035}01035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT((\_\_INSTANCE\_\_)-\/>PCR2,\ FMC\_PCR2\_PBKEN)\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01036}01036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT((\_\_INSTANCE\_\_)-\/>PCR3,\ FMC\_PCR3\_PBKEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01037}01037\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_PCR\_PBKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01038}01038\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01039}01039\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ CLEAR\_BIT((\_\_INSTANCE\_\_)-\/>PCR,\ FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01040}01040\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01041}01041\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01045}01045\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01046}01046\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01047}01047\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01057}01057\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_ENABLE(\_\_INSTANCE\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>PCR4\ |=\ FMC\_PCR4\_PBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01058}01058\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01064}01064\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_DISABLE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)-\/>PCR4\ \&=\ \string~FMC\_PCR4\_PBKEN)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01068}01068\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01069}01069\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01070}01070\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01075}01075\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01087}01087\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01088}01088\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE\_IT(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_INTERRUPT\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)\ ?\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01089}01089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR2\ |=\ (\_\_INTERRUPT\_\_))\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01090}01090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR3\ |=\ (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01091}01091\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01092}01092\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01093}01093\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01094}01094\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01106}01106\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01107}01107\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE\_IT(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_INTERRUPT\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)\ ?\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01108}01108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR2\ \&=\ \string~(\_\_INTERRUPT\_\_))\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01109}01109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR3\ \&=\ \string~(\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01110}01110\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01111}01111\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01112}01112\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01113}01113\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01126}01126\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01127}01127\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_GET\_FLAG(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)\ ?\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01128}01128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_INSTANCE\_\_)-\/>SR2\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01129}01129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_INSTANCE\_\_)-\/>SR3\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01130}01130\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01131}01131\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_GET\_FLAG(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_INSTANCE\_\_)-\/>SR\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01132}01132\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01133}01133\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01146}01146\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01147}01147\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_CLEAR\_FLAG(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)\ ?\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01148}01148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR2\ \&=\ \string~(\_\_FLAG\_\_))\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01149}01149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR3\ \&=\ \string~(\_\_FLAG\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01150}01150\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01151}01151\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_CLEAR\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR\ \&=\ \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01152}01152\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01153}01153\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01157}01157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01158}01158\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01159}01159\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01164}01164\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01175}01175\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_ENABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR4\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01176}01176\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01187}01187\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_DISABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR4\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01188}01188\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01200}01200\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_GET\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_INSTANCE\_\_)-\/>SR4\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01201}01201\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01213}01213\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_CLEAR\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR4\ \&=\ \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01214}01214\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01218}01218\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01219}01219\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01220}01220\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01225}01225\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01234}01234\ \textcolor{preprocessor}{\#define\ \_\_FMC\_SDRAM\_ENABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SDRTR\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01235}01235\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01244}01244\ \textcolor{preprocessor}{\#define\ \_\_FMC\_SDRAM\_DISABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SDRTR\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01245}01245\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01256}01256\ \textcolor{preprocessor}{\#define\ \_\_FMC\_SDRAM\_GET\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_INSTANCE\_\_)-\/>SDSR\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01257}01257\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01266}01266\ \textcolor{preprocessor}{\#define\ \_\_FMC\_SDRAM\_CLEAR\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SDRTR\ |=\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01267}01267\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01271}01271\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01275}01275\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01279}01279\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01280}01280\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01284}01284\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01285}01285\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01292}01292\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gadcd17e1723f3c9ae54fb91c4e209a977}{FMC\_NORSRAM\_Init}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01293}01293\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gad529724fc3960dd8414ada02caa065b2}{FMC\_NORSRAM\_InitTypeDef}}\ *Init);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01294}01294\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga536dc9a6ede50df68d55d8460e23c8e7}{FMC\_NORSRAM\_Timing\_Init}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01295}01295\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga11bfe33266edbe384abe8942a1c9eaaf}{FMC\_NORSRAM\_TimingTypeDef}}\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01296}01296\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga94507a9a975471fca77486a27c2fd5af}{FMC\_NORSRAM\_Extended\_Timing\_Init}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga622edd64de89d4a45a09947818be1082}{FMC\_NORSRAM\_EXTENDED\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01297}01297\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga11bfe33266edbe384abe8942a1c9eaaf}{FMC\_NORSRAM\_TimingTypeDef}}\ *Timing,\ uint32\_t\ Bank,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01298}01298\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ExtendedMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01299}01299\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga287693ca1f2a4b4b70fa5657645a1d92}{FMC\_NORSRAM\_DeInit}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01300}01300\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga622edd64de89d4a45a09947818be1082}{FMC\_NORSRAM\_EXTENDED\_TypeDef}}\ *ExDevice,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01304}01304\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01308}01308\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga80b74385930a4c50e0fbfa499419c791}{FMC\_NORSRAM\_WriteOperation\_Enable}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01309}01309\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga78715eb3516afb14dd90863df43388cf}{FMC\_NORSRAM\_WriteOperation\_Disable}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01316}01316\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01317}01317\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01318}01318\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01325}01325\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_Init(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ \textcolor{keyword}{const}\ FMC\_NAND\_InitTypeDef\ *Init);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01326}01326\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_CommonSpace\_Timing\_Init(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01327}01327\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01328}01328\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_AttributeSpace\_Timing\_Init(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01329}01329\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01330}01330\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_DeInit(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01334}01334\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01338}01338\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_ECC\_Enable(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01339}01339\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_ECC\_Disable(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01340}01340\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_GetECC(\textcolor{keyword}{const}\ \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ *ECCval,\ uint32\_t\ Bank,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01341}01341\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01348}01348\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01349}01349\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01350}01350\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01357}01357\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_PCCARD\_Init(FMC\_PCCARD\_TypeDef\ *Device,\ \textcolor{keyword}{const}\ FMC\_PCCARD\_InitTypeDef\ *Init);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01358}01358\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_PCCARD\_CommonSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01359}01359\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01360}01360\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_PCCARD\_AttributeSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01361}01361\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01362}01362\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_PCCARD\_IOSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01363}01363\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01364}01364\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_PCCARD\_DeInit(FMC\_PCCARD\_TypeDef\ *Device);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01371}01371\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01372}01372\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01373}01373\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01380}01380\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_Init(FMC\_SDRAM\_TypeDef\ *Device,\ \textcolor{keyword}{const}\ FMC\_SDRAM\_InitTypeDef\ *Init);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01381}01381\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_Timing\_Init(FMC\_SDRAM\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01382}01382\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_SDRAM\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01383}01383\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_DeInit(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01387}01387\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01391}01391\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_WriteProtection\_Enable(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01392}01392\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_WriteProtection\_Disable(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01393}01393\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_SendCommand(FMC\_SDRAM\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01394}01394\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_SDRAM\_CommandTypeDef\ *Command,\ uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01395}01395\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_ProgramRefreshRate(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ RefreshRate);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01396}01396\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_SetAutoRefreshNumber(FMC\_SDRAM\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01397}01397\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AutoRefreshNumber);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01398}01398\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ FMC\_SDRAM\_GetModeStatus(\textcolor{keyword}{const}\ FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01405}01405\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01406}01406\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01410}01410\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01414}01414\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01418}01418\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01419}01419\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01420}01420\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01421}01421\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01422}01422\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8h_source_l01423}01423\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_LL\_FMC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
