<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_tb_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_xpm_cdc_sv_220102727 " />
            <top_module name="glbl" />
            <top_module name="sim_tb_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000000 us"></ZoomStartTime>
      <ZoomEndTime time="1,135.034238490 us"></ZoomEndTime>
      <Cursor1Time time="1.000000000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="340"></NameColumnWidth>
      <ValueColumnWidth column_width="120"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="14" />
   <wave_markers>
      <marker time="109160000000" label="" />
      <marker time="110017063937" label="" />
      <marker time="109990000000" label="" />
   </wave_markers>
   <wvobject fp_name="group554" type="group">
      <obj_property name="label">clk</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sim_tb_top/sys_rst_n" type="logic">
         <obj_property name="ElementShortName">sys_rst_n</obj_property>
         <obj_property name="ObjectShortName">sys_rst_n</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/ddr3_reset_n" type="logic">
         <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
         <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/sys_rst" type="logic">
         <obj_property name="ElementShortName">sys_rst</obj_property>
         <obj_property name="ObjectShortName">sys_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/sys_clk_i" type="logic">
         <obj_property name="ElementShortName">sys_clk_i</obj_property>
         <obj_property name="ObjectShortName">sys_clk_i</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/clk_ref_i" type="logic">
         <obj_property name="ElementShortName">clk_ref_i</obj_property>
         <obj_property name="ObjectShortName">clk_ref_i</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/aresetn" type="logic">
         <obj_property name="ElementShortName">aresetn</obj_property>
         <obj_property name="ObjectShortName">aresetn</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/rst_mig_7series_0_100M/U0/peripheral_aresetn" type="array">
         <obj_property name="ElementShortName">peripheral_aresetn[0:0]</obj_property>
         <obj_property name="ObjectShortName">peripheral_aresetn[0:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/ddr_wr_0/m00_axi_aresetn" type="logic">
         <obj_property name="ElementShortName">m00_axi_aresetn</obj_property>
         <obj_property name="ObjectShortName">m00_axi_aresetn</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/ui_clk_sync_rst" type="logic">
         <obj_property name="ElementShortName">ui_clk_sync_rst</obj_property>
         <obj_property name="ObjectShortName">ui_clk_sync_rst</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/ddr3_ck_n_fpga" type="array">
         <obj_property name="ElementShortName">ddr3_ck_n_fpga[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_ck_n_fpga[0:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/ddr3_ck_p_fpga" type="array">
         <obj_property name="ElementShortName">ddr3_ck_p_fpga[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_ck_p_fpga[0:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/init_calib_complete" type="logic">
      <obj_property name="ElementShortName">init_calib_complete</obj_property>
      <obj_property name="ObjectShortName">init_calib_complete</obj_property>
   </wvobject>
   <wvobject fp_name="group54" type="group">
      <obj_property name="label">axi_wr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/axi_smc/S00_AXI_awvalid" type="logic">
         <obj_property name="ElementShortName">S00_AXI_awvalid</obj_property>
         <obj_property name="ObjectShortName">S00_AXI_awvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/axi_smc/S00_AXI_awready" type="logic">
         <obj_property name="ElementShortName">S00_AXI_awready</obj_property>
         <obj_property name="ObjectShortName">S00_AXI_awready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/axi_smc/S00_AXI_awaddr" type="array">
         <obj_property name="ElementShortName">S00_AXI_awaddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">S00_AXI_awaddr[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/s_axi_wvalid" type="logic">
         <obj_property name="ElementShortName">s_axi_wvalid</obj_property>
         <obj_property name="ObjectShortName">s_axi_wvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/s_axi_wready" type="logic">
         <obj_property name="ElementShortName">s_axi_wready</obj_property>
         <obj_property name="ObjectShortName">s_axi_wready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/axi_smc/S00_AXI_wdata" type="array">
         <obj_property name="ElementShortName">S00_AXI_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">S00_AXI_wdata[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/s_axi_bvalid" type="logic">
         <obj_property name="ElementShortName">s_axi_bvalid</obj_property>
         <obj_property name="ObjectShortName">s_axi_bvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/s_axi_bready" type="logic">
         <obj_property name="ElementShortName">s_axi_bready</obj_property>
         <obj_property name="ObjectShortName">s_axi_bready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group34" type="group">
      <obj_property name="label">axi_read</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/s_axi_arvalid" type="logic">
         <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
         <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/s_axi_arready" type="logic">
         <obj_property name="ElementShortName">s_axi_arready</obj_property>
         <obj_property name="ObjectShortName">s_axi_arready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/s_axi_araddr" type="array">
         <obj_property name="ElementShortName">s_axi_araddr[28:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_araddr[28:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/s_axi_rready" type="logic">
         <obj_property name="ElementShortName">s_axi_rready</obj_property>
         <obj_property name="ObjectShortName">s_axi_rready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/s_axi_rvalid" type="logic">
         <obj_property name="ElementShortName">s_axi_rvalid</obj_property>
         <obj_property name="ObjectShortName">s_axi_rvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/s_axi_rdata" type="array">
         <obj_property name="ElementShortName">s_axi_rdata[127:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_rdata[127:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/ddr3_dq" type="array">
      <obj_property name="ElementShortName">ddr3_dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/ddr3_ba" type="array">
      <obj_property name="ElementShortName">ddr3_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/design_1/design_1_i/mig_7series_0/ddr3_addr" type="array">
      <obj_property name="ElementShortName">ddr3_addr[14:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="vbus45" type="vbus">
      <obj_property name="label">cmd</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
      <wvobject fp_name="/sim_tb_top/ddr3_cs_n_fpga" type="array">
         <obj_property name="ElementShortName">ddr3_cs_n_fpga[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr3_cs_n_fpga[0:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/ddr3_ras_n_fpga" type="logic">
         <obj_property name="ElementShortName">ddr3_ras_n_fpga</obj_property>
         <obj_property name="ObjectShortName">ddr3_ras_n_fpga</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/ddr3_cas_n_fpga" type="logic">
         <obj_property name="ElementShortName">ddr3_cas_n_fpga</obj_property>
         <obj_property name="ObjectShortName">ddr3_cas_n_fpga</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/ddr3_we_n_fpga" type="logic">
         <obj_property name="ElementShortName">ddr3_we_n_fpga</obj_property>
         <obj_property name="ObjectShortName">ddr3_we_n_fpga</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group533" type="group">
      <obj_property name="label">ddr_wr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/ddr_wr_0/inst/m00_axi_arvalid" type="logic">
         <obj_property name="ElementShortName">m00_axi_arvalid</obj_property>
         <obj_property name="ObjectShortName">m00_axi_arvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/ddr_wr_0/inst/m00_axi_arready" type="logic">
         <obj_property name="ElementShortName">m00_axi_arready</obj_property>
         <obj_property name="ObjectShortName">m00_axi_arready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/ddr_wr_0/inst/m00_axi_araddr" type="array">
         <obj_property name="ElementShortName">m00_axi_araddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">m00_axi_araddr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/ddr_wr_0/inst/m00_axi_rdata" type="array">
         <obj_property name="ElementShortName">m00_axi_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">m00_axi_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/ddr_wr_0/inst/m00_axi_awvalid" type="logic">
         <obj_property name="ElementShortName">m00_axi_awvalid</obj_property>
         <obj_property name="ObjectShortName">m00_axi_awvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/ddr_wr_0/inst/m00_axi_awready" type="logic">
         <obj_property name="ElementShortName">m00_axi_awready</obj_property>
         <obj_property name="ObjectShortName">m00_axi_awready</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/ddr_wr_0/inst/m00_axi_awaddr" type="array">
         <obj_property name="ElementShortName">m00_axi_awaddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">m00_axi_awaddr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_tb_top/design_1/design_1_i/ddr_wr_0/inst/m00_axi_wdata" type="array">
         <obj_property name="ElementShortName">m00_axi_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">m00_axi_wdata[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/design_1/design_1_i/axi_smc/aresetn" type="logic">
      <obj_property name="ElementShortName">aresetn</obj_property>
      <obj_property name="ObjectShortName">aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/design_1/design_1_i/axi_smc/M00_AXI_arready" type="logic">
      <obj_property name="ElementShortName">M00_AXI_arready</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/design_1/design_1_i/axi_smc/M00_AXI_arvalid" type="logic">
      <obj_property name="ElementShortName">M00_AXI_arvalid</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/design_1/design_1_i/axi_smc/M00_AXI_rvalid" type="logic">
      <obj_property name="ElementShortName">M00_AXI_rvalid</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/design_1/design_1_i/axi_smc/M00_AXI_rready" type="logic">
      <obj_property name="ElementShortName">M00_AXI_rready</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_rready</obj_property>
   </wvobject>
</wave_config>
