
telemetre_dix.elf:     file format elf32-littlenios2
telemetre_dix.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000230

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00003058 memsz 0x00003058 flags r-x
    LOAD off    0x00004078 vaddr 0x00003078 paddr 0x0000480c align 2**12
         filesz 0x00001794 memsz 0x00001794 flags rw-
    LOAD off    0x00005fa0 vaddr 0x00005fa0 paddr 0x00005fa0 align 2**12
         filesz 0x00000000 memsz 0x00000120 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000210  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00002d94  00000230  00000230  00001230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000b4  00002fc4  00002fc4  00003fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001794  00003078  0000480c  00004078  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000120  00005fa0  00005fa0  00005fa0  2**2
                  ALLOC, SMALL_DATA
  6 .SDRAM        00000000  000060c0  000060c0  0000580c  2**0
                  CONTENTS
  7 .Onchip_SRAM  00000000  08000000  08000000  0000580c  2**0
                  CONTENTS
  8 .VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM 00000000  09000000  09000000  0000580c  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0000580c  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000638  00000000  00000000  00005830  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00007d77  00000000  00000000  00005e68  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002c74  00000000  00000000  0000dbdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002df0  00000000  00000000  00010853  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000bc4  00000000  00000000  00013644  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001ec7  00000000  00000000  00014208  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00000cd1  00000000  00000000  000160cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000040  00000000  00000000  00016da0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 000001d8  00000000  00000000  00016de0  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00018d59  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  00018d5c  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00018d61  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  00018d62  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  00018d63  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  00018d67  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  00018d6b  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  00018d6f  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  00018d78  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  00018d81  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 0000000f  00000000  00000000  00018d8a  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000016  00000000  00000000  00018d99  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000f7819  00000000  00000000  00018daf  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000230 l    d  .text	00000000 .text
00002fc4 l    d  .rodata	00000000 .rodata
00003078 l    d  .rwdata	00000000 .rwdata
00005fa0 l    d  .bss	00000000 .bss
000060c0 l    d  .SDRAM	00000000 .SDRAM
08000000 l    d  .Onchip_SRAM	00000000 .Onchip_SRAM
09000000 l    d  .VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM	00000000 .VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../telemetre_dix_bsp//obj/HAL/src/crt0.o
00000268 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 telemetre_sept_seg.c
00000000 l    df *ABS*	00000000 alt_load.c
00000344 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000004dc l     F .text	00000034 alt_dev_reg
000030b8 l     O .rwdata	00001060 JTAG_UART
00004118 l     O .rwdata	0000005c VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA
00004174 l     O .rwdata	0000005c VGA_Subsystem_VGA_Pixel_DMA
000041d0 l     O .rwdata	00000044 VGA_Subsystem_VGA_Pixel_RGB_Resampler
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00000dd0 l     F .text	0000020c altera_avalon_jtag_uart_irq
00000fdc l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00001614 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
0000198c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00001ac0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00001aec l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00001f4c l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
000020ac l     F .text	0000003c alt_get_errno
000020e8 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
000043bc l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_exit.c
00005fb8 g     O .bss	00000004 alt_instruction_exception_handler
00000430 g     F .text	0000007c alt_main
00005fc0 g     O .bss	00000100 alt_irq
0000480c g       *ABS*	00000000 __flash_rwdata_start
00003078 g     O .rwdata	00000040 equivalence_sept_seg
00002558 g     F .text	00000024 altera_nios2_gen2_irq_init
00000000 g     F .entry	0000000c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00005fbc g     O .bss	00000004 errno
00005fa4 g     O .bss	00000004 alt_argv
0000c7e0 g       *ABS*	00000000 _gp
000004ac g     F .text	00000030 usleep
0000423c g     O .rwdata	00000180 alt_fd_list
0000257c g     F .text	00000090 alt_find_dev
0000293c g     F .text	00000148 memcpy
00002030 g     F .text	0000007c alt_io_redirect
00002fc4 g       *ABS*	00000000 __DTOR_END__
000027d8 g     F .text	0000009c alt_exception_cause_generated_bad_addr
000011d4 g     F .text	0000021c altera_avalon_jtag_uart_read
00002eac g     F .text	00000064 .hidden __udivsi3
000047f0 g     O .rwdata	00000004 alt_max_fd
00004804 g     O .rwdata	00000004 _global_impure_ptr
000060c0 g       *ABS*	00000000 __bss_end
00001e5c g     F .text	000000f0 alt_iic_isr_register
00002450 g     F .text	00000108 alt_tick
00001e10 g     F .text	0000004c alt_ic_irq_enabled
000023b4 g     F .text	0000009c alt_alarm_stop
00005fac g     O .bss	00000004 alt_irq_active
000000fc g     F .exceptions	000000d4 alt_irq_handler
00004214 g     O .rwdata	00000028 alt_dev_null
00001aa0 g     F .text	00000020 alt_dcache_flush_all
0000480c g       *ABS*	00000000 __ram_rwdata_end
000047e8 g     O .rwdata	00000008 alt_dev_list
00003078 g       *ABS*	00000000 __ram_rodata_end
00000000 g       *ABS*	00000000 __alt_mem_SDRAM
00002f10 g     F .text	00000058 .hidden __umodsi3
000060c0 g       *ABS*	00000000 end
00000d10 g     F .text	000000c0 altera_avalon_jtag_uart_init
000001d0 g     F .exceptions	00000060 alt_instruction_exception_entry
00002fc4 g       *ABS*	00000000 __CTOR_LIST__
04000000 g       *ABS*	00000000 __alt_stack_pointer
0000168c g     F .text	0000007c alt_avalon_timer_sc_init
000013f0 g     F .text	00000224 altera_avalon_jtag_uart_write
00002c34 g     F .text	00000180 __call_exitprocs
00000230 g     F .text	0000003c _start
00005fb0 g     O .bss	00000004 _alt_tick_rate
00005fb4 g     O .bss	00000004 _alt_nticks
00000548 g     F .text	00000664 alt_sys_init
00002b1c g     F .text	00000118 __register_exitproc
0000107c g     F .text	00000068 altera_avalon_jtag_uart_close
00002f68 g     F .text	00000028 .hidden __mulsi3
00003078 g       *ABS*	00000000 __ram_rwdata_start
00002fc4 g       *ABS*	00000000 __ram_rodata_start
00000bac g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00002714 g     F .text	000000c4 alt_get_fd
00001834 g     F .text	00000158 alt_busy_sleep
000028c0 g     F .text	0000007c memcmp
00000c6c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
000060c0 g       *ABS*	00000000 __alt_stack_base
00000cbc g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
0000260c g     F .text	00000108 alt_find_file
00001b28 g     F .text	000000a4 alt_dev_llist_insert
00005fa0 g       *ABS*	00000000 __bss_start
0000026c g     F .text	000000d8 main
00005fa8 g     O .bss	00000004 alt_envp
00000c0c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
000047f4 g     O .rwdata	00000004 alt_errno
00002db4 g     F .text	00000084 .hidden __divsi3
00002fc4 g       *ABS*	00000000 __CTOR_END__
00002fc4 g       *ABS*	00000000 __flash_rodata_start
00002fc4 g       *ABS*	00000000 __DTOR_LIST__
00000510 g     F .text	00000038 alt_irq_init
00002330 g     F .text	00000084 alt_release_fd
00002874 g     F .text	00000014 atexit
00004808 g     O .rwdata	00000004 _impure_ptr
00005fa0 g     O .bss	00000004 alt_argc
00001c2c g     F .text	00000060 _do_dtors
09000000 g       *ABS*	00000000 __alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
00000020 g       .exceptions	00000000 alt_irq_entry
000047e0 g     O .rwdata	00000008 alt_fs_list
00000020 g       *ABS*	00000000 __ram_exceptions_start
00001cac g     F .text	00000050 alt_ic_isr_register
0000480c g       *ABS*	00000000 _edata
000060c0 g       *ABS*	00000000 _end
00000230 g       *ABS*	00000000 __ram_exceptions_end
000010e4 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
08000000 g       *ABS*	00000000 __alt_mem_Onchip_SRAM
00001d84 g     F .text	0000008c alt_ic_irq_disable
00002888 g     F .text	00000038 exit
00002e38 g     F .text	00000074 .hidden __modsi3
04000000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00002f90 g     F .text	00000034 _exit
00001708 g     F .text	0000012c alt_alarm_start
00002a84 g     F .text	00000098 strlen
000021d4 g     F .text	0000015c open
00001c8c g     F .text	00000020 alt_icache_flush_all
000047f8 g     O .rwdata	00000004 alt_priority_mask
00001cfc g     F .text	00000088 alt_ic_irq_enable
000047fc g     O .rwdata	00000008 alt_alarm_list
00001bcc g     F .text	00000060 _do_ctors
000019c8 g     F .text	000000d8 close
000003ac g     F .text	00000084 alt_load



Disassembly of section .entry:

00000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   0:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
   4:	08408c14 	ori	at,at,560
    jmp r1
   8:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000fc0 	call	fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000706 	br	a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  8c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  94:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  98:	00001d00 	call	1d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  9c:	1000021e 	bne	r2,zero,a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  f8:	ef80083a 	eret

000000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  fc:	defff904 	addi	sp,sp,-28
 100:	dfc00615 	stw	ra,24(sp)
 104:	df000515 	stw	fp,20(sp)
 108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 10c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 110:	0005313a 	rdctl	r2,ipending
 114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 11c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 124:	00800044 	movi	r2,1
 128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 12c:	e0fffb17 	ldw	r3,-20(fp)
 130:	e0bffc17 	ldw	r2,-16(fp)
 134:	1884703a 	and	r2,r3,r2
 138:	10001426 	beq	r2,zero,18c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 13c:	00800034 	movhi	r2,0
 140:	1097f004 	addi	r2,r2,24512
 144:	e0fffd17 	ldw	r3,-12(fp)
 148:	180690fa 	slli	r3,r3,3
 14c:	10c5883a 	add	r2,r2,r3
 150:	10c00017 	ldw	r3,0(r2)
 154:	00800034 	movhi	r2,0
 158:	1097f004 	addi	r2,r2,24512
 15c:	e13ffd17 	ldw	r4,-12(fp)
 160:	200890fa 	slli	r4,r4,3
 164:	1105883a 	add	r2,r2,r4
 168:	10800104 	addi	r2,r2,4
 16c:	10800017 	ldw	r2,0(r2)
 170:	1009883a 	mov	r4,r2
 174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 17c:	0005313a 	rdctl	r2,ipending
 180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 184:	e0bfff17 	ldw	r2,-4(fp)
 188:	00000706 	br	1a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 18c:	e0bffc17 	ldw	r2,-16(fp)
 190:	1085883a 	add	r2,r2,r2
 194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 198:	e0bffd17 	ldw	r2,-12(fp)
 19c:	10800044 	addi	r2,r2,1
 1a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a4:	003fe106 	br	12c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700012c>

    active = alt_irq_pending ();
 1a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 1ac:	e0bffb17 	ldw	r2,-20(fp)
 1b0:	103fdb1e 	bne	r2,zero,120 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 1b4:	0001883a 	nop
}
 1b8:	0001883a 	nop
 1bc:	e037883a 	mov	sp,fp
 1c0:	dfc00117 	ldw	ra,4(sp)
 1c4:	df000017 	ldw	fp,0(sp)
 1c8:	dec00204 	addi	sp,sp,8
 1cc:	f800283a 	ret

000001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 1d0:	defffb04 	addi	sp,sp,-20
 1d4:	dfc00415 	stw	ra,16(sp)
 1d8:	df000315 	stw	fp,12(sp)
 1dc:	df000304 	addi	fp,sp,12
 1e0:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 1e4:	00bfffc4 	movi	r2,-1
 1e8:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 1ec:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 1f0:	d0a5f617 	ldw	r2,-26664(gp)
 1f4:	10000726 	beq	r2,zero,214 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 1f8:	d0a5f617 	ldw	r2,-26664(gp)
 1fc:	e0fffd17 	ldw	r3,-12(fp)
 200:	e1bffe17 	ldw	r6,-8(fp)
 204:	e17fff17 	ldw	r5,-4(fp)
 208:	1809883a 	mov	r4,r3
 20c:	103ee83a 	callr	r2
 210:	00000206 	br	21c <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 214:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 218:	0005883a 	mov	r2,zero
}
 21c:	e037883a 	mov	sp,fp
 220:	dfc00117 	ldw	ra,4(sp)
 224:	df000017 	ldw	fp,0(sp)
 228:	dec00204 	addi	sp,sp,8
 22c:	f800283a 	ret

Disassembly of section .text:

00000230 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     230:	06c10034 	movhi	sp,1024
    ori sp, sp, %lo(__alt_stack_pointer)
     234:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     238:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     23c:	d6b1f814 	ori	gp,gp,51168
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     240:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     244:	1097e814 	ori	r2,r2,24480

    movhi r3, %hi(__bss_end)
     248:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     24c:	18d83014 	ori	r3,r3,24768

    beq r2, r3, 1f
     250:	10c00326 	beq	r2,r3,260 <_start+0x30>

0:
    stw zero, (r2)
     254:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     258:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     25c:	10fffd36 	bltu	r2,r3,254 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000254>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     260:	00003ac0 	call	3ac <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     264:	00004300 	call	430 <alt_main>

00000268 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     268:	003fff06 	br	268 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000268>

0000026c <main>:
    0x38, // equivalence_sept_seg[13] L
    0x77, // equivalence_sept_seg[14] A
    0x3F  // equivalence_sept_seg[15] D
};

int main() {
     26c:	defff804 	addi	sp,sp,-32
     270:	dfc00715 	stw	ra,28(sp)
     274:	df000615 	stw	fp,24(sp)
     278:	df000604 	addi	fp,sp,24

    //unsigned int Ei_Vlad[] = {equivalence_sept_seg[15], equivalence_sept_seg[14], equivalence_sept_seg[13], equivalence_sept_seg[12], equivalence_sept_seg[11]|0x80, equivalence_sept_seg[10]};

	unsigned int Buffer_6_HEX[] = {equivalence_sept_seg[5], equivalence_sept_seg[4], equivalence_sept_seg[3], equivalence_sept_seg[2], equivalence_sept_seg[1], equivalence_sept_seg[0]};
     27c:	00800034 	movhi	r2,0
     280:	108c1e04 	addi	r2,r2,12408
     284:	10800517 	ldw	r2,20(r2)
     288:	e0bffa15 	stw	r2,-24(fp)
     28c:	00800034 	movhi	r2,0
     290:	108c1e04 	addi	r2,r2,12408
     294:	10800417 	ldw	r2,16(r2)
     298:	e0bffb15 	stw	r2,-20(fp)
     29c:	00800034 	movhi	r2,0
     2a0:	108c1e04 	addi	r2,r2,12408
     2a4:	10800317 	ldw	r2,12(r2)
     2a8:	e0bffc15 	stw	r2,-16(fp)
     2ac:	00800034 	movhi	r2,0
     2b0:	108c1e04 	addi	r2,r2,12408
     2b4:	10800217 	ldw	r2,8(r2)
     2b8:	e0bffd15 	stw	r2,-12(fp)
     2bc:	00800034 	movhi	r2,0
     2c0:	108c1e04 	addi	r2,r2,12408
     2c4:	10800117 	ldw	r2,4(r2)
     2c8:	e0bffe15 	stw	r2,-8(fp)
     2cc:	00800034 	movhi	r2,0
     2d0:	108c1e04 	addi	r2,r2,12408
     2d4:	10800017 	ldw	r2,0(r2)
     2d8:	e0bfff15 	stw	r2,-4(fp)
    while (1) {
        IOWR_ALTERA_AVALON_PIO_DATA(HEX3_HEX0_BASE,
     2dc:	e0bffd17 	ldw	r2,-12(fp)
     2e0:	1006963a 	slli	r3,r2,24
     2e4:	e0bffc17 	ldw	r2,-16(fp)
     2e8:	1004943a 	slli	r2,r2,16
     2ec:	1886b03a 	or	r3,r3,r2
     2f0:	e0bffb17 	ldw	r2,-20(fp)
     2f4:	1004923a 	slli	r2,r2,8
     2f8:	1886b03a 	or	r3,r3,r2
     2fc:	e0bffa17 	ldw	r2,-24(fp)
     300:	1884b03a 	or	r2,r3,r2
     304:	1007883a 	mov	r3,r2
     308:	00bfc834 	movhi	r2,65312
     30c:	10800804 	addi	r2,r2,32
     310:	10c00035 	stwio	r3,0(r2)
            (Buffer_6_HEX[3] << 24) | (Buffer_6_HEX[2] << 16) | (Buffer_6_HEX[1] << 8) | Buffer_6_HEX[0]);

        IOWR_ALTERA_AVALON_PIO_DATA(HEX5_HEX4_BASE,
     314:	e0bfff17 	ldw	r2,-4(fp)
     318:	1006923a 	slli	r3,r2,8
     31c:	e0bffe17 	ldw	r2,-8(fp)
     320:	1884b03a 	or	r2,r3,r2
     324:	1007883a 	mov	r3,r2
     328:	00bfc834 	movhi	r2,65312
     32c:	10800c04 	addi	r2,r2,48
     330:	10c00035 	stwio	r3,0(r2)
            (Buffer_6_HEX[5] << 8) | Buffer_6_HEX[4]);

        usleep(500000);
     334:	01000234 	movhi	r4,8
     338:	21284804 	addi	r4,r4,-24288
     33c:	00004ac0 	call	4ac <usleep>
    }
     340:	003fe606 	br	2dc <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70002dc>

00000344 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
     344:	defffc04 	addi	sp,sp,-16
     348:	df000315 	stw	fp,12(sp)
     34c:	df000304 	addi	fp,sp,12
     350:	e13ffd15 	stw	r4,-12(fp)
     354:	e17ffe15 	stw	r5,-8(fp)
     358:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
     35c:	e0fffe17 	ldw	r3,-8(fp)
     360:	e0bffd17 	ldw	r2,-12(fp)
     364:	18800c26 	beq	r3,r2,398 <alt_load_section+0x54>
  {
    while( to != end )
     368:	00000806 	br	38c <alt_load_section+0x48>
    {
      *to++ = *from++;
     36c:	e0bffe17 	ldw	r2,-8(fp)
     370:	10c00104 	addi	r3,r2,4
     374:	e0fffe15 	stw	r3,-8(fp)
     378:	e0fffd17 	ldw	r3,-12(fp)
     37c:	19000104 	addi	r4,r3,4
     380:	e13ffd15 	stw	r4,-12(fp)
     384:	18c00017 	ldw	r3,0(r3)
     388:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     38c:	e0fffe17 	ldw	r3,-8(fp)
     390:	e0bfff17 	ldw	r2,-4(fp)
     394:	18bff51e 	bne	r3,r2,36c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700036c>
    {
      *to++ = *from++;
    }
  }
}
     398:	0001883a 	nop
     39c:	e037883a 	mov	sp,fp
     3a0:	df000017 	ldw	fp,0(sp)
     3a4:	dec00104 	addi	sp,sp,4
     3a8:	f800283a 	ret

000003ac <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
     3ac:	defffe04 	addi	sp,sp,-8
     3b0:	dfc00115 	stw	ra,4(sp)
     3b4:	df000015 	stw	fp,0(sp)
     3b8:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
     3bc:	01800034 	movhi	r6,0
     3c0:	31920304 	addi	r6,r6,18444
     3c4:	01400034 	movhi	r5,0
     3c8:	294c1e04 	addi	r5,r5,12408
     3cc:	01000034 	movhi	r4,0
     3d0:	21120304 	addi	r4,r4,18444
     3d4:	00003440 	call	344 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
     3d8:	01800034 	movhi	r6,0
     3dc:	31808c04 	addi	r6,r6,560
     3e0:	01400034 	movhi	r5,0
     3e4:	29400804 	addi	r5,r5,32
     3e8:	01000034 	movhi	r4,0
     3ec:	21000804 	addi	r4,r4,32
     3f0:	00003440 	call	344 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
     3f4:	01800034 	movhi	r6,0
     3f8:	318c1e04 	addi	r6,r6,12408
     3fc:	01400034 	movhi	r5,0
     400:	294bf104 	addi	r5,r5,12228
     404:	01000034 	movhi	r4,0
     408:	210bf104 	addi	r4,r4,12228
     40c:	00003440 	call	344 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     410:	0001aa00 	call	1aa0 <alt_dcache_flush_all>
  alt_icache_flush_all();
     414:	0001c8c0 	call	1c8c <alt_icache_flush_all>
}
     418:	0001883a 	nop
     41c:	e037883a 	mov	sp,fp
     420:	dfc00117 	ldw	ra,4(sp)
     424:	df000017 	ldw	fp,0(sp)
     428:	dec00204 	addi	sp,sp,8
     42c:	f800283a 	ret

00000430 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     430:	defffd04 	addi	sp,sp,-12
     434:	dfc00215 	stw	ra,8(sp)
     438:	df000115 	stw	fp,4(sp)
     43c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     440:	0009883a 	mov	r4,zero
     444:	00005100 	call	510 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
     448:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     44c:	00005480 	call	548 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     450:	01800034 	movhi	r6,0
     454:	318bf104 	addi	r6,r6,12228
     458:	01400034 	movhi	r5,0
     45c:	294bf104 	addi	r5,r5,12228
     460:	01000034 	movhi	r4,0
     464:	210bf104 	addi	r4,r4,12228
     468:	00020300 	call	2030 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
     46c:	0001bcc0 	call	1bcc <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
     470:	01000034 	movhi	r4,0
     474:	21070b04 	addi	r4,r4,7212
     478:	00028740 	call	2874 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     47c:	d0a5f017 	ldw	r2,-26688(gp)
     480:	d0e5f117 	ldw	r3,-26684(gp)
     484:	d125f217 	ldw	r4,-26680(gp)
     488:	200d883a 	mov	r6,r4
     48c:	180b883a 	mov	r5,r3
     490:	1009883a 	mov	r4,r2
     494:	000026c0 	call	26c <main>
     498:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
     49c:	01000044 	movi	r4,1
     4a0:	00019c80 	call	19c8 <close>
  exit (result);
     4a4:	e13fff17 	ldw	r4,-4(fp)
     4a8:	00028880 	call	2888 <exit>

000004ac <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
     4ac:	defffd04 	addi	sp,sp,-12
     4b0:	dfc00215 	stw	ra,8(sp)
     4b4:	df000115 	stw	fp,4(sp)
     4b8:	df000104 	addi	fp,sp,4
     4bc:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
     4c0:	e13fff17 	ldw	r4,-4(fp)
     4c4:	00018340 	call	1834 <alt_busy_sleep>
}
     4c8:	e037883a 	mov	sp,fp
     4cc:	dfc00117 	ldw	ra,4(sp)
     4d0:	df000017 	ldw	fp,0(sp)
     4d4:	dec00204 	addi	sp,sp,8
     4d8:	f800283a 	ret

000004dc <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
     4dc:	defffd04 	addi	sp,sp,-12
     4e0:	dfc00215 	stw	ra,8(sp)
     4e4:	df000115 	stw	fp,4(sp)
     4e8:	df000104 	addi	fp,sp,4
     4ec:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     4f0:	d1600204 	addi	r5,gp,-32760
     4f4:	e13fff17 	ldw	r4,-4(fp)
     4f8:	0001b280 	call	1b28 <alt_dev_llist_insert>
}
     4fc:	e037883a 	mov	sp,fp
     500:	dfc00117 	ldw	ra,4(sp)
     504:	df000017 	ldw	fp,0(sp)
     508:	dec00204 	addi	sp,sp,8
     50c:	f800283a 	ret

00000510 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     510:	defffd04 	addi	sp,sp,-12
     514:	dfc00215 	stw	ra,8(sp)
     518:	df000115 	stw	fp,4(sp)
     51c:	df000104 	addi	fp,sp,4
     520:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2, Nios2);
     524:	00025580 	call	2558 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     528:	00800044 	movi	r2,1
     52c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     530:	0001883a 	nop
     534:	e037883a 	mov	sp,fp
     538:	dfc00117 	ldw	ra,4(sp)
     53c:	df000017 	ldw	fp,0(sp)
     540:	dec00204 	addi	sp,sp,8
     544:	f800283a 	ret

00000548 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     548:	defffc04 	addi	sp,sp,-16
     54c:	dfc00315 	stw	ra,12(sp)
     550:	df000215 	stw	fp,8(sp)
     554:	df000204 	addi	fp,sp,8
    ALTERA_AVALON_TIMER_INIT ( INTERVAL_TIMER, Interval_Timer);
     558:	01c00204 	movi	r7,8
     55c:	000d883a 	mov	r6,zero
     560:	000b883a 	mov	r5,zero
     564:	013fc834 	movhi	r4,65312
     568:	21080004 	addi	r4,r4,8192
     56c:	000168c0 	call	168c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( INTERVAL_TIMER_2, Interval_Timer_2);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, JTAG_UART);
     570:	01800204 	movi	r6,8
     574:	000b883a 	mov	r5,zero
     578:	01000034 	movhi	r4,0
     57c:	210c3804 	addi	r4,r4,12512
     580:	0000d100 	call	d10 <altera_avalon_jtag_uart_init>
     584:	01000034 	movhi	r4,0
     588:	210c2e04 	addi	r4,r4,12472
     58c:	00004dc0 	call	4dc <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, SysID);
     590:	0001883a 	nop
    ALTERA_UP_AVALON_VIDEO_DMA_CONTROLLER_INIT ( VGA_SUBSYSTEM_CHAR_BUF_SUBSYSTEM_CHAR_BUF_DMA, VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA);
     594:	00800034 	movhi	r2,0
     598:	10904604 	addi	r2,r2,16664
     59c:	10800a17 	ldw	r2,40(r2)
     5a0:	10800017 	ldw	r2,0(r2)
     5a4:	1007883a 	mov	r3,r2
     5a8:	00800034 	movhi	r2,0
     5ac:	10904604 	addi	r2,r2,16664
     5b0:	10c00b15 	stw	r3,44(r2)
     5b4:	00800034 	movhi	r2,0
     5b8:	10904604 	addi	r2,r2,16664
     5bc:	10800a17 	ldw	r2,40(r2)
     5c0:	10800104 	addi	r2,r2,4
     5c4:	10800017 	ldw	r2,0(r2)
     5c8:	1007883a 	mov	r3,r2
     5cc:	00800034 	movhi	r2,0
     5d0:	10904604 	addi	r2,r2,16664
     5d4:	10c00c15 	stw	r3,48(r2)
     5d8:	00800034 	movhi	r2,0
     5dc:	10904604 	addi	r2,r2,16664
     5e0:	10800a17 	ldw	r2,40(r2)
     5e4:	10800204 	addi	r2,r2,8
     5e8:	10800017 	ldw	r2,0(r2)
     5ec:	10ffffcc 	andi	r3,r2,65535
     5f0:	00800034 	movhi	r2,0
     5f4:	10904604 	addi	r2,r2,16664
     5f8:	10c01115 	stw	r3,68(r2)
     5fc:	00800034 	movhi	r2,0
     600:	10904604 	addi	r2,r2,16664
     604:	10800a17 	ldw	r2,40(r2)
     608:	10800204 	addi	r2,r2,8
     60c:	10800017 	ldw	r2,0(r2)
     610:	1006d43a 	srli	r3,r2,16
     614:	00800034 	movhi	r2,0
     618:	10904604 	addi	r2,r2,16664
     61c:	10c01215 	stw	r3,72(r2)
     620:	00800034 	movhi	r2,0
     624:	10904604 	addi	r2,r2,16664
     628:	10800a17 	ldw	r2,40(r2)
     62c:	10800304 	addi	r2,r2,12
     630:	10800017 	ldw	r2,0(r2)
     634:	1005d07a 	srai	r2,r2,1
     638:	10c0004c 	andi	r3,r2,1
     63c:	00800034 	movhi	r2,0
     640:	10904604 	addi	r2,r2,16664
     644:	10c00d15 	stw	r3,52(r2)
     648:	00800034 	movhi	r2,0
     64c:	10904604 	addi	r2,r2,16664
     650:	10800a17 	ldw	r2,40(r2)
     654:	10800304 	addi	r2,r2,12
     658:	10800017 	ldw	r2,0(r2)
     65c:	1005d23a 	srai	r2,r2,8
     660:	108003cc 	andi	r2,r2,15
     664:	10800044 	addi	r2,r2,1
     668:	1007883a 	mov	r3,r2
     66c:	00800034 	movhi	r2,0
     670:	10904604 	addi	r2,r2,16664
     674:	10c00e15 	stw	r3,56(r2)
     678:	00800034 	movhi	r2,0
     67c:	10904604 	addi	r2,r2,16664
     680:	10800a17 	ldw	r2,40(r2)
     684:	10800304 	addi	r2,r2,12
     688:	10800017 	ldw	r2,0(r2)
     68c:	1005d1ba 	srai	r2,r2,6
     690:	108000cc 	andi	r2,r2,3
     694:	10800044 	addi	r2,r2,1
     698:	1007883a 	mov	r3,r2
     69c:	00800034 	movhi	r2,0
     6a0:	10904604 	addi	r2,r2,16664
     6a4:	10c00f15 	stw	r3,60(r2)
     6a8:	00800034 	movhi	r2,0
     6ac:	10904604 	addi	r2,r2,16664
     6b0:	10800e17 	ldw	r2,56(r2)
     6b4:	1007883a 	mov	r3,r2
     6b8:	00800034 	movhi	r2,0
     6bc:	10904604 	addi	r2,r2,16664
     6c0:	10800f17 	ldw	r2,60(r2)
     6c4:	100b883a 	mov	r5,r2
     6c8:	1809883a 	mov	r4,r3
     6cc:	0002f680 	call	2f68 <__mulsi3>
     6d0:	e0bffe05 	stb	r2,-8(fp)
     6d4:	e0bffe03 	ldbu	r2,-8(fp)
     6d8:	10800268 	cmpgeui	r2,r2,9
     6dc:	1000051e 	bne	r2,zero,6f4 <alt_sys_init+0x1ac>
     6e0:	00800034 	movhi	r2,0
     6e4:	10904604 	addi	r2,r2,16664
     6e8:	00c00044 	movi	r3,1
     6ec:	10c01015 	stw	r3,64(r2)
     6f0:	00000c06 	br	724 <alt_sys_init+0x1dc>
     6f4:	e0bffe03 	ldbu	r2,-8(fp)
     6f8:	10800468 	cmpgeui	r2,r2,17
     6fc:	1000051e 	bne	r2,zero,714 <alt_sys_init+0x1cc>
     700:	00800034 	movhi	r2,0
     704:	10904604 	addi	r2,r2,16664
     708:	00c00084 	movi	r3,2
     70c:	10c01015 	stw	r3,64(r2)
     710:	00000406 	br	724 <alt_sys_init+0x1dc>
     714:	00800034 	movhi	r2,0
     718:	10904604 	addi	r2,r2,16664
     71c:	00c00104 	movi	r3,4
     720:	10c01015 	stw	r3,64(r2)
     724:	00800034 	movhi	r2,0
     728:	10904604 	addi	r2,r2,16664
     72c:	10800a17 	ldw	r2,40(r2)
     730:	10800304 	addi	r2,r2,12
     734:	10800017 	ldw	r2,0(r2)
     738:	1005d43a 	srai	r2,r2,16
     73c:	e0bffe45 	stb	r2,-7(fp)
     740:	00800034 	movhi	r2,0
     744:	10904604 	addi	r2,r2,16664
     748:	10800a17 	ldw	r2,40(r2)
     74c:	10800304 	addi	r2,r2,12
     750:	10800017 	ldw	r2,0(r2)
     754:	1004d63a 	srli	r2,r2,24
     758:	e0bffe85 	stb	r2,-6(fp)
     75c:	00800034 	movhi	r2,0
     760:	10904604 	addi	r2,r2,16664
     764:	10801017 	ldw	r2,64(r2)
     768:	10800058 	cmpnei	r2,r2,1
     76c:	1000041e 	bne	r2,zero,780 <alt_sys_init+0x238>
     770:	00800034 	movhi	r2,0
     774:	10904604 	addi	r2,r2,16664
     778:	10001315 	stw	zero,76(r2)
     77c:	00000e06 	br	7b8 <alt_sys_init+0x270>
     780:	00800034 	movhi	r2,0
     784:	10904604 	addi	r2,r2,16664
     788:	10801017 	ldw	r2,64(r2)
     78c:	10800098 	cmpnei	r2,r2,2
     790:	1000051e 	bne	r2,zero,7a8 <alt_sys_init+0x260>
     794:	00800034 	movhi	r2,0
     798:	10904604 	addi	r2,r2,16664
     79c:	00c00044 	movi	r3,1
     7a0:	10c01315 	stw	r3,76(r2)
     7a4:	00000406 	br	7b8 <alt_sys_init+0x270>
     7a8:	00800034 	movhi	r2,0
     7ac:	10904604 	addi	r2,r2,16664
     7b0:	00c00084 	movi	r3,2
     7b4:	10c01315 	stw	r3,76(r2)
     7b8:	e0bffe43 	ldbu	r2,-7(fp)
     7bc:	00c00804 	movi	r3,32
     7c0:	1885c83a 	sub	r2,r3,r2
     7c4:	00ffffc4 	movi	r3,-1
     7c8:	1886d83a 	srl	r3,r3,r2
     7cc:	00800034 	movhi	r2,0
     7d0:	10904604 	addi	r2,r2,16664
     7d4:	10c01415 	stw	r3,80(r2)
     7d8:	e0fffe43 	ldbu	r3,-7(fp)
     7dc:	00800034 	movhi	r2,0
     7e0:	10904604 	addi	r2,r2,16664
     7e4:	10801317 	ldw	r2,76(r2)
     7e8:	1887883a 	add	r3,r3,r2
     7ec:	00800034 	movhi	r2,0
     7f0:	10904604 	addi	r2,r2,16664
     7f4:	10c01515 	stw	r3,84(r2)
     7f8:	e0bffe83 	ldbu	r2,-6(fp)
     7fc:	00c00804 	movi	r3,32
     800:	1885c83a 	sub	r2,r3,r2
     804:	00ffffc4 	movi	r3,-1
     808:	1886d83a 	srl	r3,r3,r2
     80c:	00800034 	movhi	r2,0
     810:	10904604 	addi	r2,r2,16664
     814:	10c01615 	stw	r3,88(r2)
     818:	01000034 	movhi	r4,0
     81c:	21104604 	addi	r4,r4,16664
     820:	00004dc0 	call	4dc <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_DMA_CONTROLLER_INIT ( VGA_SUBSYSTEM_VGA_PIXEL_DMA, VGA_Subsystem_VGA_Pixel_DMA);
     824:	00800034 	movhi	r2,0
     828:	10905d04 	addi	r2,r2,16756
     82c:	10800a17 	ldw	r2,40(r2)
     830:	10800017 	ldw	r2,0(r2)
     834:	1007883a 	mov	r3,r2
     838:	00800034 	movhi	r2,0
     83c:	10905d04 	addi	r2,r2,16756
     840:	10c00b15 	stw	r3,44(r2)
     844:	00800034 	movhi	r2,0
     848:	10905d04 	addi	r2,r2,16756
     84c:	10800a17 	ldw	r2,40(r2)
     850:	10800104 	addi	r2,r2,4
     854:	10800017 	ldw	r2,0(r2)
     858:	1007883a 	mov	r3,r2
     85c:	00800034 	movhi	r2,0
     860:	10905d04 	addi	r2,r2,16756
     864:	10c00c15 	stw	r3,48(r2)
     868:	00800034 	movhi	r2,0
     86c:	10905d04 	addi	r2,r2,16756
     870:	10800a17 	ldw	r2,40(r2)
     874:	10800204 	addi	r2,r2,8
     878:	10800017 	ldw	r2,0(r2)
     87c:	10ffffcc 	andi	r3,r2,65535
     880:	00800034 	movhi	r2,0
     884:	10905d04 	addi	r2,r2,16756
     888:	10c01115 	stw	r3,68(r2)
     88c:	00800034 	movhi	r2,0
     890:	10905d04 	addi	r2,r2,16756
     894:	10800a17 	ldw	r2,40(r2)
     898:	10800204 	addi	r2,r2,8
     89c:	10800017 	ldw	r2,0(r2)
     8a0:	1006d43a 	srli	r3,r2,16
     8a4:	00800034 	movhi	r2,0
     8a8:	10905d04 	addi	r2,r2,16756
     8ac:	10c01215 	stw	r3,72(r2)
     8b0:	00800034 	movhi	r2,0
     8b4:	10905d04 	addi	r2,r2,16756
     8b8:	10800a17 	ldw	r2,40(r2)
     8bc:	10800304 	addi	r2,r2,12
     8c0:	10800017 	ldw	r2,0(r2)
     8c4:	1005d07a 	srai	r2,r2,1
     8c8:	10c0004c 	andi	r3,r2,1
     8cc:	00800034 	movhi	r2,0
     8d0:	10905d04 	addi	r2,r2,16756
     8d4:	10c00d15 	stw	r3,52(r2)
     8d8:	00800034 	movhi	r2,0
     8dc:	10905d04 	addi	r2,r2,16756
     8e0:	10800a17 	ldw	r2,40(r2)
     8e4:	10800304 	addi	r2,r2,12
     8e8:	10800017 	ldw	r2,0(r2)
     8ec:	1005d23a 	srai	r2,r2,8
     8f0:	108003cc 	andi	r2,r2,15
     8f4:	10800044 	addi	r2,r2,1
     8f8:	1007883a 	mov	r3,r2
     8fc:	00800034 	movhi	r2,0
     900:	10905d04 	addi	r2,r2,16756
     904:	10c00e15 	stw	r3,56(r2)
     908:	00800034 	movhi	r2,0
     90c:	10905d04 	addi	r2,r2,16756
     910:	10800a17 	ldw	r2,40(r2)
     914:	10800304 	addi	r2,r2,12
     918:	10800017 	ldw	r2,0(r2)
     91c:	1005d1ba 	srai	r2,r2,6
     920:	108000cc 	andi	r2,r2,3
     924:	10800044 	addi	r2,r2,1
     928:	1007883a 	mov	r3,r2
     92c:	00800034 	movhi	r2,0
     930:	10905d04 	addi	r2,r2,16756
     934:	10c00f15 	stw	r3,60(r2)
     938:	00800034 	movhi	r2,0
     93c:	10905d04 	addi	r2,r2,16756
     940:	10800e17 	ldw	r2,56(r2)
     944:	1007883a 	mov	r3,r2
     948:	00800034 	movhi	r2,0
     94c:	10905d04 	addi	r2,r2,16756
     950:	10800f17 	ldw	r2,60(r2)
     954:	100b883a 	mov	r5,r2
     958:	1809883a 	mov	r4,r3
     95c:	0002f680 	call	2f68 <__mulsi3>
     960:	e0bffec5 	stb	r2,-5(fp)
     964:	e0bffec3 	ldbu	r2,-5(fp)
     968:	10800268 	cmpgeui	r2,r2,9
     96c:	1000051e 	bne	r2,zero,984 <alt_sys_init+0x43c>
     970:	00800034 	movhi	r2,0
     974:	10905d04 	addi	r2,r2,16756
     978:	00c00044 	movi	r3,1
     97c:	10c01015 	stw	r3,64(r2)
     980:	00000c06 	br	9b4 <alt_sys_init+0x46c>
     984:	e0bffec3 	ldbu	r2,-5(fp)
     988:	10800468 	cmpgeui	r2,r2,17
     98c:	1000051e 	bne	r2,zero,9a4 <alt_sys_init+0x45c>
     990:	00800034 	movhi	r2,0
     994:	10905d04 	addi	r2,r2,16756
     998:	00c00084 	movi	r3,2
     99c:	10c01015 	stw	r3,64(r2)
     9a0:	00000406 	br	9b4 <alt_sys_init+0x46c>
     9a4:	00800034 	movhi	r2,0
     9a8:	10905d04 	addi	r2,r2,16756
     9ac:	00c00104 	movi	r3,4
     9b0:	10c01015 	stw	r3,64(r2)
     9b4:	00800034 	movhi	r2,0
     9b8:	10905d04 	addi	r2,r2,16756
     9bc:	10800a17 	ldw	r2,40(r2)
     9c0:	10800304 	addi	r2,r2,12
     9c4:	10800017 	ldw	r2,0(r2)
     9c8:	1005d43a 	srai	r2,r2,16
     9cc:	e0bfff05 	stb	r2,-4(fp)
     9d0:	00800034 	movhi	r2,0
     9d4:	10905d04 	addi	r2,r2,16756
     9d8:	10800a17 	ldw	r2,40(r2)
     9dc:	10800304 	addi	r2,r2,12
     9e0:	10800017 	ldw	r2,0(r2)
     9e4:	1004d63a 	srli	r2,r2,24
     9e8:	e0bfff45 	stb	r2,-3(fp)
     9ec:	00800034 	movhi	r2,0
     9f0:	10905d04 	addi	r2,r2,16756
     9f4:	10801017 	ldw	r2,64(r2)
     9f8:	10800058 	cmpnei	r2,r2,1
     9fc:	1000041e 	bne	r2,zero,a10 <alt_sys_init+0x4c8>
     a00:	00800034 	movhi	r2,0
     a04:	10905d04 	addi	r2,r2,16756
     a08:	10001315 	stw	zero,76(r2)
     a0c:	00000e06 	br	a48 <alt_sys_init+0x500>
     a10:	00800034 	movhi	r2,0
     a14:	10905d04 	addi	r2,r2,16756
     a18:	10801017 	ldw	r2,64(r2)
     a1c:	10800098 	cmpnei	r2,r2,2
     a20:	1000051e 	bne	r2,zero,a38 <alt_sys_init+0x4f0>
     a24:	00800034 	movhi	r2,0
     a28:	10905d04 	addi	r2,r2,16756
     a2c:	00c00044 	movi	r3,1
     a30:	10c01315 	stw	r3,76(r2)
     a34:	00000406 	br	a48 <alt_sys_init+0x500>
     a38:	00800034 	movhi	r2,0
     a3c:	10905d04 	addi	r2,r2,16756
     a40:	00c00084 	movi	r3,2
     a44:	10c01315 	stw	r3,76(r2)
     a48:	e0bfff03 	ldbu	r2,-4(fp)
     a4c:	00c00804 	movi	r3,32
     a50:	1885c83a 	sub	r2,r3,r2
     a54:	00ffffc4 	movi	r3,-1
     a58:	1886d83a 	srl	r3,r3,r2
     a5c:	00800034 	movhi	r2,0
     a60:	10905d04 	addi	r2,r2,16756
     a64:	10c01415 	stw	r3,80(r2)
     a68:	e0ffff03 	ldbu	r3,-4(fp)
     a6c:	00800034 	movhi	r2,0
     a70:	10905d04 	addi	r2,r2,16756
     a74:	10801317 	ldw	r2,76(r2)
     a78:	1887883a 	add	r3,r3,r2
     a7c:	00800034 	movhi	r2,0
     a80:	10905d04 	addi	r2,r2,16756
     a84:	10c01515 	stw	r3,84(r2)
     a88:	e0bfff43 	ldbu	r2,-3(fp)
     a8c:	00c00804 	movi	r3,32
     a90:	1885c83a 	sub	r2,r3,r2
     a94:	00ffffc4 	movi	r3,-1
     a98:	1886d83a 	srl	r3,r3,r2
     a9c:	00800034 	movhi	r2,0
     aa0:	10905d04 	addi	r2,r2,16756
     aa4:	10c01615 	stw	r3,88(r2)
     aa8:	01000034 	movhi	r4,0
     aac:	21105d04 	addi	r4,r4,16756
     ab0:	00004dc0 	call	4dc <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_RGB_RESAMPLER_INIT ( VGA_SUBSYSTEM_VGA_PIXEL_RGB_RESAMPLER, VGA_Subsystem_VGA_Pixel_RGB_Resampler);
     ab4:	00800034 	movhi	r2,0
     ab8:	10907404 	addi	r2,r2,16848
     abc:	10800a17 	ldw	r2,40(r2)
     ac0:	10800017 	ldw	r2,0(r2)
     ac4:	10c003cc 	andi	r3,r2,15
     ac8:	00800034 	movhi	r2,0
     acc:	10907404 	addi	r2,r2,16848
     ad0:	10c00b15 	stw	r3,44(r2)
     ad4:	00800034 	movhi	r2,0
     ad8:	10907404 	addi	r2,r2,16848
     adc:	10800a17 	ldw	r2,40(r2)
     ae0:	10800017 	ldw	r2,0(r2)
     ae4:	1005d13a 	srai	r2,r2,4
     ae8:	10c0004c 	andi	r3,r2,1
     aec:	00800034 	movhi	r2,0
     af0:	10907404 	addi	r2,r2,16848
     af4:	10c00c15 	stw	r3,48(r2)
     af8:	00800034 	movhi	r2,0
     afc:	10907404 	addi	r2,r2,16848
     b00:	10800a17 	ldw	r2,40(r2)
     b04:	10800017 	ldw	r2,0(r2)
     b08:	1005d17a 	srai	r2,r2,5
     b0c:	10c0004c 	andi	r3,r2,1
     b10:	00800034 	movhi	r2,0
     b14:	10907404 	addi	r2,r2,16848
     b18:	10c00d15 	stw	r3,52(r2)
     b1c:	00800034 	movhi	r2,0
     b20:	10907404 	addi	r2,r2,16848
     b24:	10800a17 	ldw	r2,40(r2)
     b28:	10800017 	ldw	r2,0(r2)
     b2c:	1005d43a 	srai	r2,r2,16
     b30:	10c003cc 	andi	r3,r2,15
     b34:	00800034 	movhi	r2,0
     b38:	10907404 	addi	r2,r2,16848
     b3c:	10c00e15 	stw	r3,56(r2)
     b40:	00800034 	movhi	r2,0
     b44:	10907404 	addi	r2,r2,16848
     b48:	10800a17 	ldw	r2,40(r2)
     b4c:	10800017 	ldw	r2,0(r2)
     b50:	1005d53a 	srai	r2,r2,20
     b54:	10c0004c 	andi	r3,r2,1
     b58:	00800034 	movhi	r2,0
     b5c:	10907404 	addi	r2,r2,16848
     b60:	10c00f15 	stw	r3,60(r2)
     b64:	00800034 	movhi	r2,0
     b68:	10907404 	addi	r2,r2,16848
     b6c:	10800a17 	ldw	r2,40(r2)
     b70:	10800017 	ldw	r2,0(r2)
     b74:	1005d57a 	srai	r2,r2,21
     b78:	10c0004c 	andi	r3,r2,1
     b7c:	00800034 	movhi	r2,0
     b80:	10907404 	addi	r2,r2,16848
     b84:	10c01015 	stw	r3,64(r2)
     b88:	01000034 	movhi	r4,0
     b8c:	21107404 	addi	r4,r4,16848
     b90:	00004dc0 	call	4dc <alt_dev_reg>
}
     b94:	0001883a 	nop
     b98:	e037883a 	mov	sp,fp
     b9c:	dfc00117 	ldw	ra,4(sp)
     ba0:	df000017 	ldw	fp,0(sp)
     ba4:	dec00204 	addi	sp,sp,8
     ba8:	f800283a 	ret

00000bac <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
     bac:	defffa04 	addi	sp,sp,-24
     bb0:	dfc00515 	stw	ra,20(sp)
     bb4:	df000415 	stw	fp,16(sp)
     bb8:	df000404 	addi	fp,sp,16
     bbc:	e13ffd15 	stw	r4,-12(fp)
     bc0:	e17ffe15 	stw	r5,-8(fp)
     bc4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     bc8:	e0bffd17 	ldw	r2,-12(fp)
     bcc:	10800017 	ldw	r2,0(r2)
     bd0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
     bd4:	e0bffc17 	ldw	r2,-16(fp)
     bd8:	10c00a04 	addi	r3,r2,40
     bdc:	e0bffd17 	ldw	r2,-12(fp)
     be0:	10800217 	ldw	r2,8(r2)
     be4:	100f883a 	mov	r7,r2
     be8:	e1bfff17 	ldw	r6,-4(fp)
     bec:	e17ffe17 	ldw	r5,-8(fp)
     bf0:	1809883a 	mov	r4,r3
     bf4:	00011d40 	call	11d4 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
     bf8:	e037883a 	mov	sp,fp
     bfc:	dfc00117 	ldw	ra,4(sp)
     c00:	df000017 	ldw	fp,0(sp)
     c04:	dec00204 	addi	sp,sp,8
     c08:	f800283a 	ret

00000c0c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
     c0c:	defffa04 	addi	sp,sp,-24
     c10:	dfc00515 	stw	ra,20(sp)
     c14:	df000415 	stw	fp,16(sp)
     c18:	df000404 	addi	fp,sp,16
     c1c:	e13ffd15 	stw	r4,-12(fp)
     c20:	e17ffe15 	stw	r5,-8(fp)
     c24:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     c28:	e0bffd17 	ldw	r2,-12(fp)
     c2c:	10800017 	ldw	r2,0(r2)
     c30:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
     c34:	e0bffc17 	ldw	r2,-16(fp)
     c38:	10c00a04 	addi	r3,r2,40
     c3c:	e0bffd17 	ldw	r2,-12(fp)
     c40:	10800217 	ldw	r2,8(r2)
     c44:	100f883a 	mov	r7,r2
     c48:	e1bfff17 	ldw	r6,-4(fp)
     c4c:	e17ffe17 	ldw	r5,-8(fp)
     c50:	1809883a 	mov	r4,r3
     c54:	00013f00 	call	13f0 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
     c58:	e037883a 	mov	sp,fp
     c5c:	dfc00117 	ldw	ra,4(sp)
     c60:	df000017 	ldw	fp,0(sp)
     c64:	dec00204 	addi	sp,sp,8
     c68:	f800283a 	ret

00000c6c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
     c6c:	defffc04 	addi	sp,sp,-16
     c70:	dfc00315 	stw	ra,12(sp)
     c74:	df000215 	stw	fp,8(sp)
     c78:	df000204 	addi	fp,sp,8
     c7c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     c80:	e0bfff17 	ldw	r2,-4(fp)
     c84:	10800017 	ldw	r2,0(r2)
     c88:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
     c8c:	e0bffe17 	ldw	r2,-8(fp)
     c90:	10c00a04 	addi	r3,r2,40
     c94:	e0bfff17 	ldw	r2,-4(fp)
     c98:	10800217 	ldw	r2,8(r2)
     c9c:	100b883a 	mov	r5,r2
     ca0:	1809883a 	mov	r4,r3
     ca4:	000107c0 	call	107c <altera_avalon_jtag_uart_close>
}
     ca8:	e037883a 	mov	sp,fp
     cac:	dfc00117 	ldw	ra,4(sp)
     cb0:	df000017 	ldw	fp,0(sp)
     cb4:	dec00204 	addi	sp,sp,8
     cb8:	f800283a 	ret

00000cbc <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
     cbc:	defffa04 	addi	sp,sp,-24
     cc0:	dfc00515 	stw	ra,20(sp)
     cc4:	df000415 	stw	fp,16(sp)
     cc8:	df000404 	addi	fp,sp,16
     ccc:	e13ffd15 	stw	r4,-12(fp)
     cd0:	e17ffe15 	stw	r5,-8(fp)
     cd4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
     cd8:	e0bffd17 	ldw	r2,-12(fp)
     cdc:	10800017 	ldw	r2,0(r2)
     ce0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
     ce4:	e0bffc17 	ldw	r2,-16(fp)
     ce8:	10800a04 	addi	r2,r2,40
     cec:	e1bfff17 	ldw	r6,-4(fp)
     cf0:	e17ffe17 	ldw	r5,-8(fp)
     cf4:	1009883a 	mov	r4,r2
     cf8:	00010e40 	call	10e4 <altera_avalon_jtag_uart_ioctl>
}
     cfc:	e037883a 	mov	sp,fp
     d00:	dfc00117 	ldw	ra,4(sp)
     d04:	df000017 	ldw	fp,0(sp)
     d08:	dec00204 	addi	sp,sp,8
     d0c:	f800283a 	ret

00000d10 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
     d10:	defffa04 	addi	sp,sp,-24
     d14:	dfc00515 	stw	ra,20(sp)
     d18:	df000415 	stw	fp,16(sp)
     d1c:	df000404 	addi	fp,sp,16
     d20:	e13ffd15 	stw	r4,-12(fp)
     d24:	e17ffe15 	stw	r5,-8(fp)
     d28:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     d2c:	e0bffd17 	ldw	r2,-12(fp)
     d30:	00c00044 	movi	r3,1
     d34:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
     d38:	e0bffd17 	ldw	r2,-12(fp)
     d3c:	10800017 	ldw	r2,0(r2)
     d40:	10800104 	addi	r2,r2,4
     d44:	1007883a 	mov	r3,r2
     d48:	e0bffd17 	ldw	r2,-12(fp)
     d4c:	10800817 	ldw	r2,32(r2)
     d50:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
     d54:	e0bffe17 	ldw	r2,-8(fp)
     d58:	e0ffff17 	ldw	r3,-4(fp)
     d5c:	d8000015 	stw	zero,0(sp)
     d60:	e1fffd17 	ldw	r7,-12(fp)
     d64:	01800034 	movhi	r6,0
     d68:	31837404 	addi	r6,r6,3536
     d6c:	180b883a 	mov	r5,r3
     d70:	1009883a 	mov	r4,r2
     d74:	0001cac0 	call	1cac <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
     d78:	e0bffd17 	ldw	r2,-12(fp)
     d7c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
     d80:	e0bffd17 	ldw	r2,-12(fp)
     d84:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
     d88:	d0e5f417 	ldw	r3,-26672(gp)
     d8c:	e1fffd17 	ldw	r7,-12(fp)
     d90:	01800034 	movhi	r6,0
     d94:	3183f704 	addi	r6,r6,4060
     d98:	180b883a 	mov	r5,r3
     d9c:	1009883a 	mov	r4,r2
     da0:	00017080 	call	1708 <alt_alarm_start>
     da4:	1000040e 	bge	r2,zero,db8 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
     da8:	e0fffd17 	ldw	r3,-12(fp)
     dac:	00a00034 	movhi	r2,32768
     db0:	10bfffc4 	addi	r2,r2,-1
     db4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
     db8:	0001883a 	nop
     dbc:	e037883a 	mov	sp,fp
     dc0:	dfc00117 	ldw	ra,4(sp)
     dc4:	df000017 	ldw	fp,0(sp)
     dc8:	dec00204 	addi	sp,sp,8
     dcc:	f800283a 	ret

00000dd0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
     dd0:	defff804 	addi	sp,sp,-32
     dd4:	df000715 	stw	fp,28(sp)
     dd8:	df000704 	addi	fp,sp,28
     ddc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
     de0:	e0bfff17 	ldw	r2,-4(fp)
     de4:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
     de8:	e0bffb17 	ldw	r2,-20(fp)
     dec:	10800017 	ldw	r2,0(r2)
     df0:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     df4:	e0bffc17 	ldw	r2,-16(fp)
     df8:	10800104 	addi	r2,r2,4
     dfc:	10800037 	ldwio	r2,0(r2)
     e00:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
     e04:	e0bffd17 	ldw	r2,-12(fp)
     e08:	1080c00c 	andi	r2,r2,768
     e0c:	10006d26 	beq	r2,zero,fc4 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
     e10:	e0bffd17 	ldw	r2,-12(fp)
     e14:	1080400c 	andi	r2,r2,256
     e18:	10003526 	beq	r2,zero,ef0 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
     e1c:	00800074 	movhi	r2,1
     e20:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	10800a17 	ldw	r2,40(r2)
     e2c:	10800044 	addi	r2,r2,1
     e30:	1081ffcc 	andi	r2,r2,2047
     e34:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
     e38:	e0bffb17 	ldw	r2,-20(fp)
     e3c:	10c00b17 	ldw	r3,44(r2)
     e40:	e0bffe17 	ldw	r2,-8(fp)
     e44:	18801526 	beq	r3,r2,e9c <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
     e48:	e0bffc17 	ldw	r2,-16(fp)
     e4c:	10800037 	ldwio	r2,0(r2)
     e50:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
     e54:	e0bff917 	ldw	r2,-28(fp)
     e58:	10a0000c 	andi	r2,r2,32768
     e5c:	10001126 	beq	r2,zero,ea4 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
     e60:	e0bffb17 	ldw	r2,-20(fp)
     e64:	10800a17 	ldw	r2,40(r2)
     e68:	e0fff917 	ldw	r3,-28(fp)
     e6c:	1809883a 	mov	r4,r3
     e70:	e0fffb17 	ldw	r3,-20(fp)
     e74:	1885883a 	add	r2,r3,r2
     e78:	10800e04 	addi	r2,r2,56
     e7c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     e80:	e0bffb17 	ldw	r2,-20(fp)
     e84:	10800a17 	ldw	r2,40(r2)
     e88:	10800044 	addi	r2,r2,1
     e8c:	10c1ffcc 	andi	r3,r2,2047
     e90:	e0bffb17 	ldw	r2,-20(fp)
     e94:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
     e98:	003fe206 	br	e24 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000e24>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
     e9c:	0001883a 	nop
     ea0:	00000106 	br	ea8 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
     ea4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
     ea8:	e0bff917 	ldw	r2,-28(fp)
     eac:	10bfffec 	andhi	r2,r2,65535
     eb0:	10000f26 	beq	r2,zero,ef0 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     eb4:	e0bffb17 	ldw	r2,-20(fp)
     eb8:	10c00817 	ldw	r3,32(r2)
     ebc:	00bfff84 	movi	r2,-2
     ec0:	1886703a 	and	r3,r3,r2
     ec4:	e0bffb17 	ldw	r2,-20(fp)
     ec8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
     ecc:	e0bffc17 	ldw	r2,-16(fp)
     ed0:	10800104 	addi	r2,r2,4
     ed4:	1007883a 	mov	r3,r2
     ed8:	e0bffb17 	ldw	r2,-20(fp)
     edc:	10800817 	ldw	r2,32(r2)
     ee0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     ee4:	e0bffc17 	ldw	r2,-16(fp)
     ee8:	10800104 	addi	r2,r2,4
     eec:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
     ef0:	e0bffd17 	ldw	r2,-12(fp)
     ef4:	1080800c 	andi	r2,r2,512
     ef8:	103fbe26 	beq	r2,zero,df4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000df4>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
     efc:	e0bffd17 	ldw	r2,-12(fp)
     f00:	1004d43a 	srli	r2,r2,16
     f04:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
     f08:	00001406 	br	f5c <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
     f0c:	e0bffc17 	ldw	r2,-16(fp)
     f10:	e0fffb17 	ldw	r3,-20(fp)
     f14:	18c00d17 	ldw	r3,52(r3)
     f18:	e13ffb17 	ldw	r4,-20(fp)
     f1c:	20c7883a 	add	r3,r4,r3
     f20:	18c20e04 	addi	r3,r3,2104
     f24:	18c00003 	ldbu	r3,0(r3)
     f28:	18c03fcc 	andi	r3,r3,255
     f2c:	18c0201c 	xori	r3,r3,128
     f30:	18ffe004 	addi	r3,r3,-128
     f34:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     f38:	e0bffb17 	ldw	r2,-20(fp)
     f3c:	10800d17 	ldw	r2,52(r2)
     f40:	10800044 	addi	r2,r2,1
     f44:	10c1ffcc 	andi	r3,r2,2047
     f48:	e0bffb17 	ldw	r2,-20(fp)
     f4c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
     f50:	e0bffa17 	ldw	r2,-24(fp)
     f54:	10bfffc4 	addi	r2,r2,-1
     f58:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
     f5c:	e0bffa17 	ldw	r2,-24(fp)
     f60:	10000526 	beq	r2,zero,f78 <altera_avalon_jtag_uart_irq+0x1a8>
     f64:	e0bffb17 	ldw	r2,-20(fp)
     f68:	10c00d17 	ldw	r3,52(r2)
     f6c:	e0bffb17 	ldw	r2,-20(fp)
     f70:	10800c17 	ldw	r2,48(r2)
     f74:	18bfe51e 	bne	r3,r2,f0c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000f0c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
     f78:	e0bffa17 	ldw	r2,-24(fp)
     f7c:	103f9d26 	beq	r2,zero,df4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000df4>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     f80:	e0bffb17 	ldw	r2,-20(fp)
     f84:	10c00817 	ldw	r3,32(r2)
     f88:	00bfff44 	movi	r2,-3
     f8c:	1886703a 	and	r3,r3,r2
     f90:	e0bffb17 	ldw	r2,-20(fp)
     f94:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     f98:	e0bffb17 	ldw	r2,-20(fp)
     f9c:	10800017 	ldw	r2,0(r2)
     fa0:	10800104 	addi	r2,r2,4
     fa4:	1007883a 	mov	r3,r2
     fa8:	e0bffb17 	ldw	r2,-20(fp)
     fac:	10800817 	ldw	r2,32(r2)
     fb0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     fb4:	e0bffc17 	ldw	r2,-16(fp)
     fb8:	10800104 	addi	r2,r2,4
     fbc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
     fc0:	003f8c06 	br	df4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000df4>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
     fc4:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
     fc8:	0001883a 	nop
     fcc:	e037883a 	mov	sp,fp
     fd0:	df000017 	ldw	fp,0(sp)
     fd4:	dec00104 	addi	sp,sp,4
     fd8:	f800283a 	ret

00000fdc <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
     fdc:	defff804 	addi	sp,sp,-32
     fe0:	df000715 	stw	fp,28(sp)
     fe4:	df000704 	addi	fp,sp,28
     fe8:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
     fec:	e0bffb17 	ldw	r2,-20(fp)
     ff0:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
     ff4:	e0bff917 	ldw	r2,-28(fp)
     ff8:	10800017 	ldw	r2,0(r2)
     ffc:	10800104 	addi	r2,r2,4
    1000:	10800037 	ldwio	r2,0(r2)
    1004:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
    1008:	e0bffa17 	ldw	r2,-24(fp)
    100c:	1081000c 	andi	r2,r2,1024
    1010:	10000b26 	beq	r2,zero,1040 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    1014:	e0bff917 	ldw	r2,-28(fp)
    1018:	10800017 	ldw	r2,0(r2)
    101c:	10800104 	addi	r2,r2,4
    1020:	1007883a 	mov	r3,r2
    1024:	e0bff917 	ldw	r2,-28(fp)
    1028:	10800817 	ldw	r2,32(r2)
    102c:	10810014 	ori	r2,r2,1024
    1030:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
    1034:	e0bff917 	ldw	r2,-28(fp)
    1038:	10000915 	stw	zero,36(r2)
    103c:	00000a06 	br	1068 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
    1040:	e0bff917 	ldw	r2,-28(fp)
    1044:	10c00917 	ldw	r3,36(r2)
    1048:	00a00034 	movhi	r2,32768
    104c:	10bfff04 	addi	r2,r2,-4
    1050:	10c00536 	bltu	r2,r3,1068 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
    1054:	e0bff917 	ldw	r2,-28(fp)
    1058:	10800917 	ldw	r2,36(r2)
    105c:	10c00044 	addi	r3,r2,1
    1060:	e0bff917 	ldw	r2,-28(fp)
    1064:	10c00915 	stw	r3,36(r2)
    1068:	d0a5f417 	ldw	r2,-26672(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
    106c:	e037883a 	mov	sp,fp
    1070:	df000017 	ldw	fp,0(sp)
    1074:	dec00104 	addi	sp,sp,4
    1078:	f800283a 	ret

0000107c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
    107c:	defffd04 	addi	sp,sp,-12
    1080:	df000215 	stw	fp,8(sp)
    1084:	df000204 	addi	fp,sp,8
    1088:	e13ffe15 	stw	r4,-8(fp)
    108c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    1090:	00000506 	br	10a8 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    1094:	e0bfff17 	ldw	r2,-4(fp)
    1098:	1090000c 	andi	r2,r2,16384
    109c:	10000226 	beq	r2,zero,10a8 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
    10a0:	00bffd44 	movi	r2,-11
    10a4:	00000b06 	br	10d4 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    10a8:	e0bffe17 	ldw	r2,-8(fp)
    10ac:	10c00d17 	ldw	r3,52(r2)
    10b0:	e0bffe17 	ldw	r2,-8(fp)
    10b4:	10800c17 	ldw	r2,48(r2)
    10b8:	18800526 	beq	r3,r2,10d0 <altera_avalon_jtag_uart_close+0x54>
    10bc:	e0bffe17 	ldw	r2,-8(fp)
    10c0:	10c00917 	ldw	r3,36(r2)
    10c4:	e0bffe17 	ldw	r2,-8(fp)
    10c8:	10800117 	ldw	r2,4(r2)
    10cc:	18bff136 	bltu	r3,r2,1094 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001094>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    10d0:	0005883a 	mov	r2,zero
}
    10d4:	e037883a 	mov	sp,fp
    10d8:	df000017 	ldw	fp,0(sp)
    10dc:	dec00104 	addi	sp,sp,4
    10e0:	f800283a 	ret

000010e4 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
    10e4:	defffa04 	addi	sp,sp,-24
    10e8:	df000515 	stw	fp,20(sp)
    10ec:	df000504 	addi	fp,sp,20
    10f0:	e13ffd15 	stw	r4,-12(fp)
    10f4:	e17ffe15 	stw	r5,-8(fp)
    10f8:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
    10fc:	00bff9c4 	movi	r2,-25
    1100:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10da8060 	cmpeqi	r3,r2,27137
    110c:	1800031e 	bne	r3,zero,111c <altera_avalon_jtag_uart_ioctl+0x38>
    1110:	109a80a0 	cmpeqi	r2,r2,27138
    1114:	1000181e 	bne	r2,zero,1178 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
    1118:	00002906 	br	11c0 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    111c:	e0bffd17 	ldw	r2,-12(fp)
    1120:	10c00117 	ldw	r3,4(r2)
    1124:	00a00034 	movhi	r2,32768
    1128:	10bfffc4 	addi	r2,r2,-1
    112c:	18802126 	beq	r3,r2,11b4 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
    1130:	e0bfff17 	ldw	r2,-4(fp)
    1134:	10800017 	ldw	r2,0(r2)
    1138:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    113c:	e0bffc17 	ldw	r2,-16(fp)
    1140:	10800090 	cmplti	r2,r2,2
    1144:	1000061e 	bne	r2,zero,1160 <altera_avalon_jtag_uart_ioctl+0x7c>
    1148:	e0fffc17 	ldw	r3,-16(fp)
    114c:	00a00034 	movhi	r2,32768
    1150:	10bfffc4 	addi	r2,r2,-1
    1154:	18800226 	beq	r3,r2,1160 <altera_avalon_jtag_uart_ioctl+0x7c>
    1158:	e0bffc17 	ldw	r2,-16(fp)
    115c:	00000206 	br	1168 <altera_avalon_jtag_uart_ioctl+0x84>
    1160:	00a00034 	movhi	r2,32768
    1164:	10bfff84 	addi	r2,r2,-2
    1168:	e0fffd17 	ldw	r3,-12(fp)
    116c:	18800115 	stw	r2,4(r3)
      rc = 0;
    1170:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    1174:	00000f06 	br	11b4 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    1178:	e0bffd17 	ldw	r2,-12(fp)
    117c:	10c00117 	ldw	r3,4(r2)
    1180:	00a00034 	movhi	r2,32768
    1184:	10bfffc4 	addi	r2,r2,-1
    1188:	18800c26 	beq	r3,r2,11bc <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	10c00917 	ldw	r3,36(r2)
    1194:	e0bffd17 	ldw	r2,-12(fp)
    1198:	10800117 	ldw	r2,4(r2)
    119c:	1885803a 	cmpltu	r2,r3,r2
    11a0:	10c03fcc 	andi	r3,r2,255
    11a4:	e0bfff17 	ldw	r2,-4(fp)
    11a8:	10c00015 	stw	r3,0(r2)
      rc = 0;
    11ac:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    11b0:	00000206 	br	11bc <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
    11b4:	0001883a 	nop
    11b8:	00000106 	br	11c0 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
    11bc:	0001883a 	nop

  default:
    break;
  }

  return rc;
    11c0:	e0bffb17 	ldw	r2,-20(fp)
}
    11c4:	e037883a 	mov	sp,fp
    11c8:	df000017 	ldw	fp,0(sp)
    11cc:	dec00104 	addi	sp,sp,4
    11d0:	f800283a 	ret

000011d4 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    11d4:	defff304 	addi	sp,sp,-52
    11d8:	dfc00c15 	stw	ra,48(sp)
    11dc:	df000b15 	stw	fp,44(sp)
    11e0:	df000b04 	addi	fp,sp,44
    11e4:	e13ffc15 	stw	r4,-16(fp)
    11e8:	e17ffd15 	stw	r5,-12(fp)
    11ec:	e1bffe15 	stw	r6,-8(fp)
    11f0:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
    11f4:	e0bffd17 	ldw	r2,-12(fp)
    11f8:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    11fc:	00004706 	br	131c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    1200:	e0bffc17 	ldw	r2,-16(fp)
    1204:	10800a17 	ldw	r2,40(r2)
    1208:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
    120c:	e0bffc17 	ldw	r2,-16(fp)
    1210:	10800b17 	ldw	r2,44(r2)
    1214:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
    1218:	e0fff717 	ldw	r3,-36(fp)
    121c:	e0bff817 	ldw	r2,-32(fp)
    1220:	18800536 	bltu	r3,r2,1238 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
    1224:	e0fff717 	ldw	r3,-36(fp)
    1228:	e0bff817 	ldw	r2,-32(fp)
    122c:	1885c83a 	sub	r2,r3,r2
    1230:	e0bff615 	stw	r2,-40(fp)
    1234:	00000406 	br	1248 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    1238:	00c20004 	movi	r3,2048
    123c:	e0bff817 	ldw	r2,-32(fp)
    1240:	1885c83a 	sub	r2,r3,r2
    1244:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    1248:	e0bff617 	ldw	r2,-40(fp)
    124c:	10001e26 	beq	r2,zero,12c8 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	e0bff617 	ldw	r2,-40(fp)
    1258:	1880022e 	bgeu	r3,r2,1264 <altera_avalon_jtag_uart_read+0x90>
        n = space;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
    1264:	e0bffc17 	ldw	r2,-16(fp)
    1268:	10c00e04 	addi	r3,r2,56
    126c:	e0bff817 	ldw	r2,-32(fp)
    1270:	1885883a 	add	r2,r3,r2
    1274:	e1bff617 	ldw	r6,-40(fp)
    1278:	100b883a 	mov	r5,r2
    127c:	e13ff517 	ldw	r4,-44(fp)
    1280:	000293c0 	call	293c <memcpy>
      ptr   += n;
    1284:	e0fff517 	ldw	r3,-44(fp)
    1288:	e0bff617 	ldw	r2,-40(fp)
    128c:	1885883a 	add	r2,r3,r2
    1290:	e0bff515 	stw	r2,-44(fp)
      space -= n;
    1294:	e0fffe17 	ldw	r3,-8(fp)
    1298:	e0bff617 	ldw	r2,-40(fp)
    129c:	1885c83a 	sub	r2,r3,r2
    12a0:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    12a4:	e0fff817 	ldw	r3,-32(fp)
    12a8:	e0bff617 	ldw	r2,-40(fp)
    12ac:	1885883a 	add	r2,r3,r2
    12b0:	10c1ffcc 	andi	r3,r2,2047
    12b4:	e0bffc17 	ldw	r2,-16(fp)
    12b8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
    12bc:	e0bffe17 	ldw	r2,-8(fp)
    12c0:	00bfcf16 	blt	zero,r2,1200 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001200>
    12c4:	00000106 	br	12cc <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
    12c8:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
    12cc:	e0fff517 	ldw	r3,-44(fp)
    12d0:	e0bffd17 	ldw	r2,-12(fp)
    12d4:	1880141e 	bne	r3,r2,1328 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    12d8:	e0bfff17 	ldw	r2,-4(fp)
    12dc:	1090000c 	andi	r2,r2,16384
    12e0:	1000131e 	bne	r2,zero,1330 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    12e4:	0001883a 	nop
    12e8:	e0bffc17 	ldw	r2,-16(fp)
    12ec:	10c00a17 	ldw	r3,40(r2)
    12f0:	e0bff717 	ldw	r2,-36(fp)
    12f4:	1880051e 	bne	r3,r2,130c <altera_avalon_jtag_uart_read+0x138>
    12f8:	e0bffc17 	ldw	r2,-16(fp)
    12fc:	10c00917 	ldw	r3,36(r2)
    1300:	e0bffc17 	ldw	r2,-16(fp)
    1304:	10800117 	ldw	r2,4(r2)
    1308:	18bff736 	bltu	r3,r2,12e8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70012e8>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    130c:	e0bffc17 	ldw	r2,-16(fp)
    1310:	10c00a17 	ldw	r3,40(r2)
    1314:	e0bff717 	ldw	r2,-36(fp)
    1318:	18800726 	beq	r3,r2,1338 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    131c:	e0bffe17 	ldw	r2,-8(fp)
    1320:	00bfb716 	blt	zero,r2,1200 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001200>
    1324:	00000506 	br	133c <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
    1328:	0001883a 	nop
    132c:	00000306 	br	133c <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
    1330:	0001883a 	nop
    1334:	00000106 	br	133c <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
    1338:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    133c:	e0fff517 	ldw	r3,-44(fp)
    1340:	e0bffd17 	ldw	r2,-12(fp)
    1344:	18801826 	beq	r3,r2,13a8 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1348:	0005303a 	rdctl	r2,status
    134c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1350:	e0fffb17 	ldw	r3,-20(fp)
    1354:	00bfff84 	movi	r2,-2
    1358:	1884703a 	and	r2,r3,r2
    135c:	1001703a 	wrctl	status,r2
  
  return context;
    1360:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    1364:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    1368:	e0bffc17 	ldw	r2,-16(fp)
    136c:	10800817 	ldw	r2,32(r2)
    1370:	10c00054 	ori	r3,r2,1
    1374:	e0bffc17 	ldw	r2,-16(fp)
    1378:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    137c:	e0bffc17 	ldw	r2,-16(fp)
    1380:	10800017 	ldw	r2,0(r2)
    1384:	10800104 	addi	r2,r2,4
    1388:	1007883a 	mov	r3,r2
    138c:	e0bffc17 	ldw	r2,-16(fp)
    1390:	10800817 	ldw	r2,32(r2)
    1394:	18800035 	stwio	r2,0(r3)
    1398:	e0bffa17 	ldw	r2,-24(fp)
    139c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    13a0:	e0bff917 	ldw	r2,-28(fp)
    13a4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    13a8:	e0fff517 	ldw	r3,-44(fp)
    13ac:	e0bffd17 	ldw	r2,-12(fp)
    13b0:	18800426 	beq	r3,r2,13c4 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
    13b4:	e0fff517 	ldw	r3,-44(fp)
    13b8:	e0bffd17 	ldw	r2,-12(fp)
    13bc:	1885c83a 	sub	r2,r3,r2
    13c0:	00000606 	br	13dc <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
    13c4:	e0bfff17 	ldw	r2,-4(fp)
    13c8:	1090000c 	andi	r2,r2,16384
    13cc:	10000226 	beq	r2,zero,13d8 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
    13d0:	00bffd44 	movi	r2,-11
    13d4:	00000106 	br	13dc <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
    13d8:	00bffec4 	movi	r2,-5
}
    13dc:	e037883a 	mov	sp,fp
    13e0:	dfc00117 	ldw	ra,4(sp)
    13e4:	df000017 	ldw	fp,0(sp)
    13e8:	dec00204 	addi	sp,sp,8
    13ec:	f800283a 	ret

000013f0 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    13f0:	defff304 	addi	sp,sp,-52
    13f4:	dfc00c15 	stw	ra,48(sp)
    13f8:	df000b15 	stw	fp,44(sp)
    13fc:	df000b04 	addi	fp,sp,44
    1400:	e13ffc15 	stw	r4,-16(fp)
    1404:	e17ffd15 	stw	r5,-12(fp)
    1408:	e1bffe15 	stw	r6,-8(fp)
    140c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    1410:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    1414:	e0bffd17 	ldw	r2,-12(fp)
    1418:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    141c:	00003706 	br	14fc <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    1420:	e0bffc17 	ldw	r2,-16(fp)
    1424:	10800c17 	ldw	r2,48(r2)
    1428:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
    142c:	e0bffc17 	ldw	r2,-16(fp)
    1430:	10800d17 	ldw	r2,52(r2)
    1434:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
    1438:	e0fff917 	ldw	r3,-28(fp)
    143c:	e0bff517 	ldw	r2,-44(fp)
    1440:	1880062e 	bgeu	r3,r2,145c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    1444:	e0fff517 	ldw	r3,-44(fp)
    1448:	e0bff917 	ldw	r2,-28(fp)
    144c:	1885c83a 	sub	r2,r3,r2
    1450:	10bfffc4 	addi	r2,r2,-1
    1454:	e0bff615 	stw	r2,-40(fp)
    1458:	00000b06 	br	1488 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
    145c:	e0bff517 	ldw	r2,-44(fp)
    1460:	10000526 	beq	r2,zero,1478 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    1464:	00c20004 	movi	r3,2048
    1468:	e0bff917 	ldw	r2,-28(fp)
    146c:	1885c83a 	sub	r2,r3,r2
    1470:	e0bff615 	stw	r2,-40(fp)
    1474:	00000406 	br	1488 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    1478:	00c1ffc4 	movi	r3,2047
    147c:	e0bff917 	ldw	r2,-28(fp)
    1480:	1885c83a 	sub	r2,r3,r2
    1484:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    1488:	e0bff617 	ldw	r2,-40(fp)
    148c:	10001e26 	beq	r2,zero,1508 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
    1490:	e0fffe17 	ldw	r3,-8(fp)
    1494:	e0bff617 	ldw	r2,-40(fp)
    1498:	1880022e 	bgeu	r3,r2,14a4 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
    149c:	e0bffe17 	ldw	r2,-8(fp)
    14a0:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    14a4:	e0bffc17 	ldw	r2,-16(fp)
    14a8:	10c20e04 	addi	r3,r2,2104
    14ac:	e0bff917 	ldw	r2,-28(fp)
    14b0:	1885883a 	add	r2,r3,r2
    14b4:	e1bff617 	ldw	r6,-40(fp)
    14b8:	e17ffd17 	ldw	r5,-12(fp)
    14bc:	1009883a 	mov	r4,r2
    14c0:	000293c0 	call	293c <memcpy>
      ptr   += n;
    14c4:	e0fffd17 	ldw	r3,-12(fp)
    14c8:	e0bff617 	ldw	r2,-40(fp)
    14cc:	1885883a 	add	r2,r3,r2
    14d0:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
    14d4:	e0fffe17 	ldw	r3,-8(fp)
    14d8:	e0bff617 	ldw	r2,-40(fp)
    14dc:	1885c83a 	sub	r2,r3,r2
    14e0:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    14e4:	e0fff917 	ldw	r3,-28(fp)
    14e8:	e0bff617 	ldw	r2,-40(fp)
    14ec:	1885883a 	add	r2,r3,r2
    14f0:	10c1ffcc 	andi	r3,r2,2047
    14f4:	e0bffc17 	ldw	r2,-16(fp)
    14f8:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	00bfc716 	blt	zero,r2,1420 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001420>
    1504:	00000106 	br	150c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
    1508:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    150c:	0005303a 	rdctl	r2,status
    1510:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1514:	e0fffb17 	ldw	r3,-20(fp)
    1518:	00bfff84 	movi	r2,-2
    151c:	1884703a 	and	r2,r3,r2
    1520:	1001703a 	wrctl	status,r2
  
  return context;
    1524:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    1528:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    152c:	e0bffc17 	ldw	r2,-16(fp)
    1530:	10800817 	ldw	r2,32(r2)
    1534:	10c00094 	ori	r3,r2,2
    1538:	e0bffc17 	ldw	r2,-16(fp)
    153c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1540:	e0bffc17 	ldw	r2,-16(fp)
    1544:	10800017 	ldw	r2,0(r2)
    1548:	10800104 	addi	r2,r2,4
    154c:	1007883a 	mov	r3,r2
    1550:	e0bffc17 	ldw	r2,-16(fp)
    1554:	10800817 	ldw	r2,32(r2)
    1558:	18800035 	stwio	r2,0(r3)
    155c:	e0bffa17 	ldw	r2,-24(fp)
    1560:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1564:	e0bff817 	ldw	r2,-32(fp)
    1568:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    156c:	e0bffe17 	ldw	r2,-8(fp)
    1570:	0080100e 	bge	zero,r2,15b4 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
    1574:	e0bfff17 	ldw	r2,-4(fp)
    1578:	1090000c 	andi	r2,r2,16384
    157c:	1000101e 	bne	r2,zero,15c0 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    1580:	0001883a 	nop
    1584:	e0bffc17 	ldw	r2,-16(fp)
    1588:	10c00d17 	ldw	r3,52(r2)
    158c:	e0bff517 	ldw	r2,-44(fp)
    1590:	1880051e 	bne	r3,r2,15a8 <altera_avalon_jtag_uart_write+0x1b8>
    1594:	e0bffc17 	ldw	r2,-16(fp)
    1598:	10c00917 	ldw	r3,36(r2)
    159c:	e0bffc17 	ldw	r2,-16(fp)
    15a0:	10800117 	ldw	r2,4(r2)
    15a4:	18bff736 	bltu	r3,r2,1584 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001584>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
    15a8:	e0bffc17 	ldw	r2,-16(fp)
    15ac:	10800917 	ldw	r2,36(r2)
    15b0:	1000051e 	bne	r2,zero,15c8 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
    15b4:	e0bffe17 	ldw	r2,-8(fp)
    15b8:	00bfd016 	blt	zero,r2,14fc <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70014fc>
    15bc:	00000306 	br	15cc <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
    15c0:	0001883a 	nop
    15c4:	00000106 	br	15cc <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
    15c8:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    15cc:	e0fffd17 	ldw	r3,-12(fp)
    15d0:	e0bff717 	ldw	r2,-36(fp)
    15d4:	18800426 	beq	r3,r2,15e8 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
    15d8:	e0fffd17 	ldw	r3,-12(fp)
    15dc:	e0bff717 	ldw	r2,-36(fp)
    15e0:	1885c83a 	sub	r2,r3,r2
    15e4:	00000606 	br	1600 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
    15e8:	e0bfff17 	ldw	r2,-4(fp)
    15ec:	1090000c 	andi	r2,r2,16384
    15f0:	10000226 	beq	r2,zero,15fc <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
    15f4:	00bffd44 	movi	r2,-11
    15f8:	00000106 	br	1600 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    15fc:	00bffec4 	movi	r2,-5
}
    1600:	e037883a 	mov	sp,fp
    1604:	dfc00117 	ldw	ra,4(sp)
    1608:	df000017 	ldw	fp,0(sp)
    160c:	dec00204 	addi	sp,sp,8
    1610:	f800283a 	ret

00001614 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    1614:	defffa04 	addi	sp,sp,-24
    1618:	dfc00515 	stw	ra,20(sp)
    161c:	df000415 	stw	fp,16(sp)
    1620:	df000404 	addi	fp,sp,16
    1624:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    1628:	0007883a 	mov	r3,zero
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    1634:	e0bfff17 	ldw	r2,-4(fp)
    1638:	10800104 	addi	r2,r2,4
    163c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1640:	0005303a 	rdctl	r2,status
    1644:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1648:	e0fffd17 	ldw	r3,-12(fp)
    164c:	00bfff84 	movi	r2,-2
    1650:	1884703a 	and	r2,r3,r2
    1654:	1001703a 	wrctl	status,r2
  
  return context;
    1658:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    165c:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
    1660:	00024500 	call	2450 <alt_tick>
    1664:	e0bffc17 	ldw	r2,-16(fp)
    1668:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    166c:	e0bffe17 	ldw	r2,-8(fp)
    1670:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    1674:	0001883a 	nop
    1678:	e037883a 	mov	sp,fp
    167c:	dfc00117 	ldw	ra,4(sp)
    1680:	df000017 	ldw	fp,0(sp)
    1684:	dec00204 	addi	sp,sp,8
    1688:	f800283a 	ret

0000168c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    168c:	defff804 	addi	sp,sp,-32
    1690:	dfc00715 	stw	ra,28(sp)
    1694:	df000615 	stw	fp,24(sp)
    1698:	df000604 	addi	fp,sp,24
    169c:	e13ffc15 	stw	r4,-16(fp)
    16a0:	e17ffd15 	stw	r5,-12(fp)
    16a4:	e1bffe15 	stw	r6,-8(fp)
    16a8:	e1ffff15 	stw	r7,-4(fp)
    16ac:	e0bfff17 	ldw	r2,-4(fp)
    16b0:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    16b4:	d0a5f417 	ldw	r2,-26672(gp)
    16b8:	1000021e 	bne	r2,zero,16c4 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
    16bc:	e0bffb17 	ldw	r2,-20(fp)
    16c0:	d0a5f415 	stw	r2,-26672(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    16c4:	e0bffc17 	ldw	r2,-16(fp)
    16c8:	10800104 	addi	r2,r2,4
    16cc:	00c001c4 	movi	r3,7
    16d0:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
    16d4:	d8000015 	stw	zero,0(sp)
    16d8:	e1fffc17 	ldw	r7,-16(fp)
    16dc:	01800034 	movhi	r6,0
    16e0:	31858504 	addi	r6,r6,5652
    16e4:	e17ffe17 	ldw	r5,-8(fp)
    16e8:	e13ffd17 	ldw	r4,-12(fp)
    16ec:	0001cac0 	call	1cac <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
    16f0:	0001883a 	nop
    16f4:	e037883a 	mov	sp,fp
    16f8:	dfc00117 	ldw	ra,4(sp)
    16fc:	df000017 	ldw	fp,0(sp)
    1700:	dec00204 	addi	sp,sp,8
    1704:	f800283a 	ret

00001708 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    1708:	defff504 	addi	sp,sp,-44
    170c:	df000a15 	stw	fp,40(sp)
    1710:	df000a04 	addi	fp,sp,40
    1714:	e13ffc15 	stw	r4,-16(fp)
    1718:	e17ffd15 	stw	r5,-12(fp)
    171c:	e1bffe15 	stw	r6,-8(fp)
    1720:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    1724:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    1728:	d0a5f417 	ldw	r2,-26672(gp)
  
  if (alt_ticks_per_second ())
    172c:	10003c26 	beq	r2,zero,1820 <alt_alarm_start+0x118>
  {
    if (alarm)
    1730:	e0bffc17 	ldw	r2,-16(fp)
    1734:	10003826 	beq	r2,zero,1818 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
    1738:	e0bffc17 	ldw	r2,-16(fp)
    173c:	e0fffe17 	ldw	r3,-8(fp)
    1740:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
    1744:	e0bffc17 	ldw	r2,-16(fp)
    1748:	e0ffff17 	ldw	r3,-4(fp)
    174c:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1750:	0005303a 	rdctl	r2,status
    1754:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1758:	e0fff917 	ldw	r3,-28(fp)
    175c:	00bfff84 	movi	r2,-2
    1760:	1884703a 	and	r2,r3,r2
    1764:	1001703a 	wrctl	status,r2
  
  return context;
    1768:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
    176c:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    1770:	d0a5f517 	ldw	r2,-26668(gp)
      
      current_nticks = alt_nticks();
    1774:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    1778:	e0fffd17 	ldw	r3,-12(fp)
    177c:	e0bff617 	ldw	r2,-40(fp)
    1780:	1885883a 	add	r2,r3,r2
    1784:	10c00044 	addi	r3,r2,1
    1788:	e0bffc17 	ldw	r2,-16(fp)
    178c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    1790:	e0bffc17 	ldw	r2,-16(fp)
    1794:	10c00217 	ldw	r3,8(r2)
    1798:	e0bff617 	ldw	r2,-40(fp)
    179c:	1880042e 	bgeu	r3,r2,17b0 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
    17a0:	e0bffc17 	ldw	r2,-16(fp)
    17a4:	00c00044 	movi	r3,1
    17a8:	10c00405 	stb	r3,16(r2)
    17ac:	00000206 	br	17b8 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
    17b0:	e0bffc17 	ldw	r2,-16(fp)
    17b4:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    17b8:	e0bffc17 	ldw	r2,-16(fp)
    17bc:	d0e00704 	addi	r3,gp,-32740
    17c0:	e0fffa15 	stw	r3,-24(fp)
    17c4:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    17c8:	e0bffb17 	ldw	r2,-20(fp)
    17cc:	e0fffa17 	ldw	r3,-24(fp)
    17d0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    17d4:	e0bffa17 	ldw	r2,-24(fp)
    17d8:	10c00017 	ldw	r3,0(r2)
    17dc:	e0bffb17 	ldw	r2,-20(fp)
    17e0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    17e4:	e0bffa17 	ldw	r2,-24(fp)
    17e8:	10800017 	ldw	r2,0(r2)
    17ec:	e0fffb17 	ldw	r3,-20(fp)
    17f0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    17f4:	e0bffa17 	ldw	r2,-24(fp)
    17f8:	e0fffb17 	ldw	r3,-20(fp)
    17fc:	10c00015 	stw	r3,0(r2)
    1800:	e0bff817 	ldw	r2,-32(fp)
    1804:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1808:	e0bff717 	ldw	r2,-36(fp)
    180c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    1810:	0005883a 	mov	r2,zero
    1814:	00000306 	br	1824 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
    1818:	00bffa84 	movi	r2,-22
    181c:	00000106 	br	1824 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
    1820:	00bfde84 	movi	r2,-134
  }
}
    1824:	e037883a 	mov	sp,fp
    1828:	df000017 	ldw	fp,0(sp)
    182c:	dec00104 	addi	sp,sp,4
    1830:	f800283a 	ret

00001834 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    1834:	defffa04 	addi	sp,sp,-24
    1838:	dfc00515 	stw	ra,20(sp)
    183c:	df000415 	stw	fp,16(sp)
    1840:	df000404 	addi	fp,sp,16
    1844:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
    1848:	00800244 	movi	r2,9
    184c:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
    1850:	014003f4 	movhi	r5,15
    1854:	29509004 	addi	r5,r5,16960
    1858:	e13ffd17 	ldw	r4,-12(fp)
    185c:	0002f680 	call	2f68 <__mulsi3>
    1860:	100b883a 	mov	r5,r2
    1864:	01017db4 	movhi	r4,1526
    1868:	21384004 	addi	r4,r4,-7936
    186c:	0002eac0 	call	2eac <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    1870:	100b883a 	mov	r5,r2
    1874:	01200034 	movhi	r4,32768
    1878:	213fffc4 	addi	r4,r4,-1
    187c:	0002eac0 	call	2eac <__udivsi3>
    1880:	100b883a 	mov	r5,r2
    1884:	e13fff17 	ldw	r4,-4(fp)
    1888:	0002eac0 	call	2eac <__udivsi3>
    188c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    1890:	e0bffe17 	ldw	r2,-8(fp)
    1894:	10002a26 	beq	r2,zero,1940 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
    1898:	e03ffc15 	stw	zero,-16(fp)
    189c:	00001706 	br	18fc <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    18a0:	00a00034 	movhi	r2,32768
    18a4:	10bfffc4 	addi	r2,r2,-1
    18a8:	10bfffc4 	addi	r2,r2,-1
    18ac:	103ffe1e 	bne	r2,zero,18a8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70018a8>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
    18b0:	014003f4 	movhi	r5,15
    18b4:	29509004 	addi	r5,r5,16960
    18b8:	e13ffd17 	ldw	r4,-12(fp)
    18bc:	0002f680 	call	2f68 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    18c0:	100b883a 	mov	r5,r2
    18c4:	01017db4 	movhi	r4,1526
    18c8:	21384004 	addi	r4,r4,-7936
    18cc:	0002eac0 	call	2eac <__udivsi3>
    18d0:	100b883a 	mov	r5,r2
    18d4:	01200034 	movhi	r4,32768
    18d8:	213fffc4 	addi	r4,r4,-1
    18dc:	0002eac0 	call	2eac <__udivsi3>
    18e0:	1007883a 	mov	r3,r2
    18e4:	e0bfff17 	ldw	r2,-4(fp)
    18e8:	10c5c83a 	sub	r2,r2,r3
    18ec:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    18f0:	e0bffc17 	ldw	r2,-16(fp)
    18f4:	10800044 	addi	r2,r2,1
    18f8:	e0bffc15 	stw	r2,-16(fp)
    18fc:	e0fffc17 	ldw	r3,-16(fp)
    1900:	e0bffe17 	ldw	r2,-8(fp)
    1904:	18bfe616 	blt	r3,r2,18a0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70018a0>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    1908:	014003f4 	movhi	r5,15
    190c:	29509004 	addi	r5,r5,16960
    1910:	e13ffd17 	ldw	r4,-12(fp)
    1914:	0002f680 	call	2f68 <__mulsi3>
    1918:	100b883a 	mov	r5,r2
    191c:	01017db4 	movhi	r4,1526
    1920:	21384004 	addi	r4,r4,-7936
    1924:	0002eac0 	call	2eac <__udivsi3>
    1928:	e17fff17 	ldw	r5,-4(fp)
    192c:	1009883a 	mov	r4,r2
    1930:	0002f680 	call	2f68 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    1934:	10bfffc4 	addi	r2,r2,-1
    1938:	103ffe1e 	bne	r2,zero,1934 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001934>
    193c:	00000d06 	br	1974 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    1940:	014003f4 	movhi	r5,15
    1944:	29509004 	addi	r5,r5,16960
    1948:	e13ffd17 	ldw	r4,-12(fp)
    194c:	0002f680 	call	2f68 <__mulsi3>
    1950:	100b883a 	mov	r5,r2
    1954:	01017db4 	movhi	r4,1526
    1958:	21384004 	addi	r4,r4,-7936
    195c:	0002eac0 	call	2eac <__udivsi3>
    1960:	e17fff17 	ldw	r5,-4(fp)
    1964:	1009883a 	mov	r4,r2
    1968:	0002f680 	call	2f68 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    196c:	10bfffc4 	addi	r2,r2,-1
    1970:	00bffe16 	blt	zero,r2,196c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700196c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
    1974:	0005883a 	mov	r2,zero
}
    1978:	e037883a 	mov	sp,fp
    197c:	dfc00117 	ldw	ra,4(sp)
    1980:	df000017 	ldw	fp,0(sp)
    1984:	dec00204 	addi	sp,sp,8
    1988:	f800283a 	ret

0000198c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    198c:	defffe04 	addi	sp,sp,-8
    1990:	dfc00115 	stw	ra,4(sp)
    1994:	df000015 	stw	fp,0(sp)
    1998:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    199c:	d0a00517 	ldw	r2,-32748(gp)
    19a0:	10000326 	beq	r2,zero,19b0 <alt_get_errno+0x24>
    19a4:	d0a00517 	ldw	r2,-32748(gp)
    19a8:	103ee83a 	callr	r2
    19ac:	00000106 	br	19b4 <alt_get_errno+0x28>
    19b0:	d0a5f704 	addi	r2,gp,-26660
}
    19b4:	e037883a 	mov	sp,fp
    19b8:	dfc00117 	ldw	ra,4(sp)
    19bc:	df000017 	ldw	fp,0(sp)
    19c0:	dec00204 	addi	sp,sp,8
    19c4:	f800283a 	ret

000019c8 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    19c8:	defffb04 	addi	sp,sp,-20
    19cc:	dfc00415 	stw	ra,16(sp)
    19d0:	df000315 	stw	fp,12(sp)
    19d4:	df000304 	addi	fp,sp,12
    19d8:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    19dc:	e0bfff17 	ldw	r2,-4(fp)
    19e0:	10000816 	blt	r2,zero,1a04 <close+0x3c>
    19e4:	01400304 	movi	r5,12
    19e8:	e13fff17 	ldw	r4,-4(fp)
    19ec:	0002f680 	call	2f68 <__mulsi3>
    19f0:	1007883a 	mov	r3,r2
    19f4:	00800034 	movhi	r2,0
    19f8:	10908f04 	addi	r2,r2,16956
    19fc:	1885883a 	add	r2,r3,r2
    1a00:	00000106 	br	1a08 <close+0x40>
    1a04:	0005883a 	mov	r2,zero
    1a08:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    1a0c:	e0bffd17 	ldw	r2,-12(fp)
    1a10:	10001926 	beq	r2,zero,1a78 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	10800017 	ldw	r2,0(r2)
    1a1c:	10800417 	ldw	r2,16(r2)
    1a20:	10000626 	beq	r2,zero,1a3c <close+0x74>
    1a24:	e0bffd17 	ldw	r2,-12(fp)
    1a28:	10800017 	ldw	r2,0(r2)
    1a2c:	10800417 	ldw	r2,16(r2)
    1a30:	e13ffd17 	ldw	r4,-12(fp)
    1a34:	103ee83a 	callr	r2
    1a38:	00000106 	br	1a40 <close+0x78>
    1a3c:	0005883a 	mov	r2,zero
    1a40:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    1a44:	e13fff17 	ldw	r4,-4(fp)
    1a48:	00023300 	call	2330 <alt_release_fd>
    if (rval < 0)
    1a4c:	e0bffe17 	ldw	r2,-8(fp)
    1a50:	1000070e 	bge	r2,zero,1a70 <close+0xa8>
    {
      ALT_ERRNO = -rval;
    1a54:	000198c0 	call	198c <alt_get_errno>
    1a58:	1007883a 	mov	r3,r2
    1a5c:	e0bffe17 	ldw	r2,-8(fp)
    1a60:	0085c83a 	sub	r2,zero,r2
    1a64:	18800015 	stw	r2,0(r3)
      return -1;
    1a68:	00bfffc4 	movi	r2,-1
    1a6c:	00000706 	br	1a8c <close+0xc4>
    }
    return 0;
    1a70:	0005883a 	mov	r2,zero
    1a74:	00000506 	br	1a8c <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    1a78:	000198c0 	call	198c <alt_get_errno>
    1a7c:	1007883a 	mov	r3,r2
    1a80:	00801444 	movi	r2,81
    1a84:	18800015 	stw	r2,0(r3)
    return -1;
    1a88:	00bfffc4 	movi	r2,-1
  }
}
    1a8c:	e037883a 	mov	sp,fp
    1a90:	dfc00117 	ldw	ra,4(sp)
    1a94:	df000017 	ldw	fp,0(sp)
    1a98:	dec00204 	addi	sp,sp,8
    1a9c:	f800283a 	ret

00001aa0 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    1aa0:	deffff04 	addi	sp,sp,-4
    1aa4:	df000015 	stw	fp,0(sp)
    1aa8:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    1aac:	0001883a 	nop
    1ab0:	e037883a 	mov	sp,fp
    1ab4:	df000017 	ldw	fp,0(sp)
    1ab8:	dec00104 	addi	sp,sp,4
    1abc:	f800283a 	ret

00001ac0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    1ac0:	defffc04 	addi	sp,sp,-16
    1ac4:	df000315 	stw	fp,12(sp)
    1ac8:	df000304 	addi	fp,sp,12
    1acc:	e13ffd15 	stw	r4,-12(fp)
    1ad0:	e17ffe15 	stw	r5,-8(fp)
    1ad4:	e1bfff15 	stw	r6,-4(fp)
  return len;
    1ad8:	e0bfff17 	ldw	r2,-4(fp)
}
    1adc:	e037883a 	mov	sp,fp
    1ae0:	df000017 	ldw	fp,0(sp)
    1ae4:	dec00104 	addi	sp,sp,4
    1ae8:	f800283a 	ret

00001aec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    1aec:	defffe04 	addi	sp,sp,-8
    1af0:	dfc00115 	stw	ra,4(sp)
    1af4:	df000015 	stw	fp,0(sp)
    1af8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    1afc:	d0a00517 	ldw	r2,-32748(gp)
    1b00:	10000326 	beq	r2,zero,1b10 <alt_get_errno+0x24>
    1b04:	d0a00517 	ldw	r2,-32748(gp)
    1b08:	103ee83a 	callr	r2
    1b0c:	00000106 	br	1b14 <alt_get_errno+0x28>
    1b10:	d0a5f704 	addi	r2,gp,-26660
}
    1b14:	e037883a 	mov	sp,fp
    1b18:	dfc00117 	ldw	ra,4(sp)
    1b1c:	df000017 	ldw	fp,0(sp)
    1b20:	dec00204 	addi	sp,sp,8
    1b24:	f800283a 	ret

00001b28 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    1b28:	defffa04 	addi	sp,sp,-24
    1b2c:	dfc00515 	stw	ra,20(sp)
    1b30:	df000415 	stw	fp,16(sp)
    1b34:	df000404 	addi	fp,sp,16
    1b38:	e13ffe15 	stw	r4,-8(fp)
    1b3c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    1b40:	e0bffe17 	ldw	r2,-8(fp)
    1b44:	10000326 	beq	r2,zero,1b54 <alt_dev_llist_insert+0x2c>
    1b48:	e0bffe17 	ldw	r2,-8(fp)
    1b4c:	10800217 	ldw	r2,8(r2)
    1b50:	1000061e 	bne	r2,zero,1b6c <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
    1b54:	0001aec0 	call	1aec <alt_get_errno>
    1b58:	1007883a 	mov	r3,r2
    1b5c:	00800584 	movi	r2,22
    1b60:	18800015 	stw	r2,0(r3)
    return -EINVAL;
    1b64:	00bffa84 	movi	r2,-22
    1b68:	00001306 	br	1bb8 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    1b6c:	e0bffe17 	ldw	r2,-8(fp)
    1b70:	e0ffff17 	ldw	r3,-4(fp)
    1b74:	e0fffc15 	stw	r3,-16(fp)
    1b78:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	e0fffc17 	ldw	r3,-16(fp)
    1b84:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    1b88:	e0bffc17 	ldw	r2,-16(fp)
    1b8c:	10c00017 	ldw	r3,0(r2)
    1b90:	e0bffd17 	ldw	r2,-12(fp)
    1b94:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    1b98:	e0bffc17 	ldw	r2,-16(fp)
    1b9c:	10800017 	ldw	r2,0(r2)
    1ba0:	e0fffd17 	ldw	r3,-12(fp)
    1ba4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    1ba8:	e0bffc17 	ldw	r2,-16(fp)
    1bac:	e0fffd17 	ldw	r3,-12(fp)
    1bb0:	10c00015 	stw	r3,0(r2)

  return 0;  
    1bb4:	0005883a 	mov	r2,zero
}
    1bb8:	e037883a 	mov	sp,fp
    1bbc:	dfc00117 	ldw	ra,4(sp)
    1bc0:	df000017 	ldw	fp,0(sp)
    1bc4:	dec00204 	addi	sp,sp,8
    1bc8:	f800283a 	ret

00001bcc <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    1bcc:	defffd04 	addi	sp,sp,-12
    1bd0:	dfc00215 	stw	ra,8(sp)
    1bd4:	df000115 	stw	fp,4(sp)
    1bd8:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    1bdc:	00800034 	movhi	r2,0
    1be0:	108bf004 	addi	r2,r2,12224
    1be4:	e0bfff15 	stw	r2,-4(fp)
    1be8:	00000606 	br	1c04 <_do_ctors+0x38>
        (*ctor) (); 
    1bec:	e0bfff17 	ldw	r2,-4(fp)
    1bf0:	10800017 	ldw	r2,0(r2)
    1bf4:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    1bf8:	e0bfff17 	ldw	r2,-4(fp)
    1bfc:	10bfff04 	addi	r2,r2,-4
    1c00:	e0bfff15 	stw	r2,-4(fp)
    1c04:	e0ffff17 	ldw	r3,-4(fp)
    1c08:	00800034 	movhi	r2,0
    1c0c:	108bf104 	addi	r2,r2,12228
    1c10:	18bff62e 	bgeu	r3,r2,1bec <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001bec>
        (*ctor) (); 
}
    1c14:	0001883a 	nop
    1c18:	e037883a 	mov	sp,fp
    1c1c:	dfc00117 	ldw	ra,4(sp)
    1c20:	df000017 	ldw	fp,0(sp)
    1c24:	dec00204 	addi	sp,sp,8
    1c28:	f800283a 	ret

00001c2c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    1c2c:	defffd04 	addi	sp,sp,-12
    1c30:	dfc00215 	stw	ra,8(sp)
    1c34:	df000115 	stw	fp,4(sp)
    1c38:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    1c3c:	00800034 	movhi	r2,0
    1c40:	108bf004 	addi	r2,r2,12224
    1c44:	e0bfff15 	stw	r2,-4(fp)
    1c48:	00000606 	br	1c64 <_do_dtors+0x38>
        (*dtor) (); 
    1c4c:	e0bfff17 	ldw	r2,-4(fp)
    1c50:	10800017 	ldw	r2,0(r2)
    1c54:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    1c58:	e0bfff17 	ldw	r2,-4(fp)
    1c5c:	10bfff04 	addi	r2,r2,-4
    1c60:	e0bfff15 	stw	r2,-4(fp)
    1c64:	e0ffff17 	ldw	r3,-4(fp)
    1c68:	00800034 	movhi	r2,0
    1c6c:	108bf104 	addi	r2,r2,12228
    1c70:	18bff62e 	bgeu	r3,r2,1c4c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001c4c>
        (*dtor) (); 
}
    1c74:	0001883a 	nop
    1c78:	e037883a 	mov	sp,fp
    1c7c:	dfc00117 	ldw	ra,4(sp)
    1c80:	df000017 	ldw	fp,0(sp)
    1c84:	dec00204 	addi	sp,sp,8
    1c88:	f800283a 	ret

00001c8c <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    1c8c:	deffff04 	addi	sp,sp,-4
    1c90:	df000015 	stw	fp,0(sp)
    1c94:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
    1c98:	0001883a 	nop
    1c9c:	e037883a 	mov	sp,fp
    1ca0:	df000017 	ldw	fp,0(sp)
    1ca4:	dec00104 	addi	sp,sp,4
    1ca8:	f800283a 	ret

00001cac <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    1cac:	defff904 	addi	sp,sp,-28
    1cb0:	dfc00615 	stw	ra,24(sp)
    1cb4:	df000515 	stw	fp,20(sp)
    1cb8:	df000504 	addi	fp,sp,20
    1cbc:	e13ffc15 	stw	r4,-16(fp)
    1cc0:	e17ffd15 	stw	r5,-12(fp)
    1cc4:	e1bffe15 	stw	r6,-8(fp)
    1cc8:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    1ccc:	e0800217 	ldw	r2,8(fp)
    1cd0:	d8800015 	stw	r2,0(sp)
    1cd4:	e1ffff17 	ldw	r7,-4(fp)
    1cd8:	e1bffe17 	ldw	r6,-8(fp)
    1cdc:	e17ffd17 	ldw	r5,-12(fp)
    1ce0:	e13ffc17 	ldw	r4,-16(fp)
    1ce4:	0001e5c0 	call	1e5c <alt_iic_isr_register>
}  
    1ce8:	e037883a 	mov	sp,fp
    1cec:	dfc00117 	ldw	ra,4(sp)
    1cf0:	df000017 	ldw	fp,0(sp)
    1cf4:	dec00204 	addi	sp,sp,8
    1cf8:	f800283a 	ret

00001cfc <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    1cfc:	defff904 	addi	sp,sp,-28
    1d00:	df000615 	stw	fp,24(sp)
    1d04:	df000604 	addi	fp,sp,24
    1d08:	e13ffe15 	stw	r4,-8(fp)
    1d0c:	e17fff15 	stw	r5,-4(fp)
    1d10:	e0bfff17 	ldw	r2,-4(fp)
    1d14:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1d18:	0005303a 	rdctl	r2,status
    1d1c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1d20:	e0fffb17 	ldw	r3,-20(fp)
    1d24:	00bfff84 	movi	r2,-2
    1d28:	1884703a 	and	r2,r3,r2
    1d2c:	1001703a 	wrctl	status,r2
  
  return context;
    1d30:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1d34:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
    1d38:	00c00044 	movi	r3,1
    1d3c:	e0bffa17 	ldw	r2,-24(fp)
    1d40:	1884983a 	sll	r2,r3,r2
    1d44:	1007883a 	mov	r3,r2
    1d48:	d0a5f317 	ldw	r2,-26676(gp)
    1d4c:	1884b03a 	or	r2,r3,r2
    1d50:	d0a5f315 	stw	r2,-26676(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1d54:	d0a5f317 	ldw	r2,-26676(gp)
    1d58:	100170fa 	wrctl	ienable,r2
    1d5c:	e0bffc17 	ldw	r2,-16(fp)
    1d60:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1d64:	e0bffd17 	ldw	r2,-12(fp)
    1d68:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1d6c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
    1d70:	0001883a 	nop
}
    1d74:	e037883a 	mov	sp,fp
    1d78:	df000017 	ldw	fp,0(sp)
    1d7c:	dec00104 	addi	sp,sp,4
    1d80:	f800283a 	ret

00001d84 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    1d84:	defff904 	addi	sp,sp,-28
    1d88:	df000615 	stw	fp,24(sp)
    1d8c:	df000604 	addi	fp,sp,24
    1d90:	e13ffe15 	stw	r4,-8(fp)
    1d94:	e17fff15 	stw	r5,-4(fp)
    1d98:	e0bfff17 	ldw	r2,-4(fp)
    1d9c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1da0:	0005303a 	rdctl	r2,status
    1da4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1da8:	e0fffb17 	ldw	r3,-20(fp)
    1dac:	00bfff84 	movi	r2,-2
    1db0:	1884703a 	and	r2,r3,r2
    1db4:	1001703a 	wrctl	status,r2
  
  return context;
    1db8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1dbc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
    1dc0:	00c00044 	movi	r3,1
    1dc4:	e0bffa17 	ldw	r2,-24(fp)
    1dc8:	1884983a 	sll	r2,r3,r2
    1dcc:	0084303a 	nor	r2,zero,r2
    1dd0:	1007883a 	mov	r3,r2
    1dd4:	d0a5f317 	ldw	r2,-26676(gp)
    1dd8:	1884703a 	and	r2,r3,r2
    1ddc:	d0a5f315 	stw	r2,-26676(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1de0:	d0a5f317 	ldw	r2,-26676(gp)
    1de4:	100170fa 	wrctl	ienable,r2
    1de8:	e0bffc17 	ldw	r2,-16(fp)
    1dec:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1df0:	e0bffd17 	ldw	r2,-12(fp)
    1df4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1df8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
    1dfc:	0001883a 	nop
}
    1e00:	e037883a 	mov	sp,fp
    1e04:	df000017 	ldw	fp,0(sp)
    1e08:	dec00104 	addi	sp,sp,4
    1e0c:	f800283a 	ret

00001e10 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    1e10:	defffc04 	addi	sp,sp,-16
    1e14:	df000315 	stw	fp,12(sp)
    1e18:	df000304 	addi	fp,sp,12
    1e1c:	e13ffe15 	stw	r4,-8(fp)
    1e20:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    1e24:	000530fa 	rdctl	r2,ienable
    1e28:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    1e2c:	00c00044 	movi	r3,1
    1e30:	e0bfff17 	ldw	r2,-4(fp)
    1e34:	1884983a 	sll	r2,r3,r2
    1e38:	1007883a 	mov	r3,r2
    1e3c:	e0bffd17 	ldw	r2,-12(fp)
    1e40:	1884703a 	and	r2,r3,r2
    1e44:	1004c03a 	cmpne	r2,r2,zero
    1e48:	10803fcc 	andi	r2,r2,255
}
    1e4c:	e037883a 	mov	sp,fp
    1e50:	df000017 	ldw	fp,0(sp)
    1e54:	dec00104 	addi	sp,sp,4
    1e58:	f800283a 	ret

00001e5c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    1e5c:	defff504 	addi	sp,sp,-44
    1e60:	dfc00a15 	stw	ra,40(sp)
    1e64:	df000915 	stw	fp,36(sp)
    1e68:	df000904 	addi	fp,sp,36
    1e6c:	e13ffc15 	stw	r4,-16(fp)
    1e70:	e17ffd15 	stw	r5,-12(fp)
    1e74:	e1bffe15 	stw	r6,-8(fp)
    1e78:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
    1e7c:	00bffa84 	movi	r2,-22
    1e80:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    1e84:	e0bffd17 	ldw	r2,-12(fp)
    1e88:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    1e8c:	e0bff817 	ldw	r2,-32(fp)
    1e90:	10800808 	cmpgei	r2,r2,32
    1e94:	1000271e 	bne	r2,zero,1f34 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1e98:	0005303a 	rdctl	r2,status
    1e9c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1ea0:	e0fffb17 	ldw	r3,-20(fp)
    1ea4:	00bfff84 	movi	r2,-2
    1ea8:	1884703a 	and	r2,r3,r2
    1eac:	1001703a 	wrctl	status,r2
  
  return context;
    1eb0:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    1eb4:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
    1eb8:	00800034 	movhi	r2,0
    1ebc:	1097f004 	addi	r2,r2,24512
    1ec0:	e0fff817 	ldw	r3,-32(fp)
    1ec4:	180690fa 	slli	r3,r3,3
    1ec8:	10c5883a 	add	r2,r2,r3
    1ecc:	e0fffe17 	ldw	r3,-8(fp)
    1ed0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
    1ed4:	00800034 	movhi	r2,0
    1ed8:	1097f004 	addi	r2,r2,24512
    1edc:	e0fff817 	ldw	r3,-32(fp)
    1ee0:	180690fa 	slli	r3,r3,3
    1ee4:	10c5883a 	add	r2,r2,r3
    1ee8:	10800104 	addi	r2,r2,4
    1eec:	e0ffff17 	ldw	r3,-4(fp)
    1ef0:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    1ef4:	e0bffe17 	ldw	r2,-8(fp)
    1ef8:	10000526 	beq	r2,zero,1f10 <alt_iic_isr_register+0xb4>
    1efc:	e0bff817 	ldw	r2,-32(fp)
    1f00:	100b883a 	mov	r5,r2
    1f04:	e13ffc17 	ldw	r4,-16(fp)
    1f08:	0001cfc0 	call	1cfc <alt_ic_irq_enable>
    1f0c:	00000406 	br	1f20 <alt_iic_isr_register+0xc4>
    1f10:	e0bff817 	ldw	r2,-32(fp)
    1f14:	100b883a 	mov	r5,r2
    1f18:	e13ffc17 	ldw	r4,-16(fp)
    1f1c:	0001d840 	call	1d84 <alt_ic_irq_disable>
    1f20:	e0bff715 	stw	r2,-36(fp)
    1f24:	e0bffa17 	ldw	r2,-24(fp)
    1f28:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1f2c:	e0bff917 	ldw	r2,-28(fp)
    1f30:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    1f34:	e0bff717 	ldw	r2,-36(fp)
}
    1f38:	e037883a 	mov	sp,fp
    1f3c:	dfc00117 	ldw	ra,4(sp)
    1f40:	df000017 	ldw	fp,0(sp)
    1f44:	dec00204 	addi	sp,sp,8
    1f48:	f800283a 	ret

00001f4c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    1f4c:	defff804 	addi	sp,sp,-32
    1f50:	dfc00715 	stw	ra,28(sp)
    1f54:	df000615 	stw	fp,24(sp)
    1f58:	dc000515 	stw	r16,20(sp)
    1f5c:	df000604 	addi	fp,sp,24
    1f60:	e13ffb15 	stw	r4,-20(fp)
    1f64:	e17ffc15 	stw	r5,-16(fp)
    1f68:	e1bffd15 	stw	r6,-12(fp)
    1f6c:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
    1f70:	e1bffe17 	ldw	r6,-8(fp)
    1f74:	e17ffd17 	ldw	r5,-12(fp)
    1f78:	e13ffc17 	ldw	r4,-16(fp)
    1f7c:	00021d40 	call	21d4 <open>
    1f80:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
    1f84:	e0bffa17 	ldw	r2,-24(fp)
    1f88:	10002216 	blt	r2,zero,2014 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
    1f8c:	04000034 	movhi	r16,0
    1f90:	84108f04 	addi	r16,r16,16956
    1f94:	e0bffa17 	ldw	r2,-24(fp)
    1f98:	01400304 	movi	r5,12
    1f9c:	1009883a 	mov	r4,r2
    1fa0:	0002f680 	call	2f68 <__mulsi3>
    1fa4:	8085883a 	add	r2,r16,r2
    1fa8:	10c00017 	ldw	r3,0(r2)
    1fac:	e0bffb17 	ldw	r2,-20(fp)
    1fb0:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    1fb4:	04000034 	movhi	r16,0
    1fb8:	84108f04 	addi	r16,r16,16956
    1fbc:	e0bffa17 	ldw	r2,-24(fp)
    1fc0:	01400304 	movi	r5,12
    1fc4:	1009883a 	mov	r4,r2
    1fc8:	0002f680 	call	2f68 <__mulsi3>
    1fcc:	8085883a 	add	r2,r16,r2
    1fd0:	10800104 	addi	r2,r2,4
    1fd4:	10c00017 	ldw	r3,0(r2)
    1fd8:	e0bffb17 	ldw	r2,-20(fp)
    1fdc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    1fe0:	04000034 	movhi	r16,0
    1fe4:	84108f04 	addi	r16,r16,16956
    1fe8:	e0bffa17 	ldw	r2,-24(fp)
    1fec:	01400304 	movi	r5,12
    1ff0:	1009883a 	mov	r4,r2
    1ff4:	0002f680 	call	2f68 <__mulsi3>
    1ff8:	8085883a 	add	r2,r16,r2
    1ffc:	10800204 	addi	r2,r2,8
    2000:	10c00017 	ldw	r3,0(r2)
    2004:	e0bffb17 	ldw	r2,-20(fp)
    2008:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    200c:	e13ffa17 	ldw	r4,-24(fp)
    2010:	00023300 	call	2330 <alt_release_fd>
  }
} 
    2014:	0001883a 	nop
    2018:	e6ffff04 	addi	sp,fp,-4
    201c:	dfc00217 	ldw	ra,8(sp)
    2020:	df000117 	ldw	fp,4(sp)
    2024:	dc000017 	ldw	r16,0(sp)
    2028:	dec00304 	addi	sp,sp,12
    202c:	f800283a 	ret

00002030 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    2030:	defffb04 	addi	sp,sp,-20
    2034:	dfc00415 	stw	ra,16(sp)
    2038:	df000315 	stw	fp,12(sp)
    203c:	df000304 	addi	fp,sp,12
    2040:	e13ffd15 	stw	r4,-12(fp)
    2044:	e17ffe15 	stw	r5,-8(fp)
    2048:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    204c:	01c07fc4 	movi	r7,511
    2050:	01800044 	movi	r6,1
    2054:	e17ffd17 	ldw	r5,-12(fp)
    2058:	01000034 	movhi	r4,0
    205c:	21109204 	addi	r4,r4,16968
    2060:	0001f4c0 	call	1f4c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    2064:	01c07fc4 	movi	r7,511
    2068:	000d883a 	mov	r6,zero
    206c:	e17ffe17 	ldw	r5,-8(fp)
    2070:	01000034 	movhi	r4,0
    2074:	21108f04 	addi	r4,r4,16956
    2078:	0001f4c0 	call	1f4c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    207c:	01c07fc4 	movi	r7,511
    2080:	01800044 	movi	r6,1
    2084:	e17fff17 	ldw	r5,-4(fp)
    2088:	01000034 	movhi	r4,0
    208c:	21109504 	addi	r4,r4,16980
    2090:	0001f4c0 	call	1f4c <alt_open_fd>
}  
    2094:	0001883a 	nop
    2098:	e037883a 	mov	sp,fp
    209c:	dfc00117 	ldw	ra,4(sp)
    20a0:	df000017 	ldw	fp,0(sp)
    20a4:	dec00204 	addi	sp,sp,8
    20a8:	f800283a 	ret

000020ac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    20ac:	defffe04 	addi	sp,sp,-8
    20b0:	dfc00115 	stw	ra,4(sp)
    20b4:	df000015 	stw	fp,0(sp)
    20b8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    20bc:	d0a00517 	ldw	r2,-32748(gp)
    20c0:	10000326 	beq	r2,zero,20d0 <alt_get_errno+0x24>
    20c4:	d0a00517 	ldw	r2,-32748(gp)
    20c8:	103ee83a 	callr	r2
    20cc:	00000106 	br	20d4 <alt_get_errno+0x28>
    20d0:	d0a5f704 	addi	r2,gp,-26660
}
    20d4:	e037883a 	mov	sp,fp
    20d8:	dfc00117 	ldw	ra,4(sp)
    20dc:	df000017 	ldw	fp,0(sp)
    20e0:	dec00204 	addi	sp,sp,8
    20e4:	f800283a 	ret

000020e8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    20e8:	defffb04 	addi	sp,sp,-20
    20ec:	dfc00415 	stw	ra,16(sp)
    20f0:	df000315 	stw	fp,12(sp)
    20f4:	dc000215 	stw	r16,8(sp)
    20f8:	df000304 	addi	fp,sp,12
    20fc:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    2100:	e0bffe17 	ldw	r2,-8(fp)
    2104:	10800217 	ldw	r2,8(r2)
    2108:	10d00034 	orhi	r3,r2,16384
    210c:	e0bffe17 	ldw	r2,-8(fp)
    2110:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    2114:	e03ffd15 	stw	zero,-12(fp)
    2118:	00002306 	br	21a8 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    211c:	04000034 	movhi	r16,0
    2120:	84108f04 	addi	r16,r16,16956
    2124:	e0bffd17 	ldw	r2,-12(fp)
    2128:	01400304 	movi	r5,12
    212c:	1009883a 	mov	r4,r2
    2130:	0002f680 	call	2f68 <__mulsi3>
    2134:	8085883a 	add	r2,r16,r2
    2138:	10c00017 	ldw	r3,0(r2)
    213c:	e0bffe17 	ldw	r2,-8(fp)
    2140:	10800017 	ldw	r2,0(r2)
    2144:	1880151e 	bne	r3,r2,219c <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    2148:	04000034 	movhi	r16,0
    214c:	84108f04 	addi	r16,r16,16956
    2150:	e0bffd17 	ldw	r2,-12(fp)
    2154:	01400304 	movi	r5,12
    2158:	1009883a 	mov	r4,r2
    215c:	0002f680 	call	2f68 <__mulsi3>
    2160:	8085883a 	add	r2,r16,r2
    2164:	10800204 	addi	r2,r2,8
    2168:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    216c:	10000b0e 	bge	r2,zero,219c <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    2170:	01400304 	movi	r5,12
    2174:	e13ffd17 	ldw	r4,-12(fp)
    2178:	0002f680 	call	2f68 <__mulsi3>
    217c:	1007883a 	mov	r3,r2
    2180:	00800034 	movhi	r2,0
    2184:	10908f04 	addi	r2,r2,16956
    2188:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    218c:	e0bffe17 	ldw	r2,-8(fp)
    2190:	18800226 	beq	r3,r2,219c <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    2194:	00bffcc4 	movi	r2,-13
    2198:	00000806 	br	21bc <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    219c:	e0bffd17 	ldw	r2,-12(fp)
    21a0:	10800044 	addi	r2,r2,1
    21a4:	e0bffd15 	stw	r2,-12(fp)
    21a8:	d0a00417 	ldw	r2,-32752(gp)
    21ac:	1007883a 	mov	r3,r2
    21b0:	e0bffd17 	ldw	r2,-12(fp)
    21b4:	18bfd92e 	bgeu	r3,r2,211c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700211c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    21b8:	0005883a 	mov	r2,zero
}
    21bc:	e6ffff04 	addi	sp,fp,-4
    21c0:	dfc00217 	ldw	ra,8(sp)
    21c4:	df000117 	ldw	fp,4(sp)
    21c8:	dc000017 	ldw	r16,0(sp)
    21cc:	dec00304 	addi	sp,sp,12
    21d0:	f800283a 	ret

000021d4 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    21d4:	defff604 	addi	sp,sp,-40
    21d8:	dfc00915 	stw	ra,36(sp)
    21dc:	df000815 	stw	fp,32(sp)
    21e0:	df000804 	addi	fp,sp,32
    21e4:	e13ffd15 	stw	r4,-12(fp)
    21e8:	e17ffe15 	stw	r5,-8(fp)
    21ec:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    21f0:	00bfffc4 	movi	r2,-1
    21f4:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    21f8:	00bffb44 	movi	r2,-19
    21fc:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    2200:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    2204:	d1600204 	addi	r5,gp,-32760
    2208:	e13ffd17 	ldw	r4,-12(fp)
    220c:	000257c0 	call	257c <alt_find_dev>
    2210:	e0bff815 	stw	r2,-32(fp)
    2214:	e0bff817 	ldw	r2,-32(fp)
    2218:	1000051e 	bne	r2,zero,2230 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    221c:	e13ffd17 	ldw	r4,-12(fp)
    2220:	000260c0 	call	260c <alt_find_file>
    2224:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    2228:	00800044 	movi	r2,1
    222c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    2230:	e0bff817 	ldw	r2,-32(fp)
    2234:	10002b26 	beq	r2,zero,22e4 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
    2238:	e13ff817 	ldw	r4,-32(fp)
    223c:	00027140 	call	2714 <alt_get_fd>
    2240:	e0bff915 	stw	r2,-28(fp)
    2244:	e0bff917 	ldw	r2,-28(fp)
    2248:	1000030e 	bge	r2,zero,2258 <open+0x84>
    {
      status = index;
    224c:	e0bff917 	ldw	r2,-28(fp)
    2250:	e0bffa15 	stw	r2,-24(fp)
    2254:	00002506 	br	22ec <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
    2258:	01400304 	movi	r5,12
    225c:	e13ff917 	ldw	r4,-28(fp)
    2260:	0002f680 	call	2f68 <__mulsi3>
    2264:	1007883a 	mov	r3,r2
    2268:	00800034 	movhi	r2,0
    226c:	10908f04 	addi	r2,r2,16956
    2270:	1885883a 	add	r2,r3,r2
    2274:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    2278:	e0fffe17 	ldw	r3,-8(fp)
    227c:	00900034 	movhi	r2,16384
    2280:	10bfffc4 	addi	r2,r2,-1
    2284:	1886703a 	and	r3,r3,r2
    2288:	e0bffc17 	ldw	r2,-16(fp)
    228c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    2290:	e0bffb17 	ldw	r2,-20(fp)
    2294:	1000051e 	bne	r2,zero,22ac <open+0xd8>
    2298:	e13ffc17 	ldw	r4,-16(fp)
    229c:	00020e80 	call	20e8 <alt_file_locked>
    22a0:	e0bffa15 	stw	r2,-24(fp)
    22a4:	e0bffa17 	ldw	r2,-24(fp)
    22a8:	10001016 	blt	r2,zero,22ec <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    22ac:	e0bff817 	ldw	r2,-32(fp)
    22b0:	10800317 	ldw	r2,12(r2)
    22b4:	10000826 	beq	r2,zero,22d8 <open+0x104>
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800317 	ldw	r2,12(r2)
    22c0:	e1ffff17 	ldw	r7,-4(fp)
    22c4:	e1bffe17 	ldw	r6,-8(fp)
    22c8:	e17ffd17 	ldw	r5,-12(fp)
    22cc:	e13ffc17 	ldw	r4,-16(fp)
    22d0:	103ee83a 	callr	r2
    22d4:	00000106 	br	22dc <open+0x108>
    22d8:	0005883a 	mov	r2,zero
    22dc:	e0bffa15 	stw	r2,-24(fp)
    22e0:	00000206 	br	22ec <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
    22e4:	00bffb44 	movi	r2,-19
    22e8:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    22ec:	e0bffa17 	ldw	r2,-24(fp)
    22f0:	1000090e 	bge	r2,zero,2318 <open+0x144>
  {
    alt_release_fd (index);  
    22f4:	e13ff917 	ldw	r4,-28(fp)
    22f8:	00023300 	call	2330 <alt_release_fd>
    ALT_ERRNO = -status;
    22fc:	00020ac0 	call	20ac <alt_get_errno>
    2300:	1007883a 	mov	r3,r2
    2304:	e0bffa17 	ldw	r2,-24(fp)
    2308:	0085c83a 	sub	r2,zero,r2
    230c:	18800015 	stw	r2,0(r3)
    return -1;
    2310:	00bfffc4 	movi	r2,-1
    2314:	00000106 	br	231c <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
    2318:	e0bff917 	ldw	r2,-28(fp)
}
    231c:	e037883a 	mov	sp,fp
    2320:	dfc00117 	ldw	ra,4(sp)
    2324:	df000017 	ldw	fp,0(sp)
    2328:	dec00204 	addi	sp,sp,8
    232c:	f800283a 	ret

00002330 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    2330:	defffc04 	addi	sp,sp,-16
    2334:	dfc00315 	stw	ra,12(sp)
    2338:	df000215 	stw	fp,8(sp)
    233c:	dc000115 	stw	r16,4(sp)
    2340:	df000204 	addi	fp,sp,8
    2344:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
    2348:	e0bffe17 	ldw	r2,-8(fp)
    234c:	108000d0 	cmplti	r2,r2,3
    2350:	1000111e 	bne	r2,zero,2398 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
    2354:	04000034 	movhi	r16,0
    2358:	84108f04 	addi	r16,r16,16956
    235c:	e0bffe17 	ldw	r2,-8(fp)
    2360:	01400304 	movi	r5,12
    2364:	1009883a 	mov	r4,r2
    2368:	0002f680 	call	2f68 <__mulsi3>
    236c:	8085883a 	add	r2,r16,r2
    2370:	10800204 	addi	r2,r2,8
    2374:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    2378:	04000034 	movhi	r16,0
    237c:	84108f04 	addi	r16,r16,16956
    2380:	e0bffe17 	ldw	r2,-8(fp)
    2384:	01400304 	movi	r5,12
    2388:	1009883a 	mov	r4,r2
    238c:	0002f680 	call	2f68 <__mulsi3>
    2390:	8085883a 	add	r2,r16,r2
    2394:	10000015 	stw	zero,0(r2)
  }
}
    2398:	0001883a 	nop
    239c:	e6ffff04 	addi	sp,fp,-4
    23a0:	dfc00217 	ldw	ra,8(sp)
    23a4:	df000117 	ldw	fp,4(sp)
    23a8:	dc000017 	ldw	r16,0(sp)
    23ac:	dec00304 	addi	sp,sp,12
    23b0:	f800283a 	ret

000023b4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    23b4:	defffa04 	addi	sp,sp,-24
    23b8:	df000515 	stw	fp,20(sp)
    23bc:	df000504 	addi	fp,sp,20
    23c0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    23c4:	0005303a 	rdctl	r2,status
    23c8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    23cc:	e0fffc17 	ldw	r3,-16(fp)
    23d0:	00bfff84 	movi	r2,-2
    23d4:	1884703a 	and	r2,r3,r2
    23d8:	1001703a 	wrctl	status,r2
  
  return context;
    23dc:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    23e0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    23e4:	e0bfff17 	ldw	r2,-4(fp)
    23e8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    23ec:	e0bffd17 	ldw	r2,-12(fp)
    23f0:	10800017 	ldw	r2,0(r2)
    23f4:	e0fffd17 	ldw	r3,-12(fp)
    23f8:	18c00117 	ldw	r3,4(r3)
    23fc:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    2400:	e0bffd17 	ldw	r2,-12(fp)
    2404:	10800117 	ldw	r2,4(r2)
    2408:	e0fffd17 	ldw	r3,-12(fp)
    240c:	18c00017 	ldw	r3,0(r3)
    2410:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    2414:	e0bffd17 	ldw	r2,-12(fp)
    2418:	e0fffd17 	ldw	r3,-12(fp)
    241c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    2420:	e0bffd17 	ldw	r2,-12(fp)
    2424:	e0fffd17 	ldw	r3,-12(fp)
    2428:	10c00015 	stw	r3,0(r2)
    242c:	e0bffb17 	ldw	r2,-20(fp)
    2430:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2434:	e0bffe17 	ldw	r2,-8(fp)
    2438:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    243c:	0001883a 	nop
    2440:	e037883a 	mov	sp,fp
    2444:	df000017 	ldw	fp,0(sp)
    2448:	dec00104 	addi	sp,sp,4
    244c:	f800283a 	ret

00002450 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    2450:	defffb04 	addi	sp,sp,-20
    2454:	dfc00415 	stw	ra,16(sp)
    2458:	df000315 	stw	fp,12(sp)
    245c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    2460:	d0a00717 	ldw	r2,-32740(gp)
    2464:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    2468:	d0a5f517 	ldw	r2,-26668(gp)
    246c:	10800044 	addi	r2,r2,1
    2470:	d0a5f515 	stw	r2,-26668(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    2474:	00002e06 	br	2530 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    2478:	e0bffd17 	ldw	r2,-12(fp)
    247c:	10800017 	ldw	r2,0(r2)
    2480:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    2484:	e0bffd17 	ldw	r2,-12(fp)
    2488:	10800403 	ldbu	r2,16(r2)
    248c:	10803fcc 	andi	r2,r2,255
    2490:	10000426 	beq	r2,zero,24a4 <alt_tick+0x54>
    2494:	d0a5f517 	ldw	r2,-26668(gp)
    2498:	1000021e 	bne	r2,zero,24a4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
    249c:	e0bffd17 	ldw	r2,-12(fp)
    24a0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    24a4:	e0bffd17 	ldw	r2,-12(fp)
    24a8:	10800217 	ldw	r2,8(r2)
    24ac:	d0e5f517 	ldw	r3,-26668(gp)
    24b0:	18801d36 	bltu	r3,r2,2528 <alt_tick+0xd8>
    24b4:	e0bffd17 	ldw	r2,-12(fp)
    24b8:	10800403 	ldbu	r2,16(r2)
    24bc:	10803fcc 	andi	r2,r2,255
    24c0:	1000191e 	bne	r2,zero,2528 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    24c4:	e0bffd17 	ldw	r2,-12(fp)
    24c8:	10800317 	ldw	r2,12(r2)
    24cc:	e0fffd17 	ldw	r3,-12(fp)
    24d0:	18c00517 	ldw	r3,20(r3)
    24d4:	1809883a 	mov	r4,r3
    24d8:	103ee83a 	callr	r2
    24dc:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    24e0:	e0bfff17 	ldw	r2,-4(fp)
    24e4:	1000031e 	bne	r2,zero,24f4 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    24e8:	e13ffd17 	ldw	r4,-12(fp)
    24ec:	00023b40 	call	23b4 <alt_alarm_stop>
    24f0:	00000d06 	br	2528 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    24f4:	e0bffd17 	ldw	r2,-12(fp)
    24f8:	10c00217 	ldw	r3,8(r2)
    24fc:	e0bfff17 	ldw	r2,-4(fp)
    2500:	1887883a 	add	r3,r3,r2
    2504:	e0bffd17 	ldw	r2,-12(fp)
    2508:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    250c:	e0bffd17 	ldw	r2,-12(fp)
    2510:	10c00217 	ldw	r3,8(r2)
    2514:	d0a5f517 	ldw	r2,-26668(gp)
    2518:	1880032e 	bgeu	r3,r2,2528 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    251c:	e0bffd17 	ldw	r2,-12(fp)
    2520:	00c00044 	movi	r3,1
    2524:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    2528:	e0bffe17 	ldw	r2,-8(fp)
    252c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    2530:	e0fffd17 	ldw	r3,-12(fp)
    2534:	d0a00704 	addi	r2,gp,-32740
    2538:	18bfcf1e 	bne	r3,r2,2478 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002478>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    253c:	0001883a 	nop
}
    2540:	0001883a 	nop
    2544:	e037883a 	mov	sp,fp
    2548:	dfc00117 	ldw	ra,4(sp)
    254c:	df000017 	ldw	fp,0(sp)
    2550:	dec00204 	addi	sp,sp,8
    2554:	f800283a 	ret

00002558 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    2558:	deffff04 	addi	sp,sp,-4
    255c:	df000015 	stw	fp,0(sp)
    2560:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    2564:	000170fa 	wrctl	ienable,zero
}
    2568:	0001883a 	nop
    256c:	e037883a 	mov	sp,fp
    2570:	df000017 	ldw	fp,0(sp)
    2574:	dec00104 	addi	sp,sp,4
    2578:	f800283a 	ret

0000257c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    257c:	defffa04 	addi	sp,sp,-24
    2580:	dfc00515 	stw	ra,20(sp)
    2584:	df000415 	stw	fp,16(sp)
    2588:	df000404 	addi	fp,sp,16
    258c:	e13ffe15 	stw	r4,-8(fp)
    2590:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    2594:	e0bfff17 	ldw	r2,-4(fp)
    2598:	10800017 	ldw	r2,0(r2)
    259c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    25a0:	e13ffe17 	ldw	r4,-8(fp)
    25a4:	0002a840 	call	2a84 <strlen>
    25a8:	10800044 	addi	r2,r2,1
    25ac:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    25b0:	00000d06 	br	25e8 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    25b4:	e0bffc17 	ldw	r2,-16(fp)
    25b8:	10800217 	ldw	r2,8(r2)
    25bc:	e0fffd17 	ldw	r3,-12(fp)
    25c0:	180d883a 	mov	r6,r3
    25c4:	e17ffe17 	ldw	r5,-8(fp)
    25c8:	1009883a 	mov	r4,r2
    25cc:	00028c00 	call	28c0 <memcmp>
    25d0:	1000021e 	bne	r2,zero,25dc <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    25d4:	e0bffc17 	ldw	r2,-16(fp)
    25d8:	00000706 	br	25f8 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    25dc:	e0bffc17 	ldw	r2,-16(fp)
    25e0:	10800017 	ldw	r2,0(r2)
    25e4:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    25e8:	e0fffc17 	ldw	r3,-16(fp)
    25ec:	e0bfff17 	ldw	r2,-4(fp)
    25f0:	18bff01e 	bne	r3,r2,25b4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70025b4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    25f4:	0005883a 	mov	r2,zero
}
    25f8:	e037883a 	mov	sp,fp
    25fc:	dfc00117 	ldw	ra,4(sp)
    2600:	df000017 	ldw	fp,0(sp)
    2604:	dec00204 	addi	sp,sp,8
    2608:	f800283a 	ret

0000260c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    260c:	defffb04 	addi	sp,sp,-20
    2610:	dfc00415 	stw	ra,16(sp)
    2614:	df000315 	stw	fp,12(sp)
    2618:	df000304 	addi	fp,sp,12
    261c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    2620:	d0a00017 	ldw	r2,-32768(gp)
    2624:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    2628:	00003106 	br	26f0 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
    262c:	e0bffd17 	ldw	r2,-12(fp)
    2630:	10800217 	ldw	r2,8(r2)
    2634:	1009883a 	mov	r4,r2
    2638:	0002a840 	call	2a84 <strlen>
    263c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    2640:	e0bffd17 	ldw	r2,-12(fp)
    2644:	10c00217 	ldw	r3,8(r2)
    2648:	e0bffe17 	ldw	r2,-8(fp)
    264c:	10bfffc4 	addi	r2,r2,-1
    2650:	1885883a 	add	r2,r3,r2
    2654:	10800003 	ldbu	r2,0(r2)
    2658:	10803fcc 	andi	r2,r2,255
    265c:	1080201c 	xori	r2,r2,128
    2660:	10bfe004 	addi	r2,r2,-128
    2664:	10800bd8 	cmpnei	r2,r2,47
    2668:	1000031e 	bne	r2,zero,2678 <alt_find_file+0x6c>
    {
      len -= 1;
    266c:	e0bffe17 	ldw	r2,-8(fp)
    2670:	10bfffc4 	addi	r2,r2,-1
    2674:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    2678:	e0bffe17 	ldw	r2,-8(fp)
    267c:	e0ffff17 	ldw	r3,-4(fp)
    2680:	1885883a 	add	r2,r3,r2
    2684:	10800003 	ldbu	r2,0(r2)
    2688:	10803fcc 	andi	r2,r2,255
    268c:	1080201c 	xori	r2,r2,128
    2690:	10bfe004 	addi	r2,r2,-128
    2694:	10800be0 	cmpeqi	r2,r2,47
    2698:	1000081e 	bne	r2,zero,26bc <alt_find_file+0xb0>
    269c:	e0bffe17 	ldw	r2,-8(fp)
    26a0:	e0ffff17 	ldw	r3,-4(fp)
    26a4:	1885883a 	add	r2,r3,r2
    26a8:	10800003 	ldbu	r2,0(r2)
    26ac:	10803fcc 	andi	r2,r2,255
    26b0:	1080201c 	xori	r2,r2,128
    26b4:	10bfe004 	addi	r2,r2,-128
    26b8:	10000a1e 	bne	r2,zero,26e4 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800217 	ldw	r2,8(r2)
    26c4:	e0fffe17 	ldw	r3,-8(fp)
    26c8:	180d883a 	mov	r6,r3
    26cc:	e17fff17 	ldw	r5,-4(fp)
    26d0:	1009883a 	mov	r4,r2
    26d4:	00028c00 	call	28c0 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    26d8:	1000021e 	bne	r2,zero,26e4 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	00000706 	br	2700 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
    26e4:	e0bffd17 	ldw	r2,-12(fp)
    26e8:	10800017 	ldw	r2,0(r2)
    26ec:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    26f0:	e0fffd17 	ldw	r3,-12(fp)
    26f4:	d0a00004 	addi	r2,gp,-32768
    26f8:	18bfcc1e 	bne	r3,r2,262c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700262c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    26fc:	0005883a 	mov	r2,zero
}
    2700:	e037883a 	mov	sp,fp
    2704:	dfc00117 	ldw	ra,4(sp)
    2708:	df000017 	ldw	fp,0(sp)
    270c:	dec00204 	addi	sp,sp,8
    2710:	f800283a 	ret

00002714 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    2714:	defffa04 	addi	sp,sp,-24
    2718:	dfc00515 	stw	ra,20(sp)
    271c:	df000415 	stw	fp,16(sp)
    2720:	dc000315 	stw	r16,12(sp)
    2724:	df000404 	addi	fp,sp,16
    2728:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
    272c:	00bffa04 	movi	r2,-24
    2730:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    2734:	e03ffc15 	stw	zero,-16(fp)
    2738:	00001d06 	br	27b0 <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
    273c:	04000034 	movhi	r16,0
    2740:	84108f04 	addi	r16,r16,16956
    2744:	e0bffc17 	ldw	r2,-16(fp)
    2748:	01400304 	movi	r5,12
    274c:	1009883a 	mov	r4,r2
    2750:	0002f680 	call	2f68 <__mulsi3>
    2754:	8085883a 	add	r2,r16,r2
    2758:	10800017 	ldw	r2,0(r2)
    275c:	1000111e 	bne	r2,zero,27a4 <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
    2760:	04000034 	movhi	r16,0
    2764:	84108f04 	addi	r16,r16,16956
    2768:	e0bffc17 	ldw	r2,-16(fp)
    276c:	01400304 	movi	r5,12
    2770:	1009883a 	mov	r4,r2
    2774:	0002f680 	call	2f68 <__mulsi3>
    2778:	8085883a 	add	r2,r16,r2
    277c:	e0fffe17 	ldw	r3,-8(fp)
    2780:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    2784:	d0e00417 	ldw	r3,-32752(gp)
    2788:	e0bffc17 	ldw	r2,-16(fp)
    278c:	1880020e 	bge	r3,r2,2798 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
    2790:	e0bffc17 	ldw	r2,-16(fp)
    2794:	d0a00415 	stw	r2,-32752(gp)
      }
      rc = i;
    2798:	e0bffc17 	ldw	r2,-16(fp)
    279c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    27a0:	00000606 	br	27bc <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    27a4:	e0bffc17 	ldw	r2,-16(fp)
    27a8:	10800044 	addi	r2,r2,1
    27ac:	e0bffc15 	stw	r2,-16(fp)
    27b0:	e0bffc17 	ldw	r2,-16(fp)
    27b4:	10800810 	cmplti	r2,r2,32
    27b8:	103fe01e 	bne	r2,zero,273c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700273c>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    27bc:	e0bffd17 	ldw	r2,-12(fp)
}
    27c0:	e6ffff04 	addi	sp,fp,-4
    27c4:	dfc00217 	ldw	ra,8(sp)
    27c8:	df000117 	ldw	fp,4(sp)
    27cc:	dc000017 	ldw	r16,0(sp)
    27d0:	dec00304 	addi	sp,sp,12
    27d4:	f800283a 	ret

000027d8 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
    27d8:	defffe04 	addi	sp,sp,-8
    27dc:	df000115 	stw	fp,4(sp)
    27e0:	df000104 	addi	fp,sp,4
    27e4:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
    27e8:	e0bfff17 	ldw	r2,-4(fp)
    27ec:	10bffe84 	addi	r2,r2,-6
    27f0:	10c00428 	cmpgeui	r3,r2,16
    27f4:	18001a1e 	bne	r3,zero,2860 <alt_exception_cause_generated_bad_addr+0x88>
    27f8:	100690ba 	slli	r3,r2,2
    27fc:	00800034 	movhi	r2,0
    2800:	108a0404 	addi	r2,r2,10256
    2804:	1885883a 	add	r2,r3,r2
    2808:	10800017 	ldw	r2,0(r2)
    280c:	1000683a 	jmp	r2
    2810:	00002850 	cmplti	zero,zero,161
    2814:	00002850 	cmplti	zero,zero,161
    2818:	00002860 	cmpeqi	zero,zero,161
    281c:	00002860 	cmpeqi	zero,zero,161
    2820:	00002860 	cmpeqi	zero,zero,161
    2824:	00002850 	cmplti	zero,zero,161
    2828:	00002858 	cmpnei	zero,zero,161
    282c:	00002860 	cmpeqi	zero,zero,161
    2830:	00002850 	cmplti	zero,zero,161
    2834:	00002850 	cmplti	zero,zero,161
    2838:	00002860 	cmpeqi	zero,zero,161
    283c:	00002850 	cmplti	zero,zero,161
    2840:	00002858 	cmpnei	zero,zero,161
    2844:	00002860 	cmpeqi	zero,zero,161
    2848:	00002860 	cmpeqi	zero,zero,161
    284c:	00002850 	cmplti	zero,zero,161
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
    2850:	00800044 	movi	r2,1
    2854:	00000306 	br	2864 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
    2858:	0005883a 	mov	r2,zero
    285c:	00000106 	br	2864 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
    2860:	0005883a 	mov	r2,zero
  }
}
    2864:	e037883a 	mov	sp,fp
    2868:	df000017 	ldw	fp,0(sp)
    286c:	dec00104 	addi	sp,sp,4
    2870:	f800283a 	ret

00002874 <atexit>:
    2874:	200b883a 	mov	r5,r4
    2878:	000f883a 	mov	r7,zero
    287c:	000d883a 	mov	r6,zero
    2880:	0009883a 	mov	r4,zero
    2884:	0002b1c1 	jmpi	2b1c <__register_exitproc>

00002888 <exit>:
    2888:	defffe04 	addi	sp,sp,-8
    288c:	000b883a 	mov	r5,zero
    2890:	dc000015 	stw	r16,0(sp)
    2894:	dfc00115 	stw	ra,4(sp)
    2898:	2021883a 	mov	r16,r4
    289c:	0002c340 	call	2c34 <__call_exitprocs>
    28a0:	00800034 	movhi	r2,0
    28a4:	10920104 	addi	r2,r2,18436
    28a8:	11000017 	ldw	r4,0(r2)
    28ac:	20800f17 	ldw	r2,60(r4)
    28b0:	10000126 	beq	r2,zero,28b8 <exit+0x30>
    28b4:	103ee83a 	callr	r2
    28b8:	8009883a 	mov	r4,r16
    28bc:	0002f900 	call	2f90 <_exit>

000028c0 <memcmp>:
    28c0:	01c000c4 	movi	r7,3
    28c4:	3980192e 	bgeu	r7,r6,292c <memcmp+0x6c>
    28c8:	2144b03a 	or	r2,r4,r5
    28cc:	11c4703a 	and	r2,r2,r7
    28d0:	10000f26 	beq	r2,zero,2910 <memcmp+0x50>
    28d4:	20800003 	ldbu	r2,0(r4)
    28d8:	28c00003 	ldbu	r3,0(r5)
    28dc:	10c0151e 	bne	r2,r3,2934 <memcmp+0x74>
    28e0:	31bfff84 	addi	r6,r6,-2
    28e4:	01ffffc4 	movi	r7,-1
    28e8:	00000406 	br	28fc <memcmp+0x3c>
    28ec:	20800003 	ldbu	r2,0(r4)
    28f0:	28c00003 	ldbu	r3,0(r5)
    28f4:	31bfffc4 	addi	r6,r6,-1
    28f8:	10c00e1e 	bne	r2,r3,2934 <memcmp+0x74>
    28fc:	21000044 	addi	r4,r4,1
    2900:	29400044 	addi	r5,r5,1
    2904:	31fff91e 	bne	r6,r7,28ec <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70028ec>
    2908:	0005883a 	mov	r2,zero
    290c:	f800283a 	ret
    2910:	20c00017 	ldw	r3,0(r4)
    2914:	28800017 	ldw	r2,0(r5)
    2918:	18bfee1e 	bne	r3,r2,28d4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70028d4>
    291c:	31bfff04 	addi	r6,r6,-4
    2920:	21000104 	addi	r4,r4,4
    2924:	29400104 	addi	r5,r5,4
    2928:	39bff936 	bltu	r7,r6,2910 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002910>
    292c:	303fe91e 	bne	r6,zero,28d4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70028d4>
    2930:	003ff506 	br	2908 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002908>
    2934:	10c5c83a 	sub	r2,r2,r3
    2938:	f800283a 	ret

0000293c <memcpy>:
    293c:	defffd04 	addi	sp,sp,-12
    2940:	dfc00215 	stw	ra,8(sp)
    2944:	dc400115 	stw	r17,4(sp)
    2948:	dc000015 	stw	r16,0(sp)
    294c:	00c003c4 	movi	r3,15
    2950:	2005883a 	mov	r2,r4
    2954:	1980452e 	bgeu	r3,r6,2a6c <memcpy+0x130>
    2958:	2906b03a 	or	r3,r5,r4
    295c:	18c000cc 	andi	r3,r3,3
    2960:	1800441e 	bne	r3,zero,2a74 <memcpy+0x138>
    2964:	347ffc04 	addi	r17,r6,-16
    2968:	8822d13a 	srli	r17,r17,4
    296c:	28c00104 	addi	r3,r5,4
    2970:	23400104 	addi	r13,r4,4
    2974:	8820913a 	slli	r16,r17,4
    2978:	2b000204 	addi	r12,r5,8
    297c:	22c00204 	addi	r11,r4,8
    2980:	84000504 	addi	r16,r16,20
    2984:	2a800304 	addi	r10,r5,12
    2988:	22400304 	addi	r9,r4,12
    298c:	2c21883a 	add	r16,r5,r16
    2990:	2811883a 	mov	r8,r5
    2994:	200f883a 	mov	r7,r4
    2998:	41000017 	ldw	r4,0(r8)
    299c:	1fc00017 	ldw	ra,0(r3)
    29a0:	63c00017 	ldw	r15,0(r12)
    29a4:	39000015 	stw	r4,0(r7)
    29a8:	53800017 	ldw	r14,0(r10)
    29ac:	6fc00015 	stw	ra,0(r13)
    29b0:	5bc00015 	stw	r15,0(r11)
    29b4:	4b800015 	stw	r14,0(r9)
    29b8:	18c00404 	addi	r3,r3,16
    29bc:	39c00404 	addi	r7,r7,16
    29c0:	42000404 	addi	r8,r8,16
    29c4:	6b400404 	addi	r13,r13,16
    29c8:	63000404 	addi	r12,r12,16
    29cc:	5ac00404 	addi	r11,r11,16
    29d0:	52800404 	addi	r10,r10,16
    29d4:	4a400404 	addi	r9,r9,16
    29d8:	1c3fef1e 	bne	r3,r16,2998 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002998>
    29dc:	89c00044 	addi	r7,r17,1
    29e0:	380e913a 	slli	r7,r7,4
    29e4:	310003cc 	andi	r4,r6,15
    29e8:	02c000c4 	movi	r11,3
    29ec:	11c7883a 	add	r3,r2,r7
    29f0:	29cb883a 	add	r5,r5,r7
    29f4:	5900212e 	bgeu	r11,r4,2a7c <memcpy+0x140>
    29f8:	1813883a 	mov	r9,r3
    29fc:	2811883a 	mov	r8,r5
    2a00:	200f883a 	mov	r7,r4
    2a04:	42800017 	ldw	r10,0(r8)
    2a08:	4a400104 	addi	r9,r9,4
    2a0c:	39ffff04 	addi	r7,r7,-4
    2a10:	4abfff15 	stw	r10,-4(r9)
    2a14:	42000104 	addi	r8,r8,4
    2a18:	59fffa36 	bltu	r11,r7,2a04 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002a04>
    2a1c:	213fff04 	addi	r4,r4,-4
    2a20:	2008d0ba 	srli	r4,r4,2
    2a24:	318000cc 	andi	r6,r6,3
    2a28:	21000044 	addi	r4,r4,1
    2a2c:	2109883a 	add	r4,r4,r4
    2a30:	2109883a 	add	r4,r4,r4
    2a34:	1907883a 	add	r3,r3,r4
    2a38:	290b883a 	add	r5,r5,r4
    2a3c:	30000626 	beq	r6,zero,2a58 <memcpy+0x11c>
    2a40:	198d883a 	add	r6,r3,r6
    2a44:	29c00003 	ldbu	r7,0(r5)
    2a48:	18c00044 	addi	r3,r3,1
    2a4c:	29400044 	addi	r5,r5,1
    2a50:	19ffffc5 	stb	r7,-1(r3)
    2a54:	19bffb1e 	bne	r3,r6,2a44 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002a44>
    2a58:	dfc00217 	ldw	ra,8(sp)
    2a5c:	dc400117 	ldw	r17,4(sp)
    2a60:	dc000017 	ldw	r16,0(sp)
    2a64:	dec00304 	addi	sp,sp,12
    2a68:	f800283a 	ret
    2a6c:	2007883a 	mov	r3,r4
    2a70:	003ff206 	br	2a3c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002a3c>
    2a74:	2007883a 	mov	r3,r4
    2a78:	003ff106 	br	2a40 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002a40>
    2a7c:	200d883a 	mov	r6,r4
    2a80:	003fee06 	br	2a3c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002a3c>

00002a84 <strlen>:
    2a84:	208000cc 	andi	r2,r4,3
    2a88:	10002026 	beq	r2,zero,2b0c <strlen+0x88>
    2a8c:	20800007 	ldb	r2,0(r4)
    2a90:	10002026 	beq	r2,zero,2b14 <strlen+0x90>
    2a94:	2005883a 	mov	r2,r4
    2a98:	00000206 	br	2aa4 <strlen+0x20>
    2a9c:	10c00007 	ldb	r3,0(r2)
    2aa0:	18001826 	beq	r3,zero,2b04 <strlen+0x80>
    2aa4:	10800044 	addi	r2,r2,1
    2aa8:	10c000cc 	andi	r3,r2,3
    2aac:	183ffb1e 	bne	r3,zero,2a9c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002a9c>
    2ab0:	10c00017 	ldw	r3,0(r2)
    2ab4:	01ffbff4 	movhi	r7,65279
    2ab8:	39ffbfc4 	addi	r7,r7,-257
    2abc:	00ca303a 	nor	r5,zero,r3
    2ac0:	01a02074 	movhi	r6,32897
    2ac4:	19c7883a 	add	r3,r3,r7
    2ac8:	31a02004 	addi	r6,r6,-32640
    2acc:	1946703a 	and	r3,r3,r5
    2ad0:	1986703a 	and	r3,r3,r6
    2ad4:	1800091e 	bne	r3,zero,2afc <strlen+0x78>
    2ad8:	10800104 	addi	r2,r2,4
    2adc:	10c00017 	ldw	r3,0(r2)
    2ae0:	19cb883a 	add	r5,r3,r7
    2ae4:	00c6303a 	nor	r3,zero,r3
    2ae8:	28c6703a 	and	r3,r5,r3
    2aec:	1986703a 	and	r3,r3,r6
    2af0:	183ff926 	beq	r3,zero,2ad8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002ad8>
    2af4:	00000106 	br	2afc <strlen+0x78>
    2af8:	10800044 	addi	r2,r2,1
    2afc:	10c00007 	ldb	r3,0(r2)
    2b00:	183ffd1e 	bne	r3,zero,2af8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002af8>
    2b04:	1105c83a 	sub	r2,r2,r4
    2b08:	f800283a 	ret
    2b0c:	2005883a 	mov	r2,r4
    2b10:	003fe706 	br	2ab0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002ab0>
    2b14:	0005883a 	mov	r2,zero
    2b18:	f800283a 	ret

00002b1c <__register_exitproc>:
    2b1c:	defffa04 	addi	sp,sp,-24
    2b20:	dc000315 	stw	r16,12(sp)
    2b24:	04000034 	movhi	r16,0
    2b28:	84120104 	addi	r16,r16,18436
    2b2c:	80c00017 	ldw	r3,0(r16)
    2b30:	dc400415 	stw	r17,16(sp)
    2b34:	dfc00515 	stw	ra,20(sp)
    2b38:	18805217 	ldw	r2,328(r3)
    2b3c:	2023883a 	mov	r17,r4
    2b40:	10003726 	beq	r2,zero,2c20 <__register_exitproc+0x104>
    2b44:	10c00117 	ldw	r3,4(r2)
    2b48:	010007c4 	movi	r4,31
    2b4c:	20c00e16 	blt	r4,r3,2b88 <__register_exitproc+0x6c>
    2b50:	1a000044 	addi	r8,r3,1
    2b54:	8800221e 	bne	r17,zero,2be0 <__register_exitproc+0xc4>
    2b58:	18c00084 	addi	r3,r3,2
    2b5c:	18c7883a 	add	r3,r3,r3
    2b60:	18c7883a 	add	r3,r3,r3
    2b64:	12000115 	stw	r8,4(r2)
    2b68:	10c7883a 	add	r3,r2,r3
    2b6c:	19400015 	stw	r5,0(r3)
    2b70:	0005883a 	mov	r2,zero
    2b74:	dfc00517 	ldw	ra,20(sp)
    2b78:	dc400417 	ldw	r17,16(sp)
    2b7c:	dc000317 	ldw	r16,12(sp)
    2b80:	dec00604 	addi	sp,sp,24
    2b84:	f800283a 	ret
    2b88:	00800034 	movhi	r2,0
    2b8c:	10800004 	addi	r2,r2,0
    2b90:	10002626 	beq	r2,zero,2c2c <__register_exitproc+0x110>
    2b94:	01006404 	movi	r4,400
    2b98:	d9400015 	stw	r5,0(sp)
    2b9c:	d9800115 	stw	r6,4(sp)
    2ba0:	d9c00215 	stw	r7,8(sp)
    2ba4:	00000000 	call	0 <__reset>
    2ba8:	d9400017 	ldw	r5,0(sp)
    2bac:	d9800117 	ldw	r6,4(sp)
    2bb0:	d9c00217 	ldw	r7,8(sp)
    2bb4:	10001d26 	beq	r2,zero,2c2c <__register_exitproc+0x110>
    2bb8:	81000017 	ldw	r4,0(r16)
    2bbc:	10000115 	stw	zero,4(r2)
    2bc0:	02000044 	movi	r8,1
    2bc4:	22405217 	ldw	r9,328(r4)
    2bc8:	0007883a 	mov	r3,zero
    2bcc:	12400015 	stw	r9,0(r2)
    2bd0:	20805215 	stw	r2,328(r4)
    2bd4:	10006215 	stw	zero,392(r2)
    2bd8:	10006315 	stw	zero,396(r2)
    2bdc:	883fde26 	beq	r17,zero,2b58 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002b58>
    2be0:	18c9883a 	add	r4,r3,r3
    2be4:	2109883a 	add	r4,r4,r4
    2be8:	1109883a 	add	r4,r2,r4
    2bec:	21802215 	stw	r6,136(r4)
    2bf0:	01800044 	movi	r6,1
    2bf4:	12406217 	ldw	r9,392(r2)
    2bf8:	30cc983a 	sll	r6,r6,r3
    2bfc:	4992b03a 	or	r9,r9,r6
    2c00:	12406215 	stw	r9,392(r2)
    2c04:	21c04215 	stw	r7,264(r4)
    2c08:	01000084 	movi	r4,2
    2c0c:	893fd21e 	bne	r17,r4,2b58 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002b58>
    2c10:	11006317 	ldw	r4,396(r2)
    2c14:	218cb03a 	or	r6,r4,r6
    2c18:	11806315 	stw	r6,396(r2)
    2c1c:	003fce06 	br	2b58 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002b58>
    2c20:	18805304 	addi	r2,r3,332
    2c24:	18805215 	stw	r2,328(r3)
    2c28:	003fc606 	br	2b44 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002b44>
    2c2c:	00bfffc4 	movi	r2,-1
    2c30:	003fd006 	br	2b74 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002b74>

00002c34 <__call_exitprocs>:
    2c34:	defff504 	addi	sp,sp,-44
    2c38:	df000915 	stw	fp,36(sp)
    2c3c:	dd400615 	stw	r21,24(sp)
    2c40:	dc800315 	stw	r18,12(sp)
    2c44:	dfc00a15 	stw	ra,40(sp)
    2c48:	ddc00815 	stw	r23,32(sp)
    2c4c:	dd800715 	stw	r22,28(sp)
    2c50:	dd000515 	stw	r20,20(sp)
    2c54:	dcc00415 	stw	r19,16(sp)
    2c58:	dc400215 	stw	r17,8(sp)
    2c5c:	dc000115 	stw	r16,4(sp)
    2c60:	d9000015 	stw	r4,0(sp)
    2c64:	2839883a 	mov	fp,r5
    2c68:	04800044 	movi	r18,1
    2c6c:	057fffc4 	movi	r21,-1
    2c70:	00800034 	movhi	r2,0
    2c74:	10920104 	addi	r2,r2,18436
    2c78:	12000017 	ldw	r8,0(r2)
    2c7c:	45005217 	ldw	r20,328(r8)
    2c80:	44c05204 	addi	r19,r8,328
    2c84:	a0001c26 	beq	r20,zero,2cf8 <__call_exitprocs+0xc4>
    2c88:	a0800117 	ldw	r2,4(r20)
    2c8c:	15ffffc4 	addi	r23,r2,-1
    2c90:	b8000d16 	blt	r23,zero,2cc8 <__call_exitprocs+0x94>
    2c94:	14000044 	addi	r16,r2,1
    2c98:	8421883a 	add	r16,r16,r16
    2c9c:	8421883a 	add	r16,r16,r16
    2ca0:	84402004 	addi	r17,r16,128
    2ca4:	a463883a 	add	r17,r20,r17
    2ca8:	a421883a 	add	r16,r20,r16
    2cac:	e0001e26 	beq	fp,zero,2d28 <__call_exitprocs+0xf4>
    2cb0:	80804017 	ldw	r2,256(r16)
    2cb4:	e0801c26 	beq	fp,r2,2d28 <__call_exitprocs+0xf4>
    2cb8:	bdffffc4 	addi	r23,r23,-1
    2cbc:	843fff04 	addi	r16,r16,-4
    2cc0:	8c7fff04 	addi	r17,r17,-4
    2cc4:	bd7ff91e 	bne	r23,r21,2cac <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002cac>
    2cc8:	00800034 	movhi	r2,0
    2ccc:	10800004 	addi	r2,r2,0
    2cd0:	10000926 	beq	r2,zero,2cf8 <__call_exitprocs+0xc4>
    2cd4:	a0800117 	ldw	r2,4(r20)
    2cd8:	1000301e 	bne	r2,zero,2d9c <__call_exitprocs+0x168>
    2cdc:	a0800017 	ldw	r2,0(r20)
    2ce0:	10003226 	beq	r2,zero,2dac <__call_exitprocs+0x178>
    2ce4:	a009883a 	mov	r4,r20
    2ce8:	98800015 	stw	r2,0(r19)
    2cec:	00000000 	call	0 <__reset>
    2cf0:	9d000017 	ldw	r20,0(r19)
    2cf4:	a03fe41e 	bne	r20,zero,2c88 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002c88>
    2cf8:	dfc00a17 	ldw	ra,40(sp)
    2cfc:	df000917 	ldw	fp,36(sp)
    2d00:	ddc00817 	ldw	r23,32(sp)
    2d04:	dd800717 	ldw	r22,28(sp)
    2d08:	dd400617 	ldw	r21,24(sp)
    2d0c:	dd000517 	ldw	r20,20(sp)
    2d10:	dcc00417 	ldw	r19,16(sp)
    2d14:	dc800317 	ldw	r18,12(sp)
    2d18:	dc400217 	ldw	r17,8(sp)
    2d1c:	dc000117 	ldw	r16,4(sp)
    2d20:	dec00b04 	addi	sp,sp,44
    2d24:	f800283a 	ret
    2d28:	a0800117 	ldw	r2,4(r20)
    2d2c:	80c00017 	ldw	r3,0(r16)
    2d30:	10bfffc4 	addi	r2,r2,-1
    2d34:	15c01426 	beq	r2,r23,2d88 <__call_exitprocs+0x154>
    2d38:	80000015 	stw	zero,0(r16)
    2d3c:	183fde26 	beq	r3,zero,2cb8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002cb8>
    2d40:	95c8983a 	sll	r4,r18,r23
    2d44:	a0806217 	ldw	r2,392(r20)
    2d48:	a5800117 	ldw	r22,4(r20)
    2d4c:	2084703a 	and	r2,r4,r2
    2d50:	10000b26 	beq	r2,zero,2d80 <__call_exitprocs+0x14c>
    2d54:	a0806317 	ldw	r2,396(r20)
    2d58:	2088703a 	and	r4,r4,r2
    2d5c:	20000c1e 	bne	r4,zero,2d90 <__call_exitprocs+0x15c>
    2d60:	89400017 	ldw	r5,0(r17)
    2d64:	d9000017 	ldw	r4,0(sp)
    2d68:	183ee83a 	callr	r3
    2d6c:	a0800117 	ldw	r2,4(r20)
    2d70:	15bfbf1e 	bne	r2,r22,2c70 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002c70>
    2d74:	98800017 	ldw	r2,0(r19)
    2d78:	153fcf26 	beq	r2,r20,2cb8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002cb8>
    2d7c:	003fbc06 	br	2c70 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002c70>
    2d80:	183ee83a 	callr	r3
    2d84:	003ff906 	br	2d6c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002d6c>
    2d88:	a5c00115 	stw	r23,4(r20)
    2d8c:	003feb06 	br	2d3c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002d3c>
    2d90:	89000017 	ldw	r4,0(r17)
    2d94:	183ee83a 	callr	r3
    2d98:	003ff406 	br	2d6c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002d6c>
    2d9c:	a0800017 	ldw	r2,0(r20)
    2da0:	a027883a 	mov	r19,r20
    2da4:	1029883a 	mov	r20,r2
    2da8:	003fb606 	br	2c84 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002c84>
    2dac:	0005883a 	mov	r2,zero
    2db0:	003ffb06 	br	2da0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002da0>

00002db4 <__divsi3>:
    2db4:	20001b16 	blt	r4,zero,2e24 <__divsi3+0x70>
    2db8:	000f883a 	mov	r7,zero
    2dbc:	28001616 	blt	r5,zero,2e18 <__divsi3+0x64>
    2dc0:	200d883a 	mov	r6,r4
    2dc4:	29001a2e 	bgeu	r5,r4,2e30 <__divsi3+0x7c>
    2dc8:	00800804 	movi	r2,32
    2dcc:	00c00044 	movi	r3,1
    2dd0:	00000106 	br	2dd8 <__divsi3+0x24>
    2dd4:	10000d26 	beq	r2,zero,2e0c <__divsi3+0x58>
    2dd8:	294b883a 	add	r5,r5,r5
    2ddc:	10bfffc4 	addi	r2,r2,-1
    2de0:	18c7883a 	add	r3,r3,r3
    2de4:	293ffb36 	bltu	r5,r4,2dd4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002dd4>
    2de8:	0005883a 	mov	r2,zero
    2dec:	18000726 	beq	r3,zero,2e0c <__divsi3+0x58>
    2df0:	0005883a 	mov	r2,zero
    2df4:	31400236 	bltu	r6,r5,2e00 <__divsi3+0x4c>
    2df8:	314dc83a 	sub	r6,r6,r5
    2dfc:	10c4b03a 	or	r2,r2,r3
    2e00:	1806d07a 	srli	r3,r3,1
    2e04:	280ad07a 	srli	r5,r5,1
    2e08:	183ffa1e 	bne	r3,zero,2df4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002df4>
    2e0c:	38000126 	beq	r7,zero,2e14 <__divsi3+0x60>
    2e10:	0085c83a 	sub	r2,zero,r2
    2e14:	f800283a 	ret
    2e18:	014bc83a 	sub	r5,zero,r5
    2e1c:	39c0005c 	xori	r7,r7,1
    2e20:	003fe706 	br	2dc0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002dc0>
    2e24:	0109c83a 	sub	r4,zero,r4
    2e28:	01c00044 	movi	r7,1
    2e2c:	003fe306 	br	2dbc <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002dbc>
    2e30:	00c00044 	movi	r3,1
    2e34:	003fee06 	br	2df0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002df0>

00002e38 <__modsi3>:
    2e38:	20001716 	blt	r4,zero,2e98 <__modsi3+0x60>
    2e3c:	000f883a 	mov	r7,zero
    2e40:	2005883a 	mov	r2,r4
    2e44:	28001216 	blt	r5,zero,2e90 <__modsi3+0x58>
    2e48:	2900162e 	bgeu	r5,r4,2ea4 <__modsi3+0x6c>
    2e4c:	01800804 	movi	r6,32
    2e50:	00c00044 	movi	r3,1
    2e54:	00000106 	br	2e5c <__modsi3+0x24>
    2e58:	30000a26 	beq	r6,zero,2e84 <__modsi3+0x4c>
    2e5c:	294b883a 	add	r5,r5,r5
    2e60:	31bfffc4 	addi	r6,r6,-1
    2e64:	18c7883a 	add	r3,r3,r3
    2e68:	293ffb36 	bltu	r5,r4,2e58 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002e58>
    2e6c:	18000526 	beq	r3,zero,2e84 <__modsi3+0x4c>
    2e70:	1806d07a 	srli	r3,r3,1
    2e74:	11400136 	bltu	r2,r5,2e7c <__modsi3+0x44>
    2e78:	1145c83a 	sub	r2,r2,r5
    2e7c:	280ad07a 	srli	r5,r5,1
    2e80:	183ffb1e 	bne	r3,zero,2e70 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002e70>
    2e84:	38000126 	beq	r7,zero,2e8c <__modsi3+0x54>
    2e88:	0085c83a 	sub	r2,zero,r2
    2e8c:	f800283a 	ret
    2e90:	014bc83a 	sub	r5,zero,r5
    2e94:	003fec06 	br	2e48 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002e48>
    2e98:	0109c83a 	sub	r4,zero,r4
    2e9c:	01c00044 	movi	r7,1
    2ea0:	003fe706 	br	2e40 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002e40>
    2ea4:	00c00044 	movi	r3,1
    2ea8:	003ff106 	br	2e70 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002e70>

00002eac <__udivsi3>:
    2eac:	200d883a 	mov	r6,r4
    2eb0:	2900152e 	bgeu	r5,r4,2f08 <__udivsi3+0x5c>
    2eb4:	28001416 	blt	r5,zero,2f08 <__udivsi3+0x5c>
    2eb8:	00800804 	movi	r2,32
    2ebc:	00c00044 	movi	r3,1
    2ec0:	00000206 	br	2ecc <__udivsi3+0x20>
    2ec4:	10000e26 	beq	r2,zero,2f00 <__udivsi3+0x54>
    2ec8:	28000516 	blt	r5,zero,2ee0 <__udivsi3+0x34>
    2ecc:	294b883a 	add	r5,r5,r5
    2ed0:	10bfffc4 	addi	r2,r2,-1
    2ed4:	18c7883a 	add	r3,r3,r3
    2ed8:	293ffa36 	bltu	r5,r4,2ec4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002ec4>
    2edc:	18000826 	beq	r3,zero,2f00 <__udivsi3+0x54>
    2ee0:	0005883a 	mov	r2,zero
    2ee4:	31400236 	bltu	r6,r5,2ef0 <__udivsi3+0x44>
    2ee8:	314dc83a 	sub	r6,r6,r5
    2eec:	10c4b03a 	or	r2,r2,r3
    2ef0:	1806d07a 	srli	r3,r3,1
    2ef4:	280ad07a 	srli	r5,r5,1
    2ef8:	183ffa1e 	bne	r3,zero,2ee4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002ee4>
    2efc:	f800283a 	ret
    2f00:	0005883a 	mov	r2,zero
    2f04:	f800283a 	ret
    2f08:	00c00044 	movi	r3,1
    2f0c:	003ff406 	br	2ee0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002ee0>

00002f10 <__umodsi3>:
    2f10:	2005883a 	mov	r2,r4
    2f14:	2900122e 	bgeu	r5,r4,2f60 <__umodsi3+0x50>
    2f18:	28001116 	blt	r5,zero,2f60 <__umodsi3+0x50>
    2f1c:	01800804 	movi	r6,32
    2f20:	00c00044 	movi	r3,1
    2f24:	00000206 	br	2f30 <__umodsi3+0x20>
    2f28:	30000c26 	beq	r6,zero,2f5c <__umodsi3+0x4c>
    2f2c:	28000516 	blt	r5,zero,2f44 <__umodsi3+0x34>
    2f30:	294b883a 	add	r5,r5,r5
    2f34:	31bfffc4 	addi	r6,r6,-1
    2f38:	18c7883a 	add	r3,r3,r3
    2f3c:	293ffa36 	bltu	r5,r4,2f28 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002f28>
    2f40:	18000626 	beq	r3,zero,2f5c <__umodsi3+0x4c>
    2f44:	1806d07a 	srli	r3,r3,1
    2f48:	11400136 	bltu	r2,r5,2f50 <__umodsi3+0x40>
    2f4c:	1145c83a 	sub	r2,r2,r5
    2f50:	280ad07a 	srli	r5,r5,1
    2f54:	183ffb1e 	bne	r3,zero,2f44 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002f44>
    2f58:	f800283a 	ret
    2f5c:	f800283a 	ret
    2f60:	00c00044 	movi	r3,1
    2f64:	003ff706 	br	2f44 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002f44>

00002f68 <__mulsi3>:
    2f68:	0005883a 	mov	r2,zero
    2f6c:	20000726 	beq	r4,zero,2f8c <__mulsi3+0x24>
    2f70:	20c0004c 	andi	r3,r4,1
    2f74:	2008d07a 	srli	r4,r4,1
    2f78:	18000126 	beq	r3,zero,2f80 <__mulsi3+0x18>
    2f7c:	1145883a 	add	r2,r2,r5
    2f80:	294b883a 	add	r5,r5,r5
    2f84:	203ffa1e 	bne	r4,zero,2f70 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002f70>
    2f88:	f800283a 	ret
    2f8c:	f800283a 	ret

00002f90 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    2f90:	defffd04 	addi	sp,sp,-12
    2f94:	df000215 	stw	fp,8(sp)
    2f98:	df000204 	addi	fp,sp,8
    2f9c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    2fa0:	0001883a 	nop
    2fa4:	e0bfff17 	ldw	r2,-4(fp)
    2fa8:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
    2fac:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    2fb0:	10000226 	beq	r2,zero,2fbc <_exit+0x2c>
    ALT_SIM_FAIL();
    2fb4:	002af070 	cmpltui	zero,zero,43969
    2fb8:	00000106 	br	2fc0 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
    2fbc:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    2fc0:	003fff06 	br	2fc0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002fc0>
