C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Clock_Divider.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Clock_Divider.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Clock_divider

Top level modules:
	Clock_divider

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Decoder.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Decoder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Decoder

Top level modules:
	Decoder

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/Driver_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/Driver_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Driver_tb

Top level modules:
	Driver_tb

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/SPI_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/SPI_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SPI_tb

Top level modules:
	SPI_tb

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Display_Seven.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Display_Seven.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Display_Seven

Top level modules:
	Display_Seven

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/TimeKeeper.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TimeKeeper

Top level modules:
	TimeKeeper

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/DeMux.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DeMux

Top level modules:
	DeMux

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/Driver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Driver

Top level modules:
	Driver

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/Display_Seven_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/Display_Seven_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Display_Seven_tb

Top level modules:
	Display_Seven_tb

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/SPI.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/src/SPI.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SPI

Top level modules:
	SPI

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/TimeKeeper_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part2/modelSim_testBench/TimeKeeper_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TimeKeeper_tb

Top level modules:
	TimeKeeper_tb

} {} {}}
