# 7-Segment Hexadecimal Display (VHDL)

## ğŸ“– Introduction
This project implements a **7-segment hexadecimal display driver** using VHDL. It takes a 4-bit binary input and displays its corresponding hexadecimal digit (0â€“9, Aâ€“F) on a 7-segment module.  

## ğŸ¯ Objective
- Learn how to decode binary values into 7-segment display outputs.  
- Apply Boolean expressions and truth tables in VHDL.  
- Simulate and test the design on FPGA or software tools.  

## ğŸ› ï¸ Skills Covered
- VHDL coding and logic design  
- Boolean expression implementation  
- Segment mapping for hexadecimal digits  
- Functional simulation and verification  
- FPGA integration and modular design  

## ğŸ“‚ Files Included
- `7segment.v` â†’ VHDL source code for display driver  
- `testbench.vhd` â†’ Testbench for simulation  
- `README.md` â†’ Documentation  

## ğŸ“ Assignment Tasks
1. Implement 7-segment logic in VHDL.  
2. Simulate outputs for all hexadecimal inputs (0â€“15).  
3. Document segment mapping (0â€“9, Aâ€“F).  
4. Extend design for multiple digits or counters (optional).  

## âœ… Outcome
The project provides hands-on experience in **digital design, Boolean logic, and FPGA programming**. It is reusable as a module in larger FPGA projects such as calculators, timers, and display systems.  

## ğŸš€ How to Run
1. Load `7segment.v` in your VHDL/FPGA environment (e.g., ModelSim, Vivado, Quartus).  
2. Run the provided `testbench.vhd`.  
3. Verify output patterns for all 16 input values.  
