TimeQuest Timing Analyzer report for sample_ledslider_top
Thu Nov 07 10:25:05 2013
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'SCI_SCLK'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'SCI_SCLK'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'SCI_SCLK'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. MTBF Summary
 26. Synchronizer Summary
 27. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 28. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 29. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 40. Slow 1200mV 0C Model Setup: 'SCI_SCLK'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'SCI_SCLK'
 43. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 44. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. MTBF Summary
 52. Synchronizer Summary
 53. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 65. Fast 1200mV 0C Model Setup: 'SCI_SCLK'
 66. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 67. Fast 1200mV 0C Model Hold: 'SCI_SCLK'
 68. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 69. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. MTBF Summary
 77. Synchronizer Summary
 78. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 84. Multicorner Timing Analysis Summary
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Board Trace Model Assignments
 90. Input Transition Times
 91. Signal Integrity Metrics (Slow 1200mv 0c Model)
 92. Signal Integrity Metrics (Slow 1200mv 85c Model)
 93. Signal Integrity Metrics (Fast 1200mv 0c Model)
 94. Setup Transfers
 95. Hold Transfers
 96. Recovery Transfers
 97. Removal Transfers
 98. Report TCCS
 99. Report RSKM
100. Unconstrained Paths
101. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; sample_ledslider_top                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; pwm_control_core/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Nov 07 10:25:03 2013 ;
; peridot_top.sdc                                                   ; OK     ; Thu Nov 07 10:25:03 2013 ;
+-------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
; SCI_SCLK   ; Base ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCI_SCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 85.25 MHz  ; 85.25 MHz       ; CLOCK_50   ;      ;
; 107.65 MHz ; 107.65 MHz      ; SCI_SCLK   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; 8.270  ; 0.000           ;
; SCI_SCLK ; 37.022 ; 0.000           ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.452 ; 0.000           ;
; SCI_SCLK ; 0.485 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 15.589 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 3.702 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; 9.742  ; 0.000                         ;
; SCI_SCLK ; 41.337 ; 0.000                         ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.270 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.672     ;
; 8.527 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.399     ;
; 8.527 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.399     ;
; 8.527 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.399     ;
; 8.527 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.399     ;
; 8.527 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.399     ;
; 8.527 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.399     ;
; 8.527 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.399     ;
; 8.540 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.404     ;
; 8.554 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.390     ;
; 8.568 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.374     ;
; 8.574 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.359     ;
; 8.576 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.357     ;
; 8.612 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 11.315     ;
; 8.615 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.327     ;
; 8.736 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.208     ;
; 8.797 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.131     ;
; 8.797 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.131     ;
; 8.797 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.131     ;
; 8.797 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.131     ;
; 8.797 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.131     ;
; 8.797 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.131     ;
; 8.797 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.131     ;
; 8.804 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.148     ;
; 8.811 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.117     ;
; 8.811 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.117     ;
; 8.811 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.117     ;
; 8.811 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.117     ;
; 8.811 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.117     ;
; 8.811 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.117     ;
; 8.811 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.117     ;
; 8.838 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.106     ;
; 8.844 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.091     ;
; 8.846 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.087     ;
; 8.846 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.087     ;
; 8.846 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.089     ;
; 8.852 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.092     ;
; 8.858 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.077     ;
; 8.860 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.075     ;
; 8.882 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 11.047     ;
; 8.885 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.059     ;
; 8.889 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.053     ;
; 8.896 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 11.033     ;
; 8.899 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.045     ;
; 8.933 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.016     ;
; 8.978 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.963     ;
; 8.978 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.963     ;
; 8.979 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.962     ;
; 8.993 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 10.935     ;
; 8.993 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 10.935     ;
; 8.993 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 10.935     ;
; 8.993 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 10.935     ;
; 8.993 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 10.935     ;
; 8.993 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 10.935     ;
; 8.993 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 10.935     ;
; 9.016 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 10.940     ;
; 9.034 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.910     ;
; 9.040 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.895     ;
; 9.042 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.893     ;
; 9.061 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.875     ;
; 9.061 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.875     ;
; 9.061 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.875     ;
; 9.061 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.875     ;
; 9.061 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.875     ;
; 9.061 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.875     ;
; 9.061 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.875     ;
; 9.078 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 10.851     ;
; 9.081 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.863     ;
; 9.102 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.850     ;
; 9.108 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.835     ;
; 9.110 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.833     ;
; 9.116 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.819     ;
; 9.116 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.819     ;
; 9.130 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.805     ;
; 9.130 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.805     ;
; 9.146 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.791     ;
; 9.149 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.803     ;
; 9.155 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.797     ;
; 9.159 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.785     ;
; 9.166 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.778     ;
; 9.173 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.771     ;
; 9.183 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.755     ;
; 9.183 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.755     ;
; 9.183 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.766     ;
; 9.190 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.743     ;
; 9.190 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.743     ;
; 9.190 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.743     ;
; 9.190 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.743     ;
; 9.190 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.743     ;
; 9.190 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.743     ;
; 9.190 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.743     ;
; 9.231 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.718     ;
; 9.237 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.703     ;
; 9.239 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.701     ;
; 9.248 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.695     ;
; 9.248 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.695     ;
; 9.249 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.694     ;
; 9.262 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.681     ;
; 9.262 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.681     ;
; 9.263 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.680     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 37.022 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.426      ; 5.091      ;
; 37.022 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.426      ; 5.091      ;
; 37.022 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.426      ; 5.091      ;
; 37.022 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.426      ; 5.091      ;
; 37.022 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.426      ; 5.091      ;
; 37.022 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.426      ; 5.091      ;
; 37.022 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.426      ; 5.091      ;
; 37.022 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.426      ; 5.091      ;
; 37.683 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.366      ; 4.370      ;
; 37.683 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.366      ; 4.370      ;
; 37.683 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.366      ; 4.370      ;
; 37.683 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.366      ; 4.370      ;
; 37.683 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.366      ; 4.370      ;
; 37.683 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.366      ; 4.370      ;
; 37.683 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.366      ; 4.370      ;
; 37.683 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.366      ; 4.370      ;
; 37.866 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.162      ; 3.983      ;
; 37.866 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.162      ; 3.983      ;
; 37.866 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.162      ; 3.983      ;
; 37.866 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.162      ; 3.983      ;
; 37.866 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.162      ; 3.983      ;
; 37.866 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.162      ; 3.983      ;
; 37.866 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.162      ; 3.983      ;
; 37.969 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.234      ; 3.952      ;
; 37.969 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.234      ; 3.952      ;
; 37.969 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.234      ; 3.952      ;
; 37.969 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.234      ; 3.952      ;
; 37.969 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.234      ; 3.952      ;
; 37.969 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.234      ; 3.952      ;
; 37.969 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.234      ; 3.952      ;
; 37.969 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.234      ; 3.952      ;
; 38.081 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.115      ; 3.721      ;
; 38.081 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.115      ; 3.721      ;
; 38.081 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.115      ; 3.721      ;
; 38.081 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.115      ; 3.721      ;
; 38.081 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.115      ; 3.721      ;
; 38.081 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.115      ; 3.721      ;
; 38.081 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.115      ; 3.721      ;
; 38.102 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.370      ; 3.955      ;
; 38.102 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.370      ; 3.955      ;
; 38.102 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.370      ; 3.955      ;
; 38.102 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.370      ; 3.955      ;
; 38.102 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.370      ; 3.955      ;
; 38.102 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.370      ; 3.955      ;
; 38.102 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.370      ; 3.955      ;
; 38.102 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.370      ; 3.955      ;
; 38.227 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.187      ; 3.647      ;
; 38.227 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.187      ; 3.647      ;
; 38.227 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.187      ; 3.647      ;
; 38.227 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.187      ; 3.647      ;
; 38.227 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.187      ; 3.647      ;
; 38.227 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.187      ; 3.647      ;
; 38.227 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.187      ; 3.647      ;
; 38.227 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.187      ; 3.647      ;
; 38.280 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.310      ; 3.717      ;
; 38.280 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.310      ; 3.717      ;
; 38.280 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.310      ; 3.717      ;
; 38.280 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.310      ; 3.717      ;
; 38.280 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.310      ; 3.717      ;
; 38.280 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.310      ; 3.717      ;
; 38.280 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.310      ; 3.717      ;
; 38.280 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.310      ; 3.717      ;
; 38.326 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.139     ; 3.222      ;
; 38.326 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.139     ; 3.222      ;
; 38.326 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.139     ; 3.222      ;
; 38.326 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.139     ; 3.222      ;
; 38.326 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.139     ; 3.222      ;
; 38.326 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.139     ; 3.222      ;
; 38.326 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.139     ; 3.222      ;
; 38.359 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.067     ; 3.261      ;
; 38.359 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.067     ; 3.261      ;
; 38.359 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.067     ; 3.261      ;
; 38.359 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.067     ; 3.261      ;
; 38.359 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.067     ; 3.261      ;
; 38.359 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.067     ; 3.261      ;
; 38.359 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.067     ; 3.261      ;
; 38.359 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.067     ; 3.261      ;
; 38.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.056      ; 3.264      ;
; 38.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.056      ; 3.264      ;
; 38.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.056      ; 3.264      ;
; 38.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.056      ; 3.264      ;
; 38.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.056      ; 3.264      ;
; 38.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.056      ; 3.264      ;
; 38.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.056      ; 3.264      ;
; 38.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.056      ; 3.264      ;
; 38.533 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.349      ; 3.503      ;
; 38.653 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.289      ; 3.323      ;
; 38.755 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.280     ; 2.652      ;
; 38.925 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.112      ; 2.874      ;
; 38.925 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.112      ; 2.874      ;
; 38.925 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.112      ; 2.874      ;
; 38.925 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.112      ; 2.874      ;
; 38.925 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.112      ; 2.874      ;
; 38.925 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.112      ; 2.874      ;
; 38.925 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.112      ; 2.874      ;
; 38.925 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.112      ; 2.874      ;
; 38.951 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.035      ; 2.771      ;
; 38.957 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.160     ; 2.570      ;
; 39.145 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.160     ; 2.382      ;
; 39.314 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.331     ; 2.042      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                    ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                          ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; pwmout_reg                                                                                                                                                                                                                              ; pwmout_reg                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                   ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                          ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; pwmcounter_reg[0]                                                                                                                                                                                                                       ; pwmcounter_reg[0]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.498 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.791      ;
; 0.499 ; pwmcounter_reg[7]                                                                                                                                                                                                                       ; pwmcounter_reg[7]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                            ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.796      ;
; 0.511 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.804      ;
; 0.518 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.811      ;
; 0.530 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.824      ;
; 0.535 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.828      ;
; 0.546 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.840      ;
; 0.551 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.845      ;
; 0.560 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.854      ;
; 0.566 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.860      ;
; 0.577 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.871      ;
; 0.637 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.930      ;
; 0.642 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.936      ;
; 0.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.975      ;
; 0.683 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.976      ;
; 0.683 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.976      ;
; 0.684 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.976      ;
; 0.686 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[5]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.978      ;
; 0.690 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.983      ;
; 0.690 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[21]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.983      ;
; 0.691 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.984      ;
; 0.692 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.985      ;
; 0.692 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.985      ;
; 0.696 ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[6]                                                                                                                                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.990      ;
; 0.697 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[0]                                                                                                          ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.991      ;
; 0.700 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.995      ;
; 0.702 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.995      ;
; 0.704 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[1]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.998      ;
; 0.706 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.000      ;
; 0.708 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.001      ;
; 0.711 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[7]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.003      ;
; 0.712 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg[0]                                                                                 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.006      ;
; 0.715 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.007      ;
; 0.717 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.010      ;
; 0.722 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[6]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[4]                                                                                                                                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[3]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.017      ;
; 0.749 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                          ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.043      ;
; 0.753 ; pwmcounter_reg[4]                                                                                                                                                                                                                       ; pwmcounter_reg[4]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; pwmcounter_reg[2]                                                                                                                                                                                                                       ; pwmcounter_reg[2]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.047      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.492 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.101      ; 0.805      ;
; 0.497 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.758      ;
; 0.510 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.777      ;
; 0.517 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.785      ;
; 0.521 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.785      ;
; 0.522 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.786      ;
; 0.523 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.787      ;
; 0.525 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.793      ;
; 0.526 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.793      ;
; 0.528 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.794      ;
; 0.530 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.796      ;
; 0.534 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.802      ;
; 0.535 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.803      ;
; 0.537 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.801      ;
; 0.538 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.802      ;
; 0.539 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.803      ;
; 0.546 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.814      ;
; 0.550 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.818      ;
; 0.562 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.802      ;
; 0.562 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.802      ;
; 0.562 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.802      ;
; 0.565 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.833      ;
; 0.617 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.053     ; 0.776      ;
; 0.618 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.053     ; 0.777      ;
; 0.618 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.053     ; 0.777      ;
; 0.618 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.053     ; 0.777      ;
; 0.620 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.053     ; 0.779      ;
; 0.635 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.101      ; 0.948      ;
; 0.654 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.918      ;
; 0.656 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.924      ;
; 0.659 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.927      ;
; 0.665 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.931      ;
; 0.666 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.934      ;
; 0.667 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.933      ;
; 0.668 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.936      ;
; 0.670 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.938      ;
; 0.671 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.937      ;
; 0.686 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.926      ;
; 0.717 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.985      ;
; 0.731 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.999      ;
; 0.734 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.002      ;
; 0.737 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.101      ; 1.050      ;
; 0.739 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.007      ;
; 0.739 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.007      ;
; 0.739 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.101      ; 1.052      ;
; 0.759 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.999      ;
; 0.759 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.101      ; 1.072      ;
; 0.761 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.053     ; 0.920      ;
; 0.763 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.053     ; 0.922      ;
; 0.772 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.040      ;
; 0.776 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.042      ;
; 0.778 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.235      ; 1.225      ;
; 0.786 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.054      ;
; 0.787 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.055      ;
; 0.787 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.055      ;
; 0.787 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.055      ;
; 0.794 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.062      ;
; 0.798 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.066      ;
; 0.798 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.066      ;
; 0.800 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.068      ;
; 0.801 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.101      ; 1.114      ;
; 0.803 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 1.043      ;
; 0.805 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.073      ;
; 0.805 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.266      ; 1.283      ;
; 0.805 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.073      ;
; 0.811 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.077      ;
; 0.812 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.101      ; 1.125      ;
; 0.814 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.080      ;
; 0.819 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.087      ;
; 0.832 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.100      ;
; 0.848 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.037     ; 1.023      ;
; 0.853 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.121      ;
; 0.858 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.126      ;
; 0.889 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.157      ;
; 0.906 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.172      ;
; 0.925 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.199      ; 1.336      ;
; 0.934 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.202      ;
; 0.936 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.235      ; 1.383      ;
; 0.954 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.101      ; 1.267      ;
; 0.962 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.230      ;
; 0.982 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.266      ; 1.460      ;
; 0.996 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.264      ;
; 1.009 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.277      ;
; 1.011 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.248     ; 0.975      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.351      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.341      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.349      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.351      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.351      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.351      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.352      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.352      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.352      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.351      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.352      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.352      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.352      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.352      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.348      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.355      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.355      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.355      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.355      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.355      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.355      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.355      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.355      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.341      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.341      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.341      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[7]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.341      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.351      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.351      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.351      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.349      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.353      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.349      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.344      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.344      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.344      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.344      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[1]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.344      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.344      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.344      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.343      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.589 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.350      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.342      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.341      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.347      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.335      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.335      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.335      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.335      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.335      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.335      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.335      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.335      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.347      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_valid                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.347      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_endofpacket                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.347      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.347      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.347      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.347      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.347      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.347      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.335      ;
; 15.590 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.335      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.001      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.001      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.001      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.001      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.001      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.001      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.001      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.001      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[4]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[6]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.702 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.992      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.703 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.994      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.989      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.997      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.987      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.987      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.996      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.989      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.989      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.989      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[7]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.989      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.997      ;
; 3.704 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.997      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.000      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.000      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.000      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.996      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.996      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_valid                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.996      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_endofpacket                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.996      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.000      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.000      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.996      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.000      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.000      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.000      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.993      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.993      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.993      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.993      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[1]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.993      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.993      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.993      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.992      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.999      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.999      ;
; 3.705 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.999      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.992      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.991      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.985      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.992      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.992      ;
; 3.706 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.992      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                                                                                                           ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                      ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                 ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                  ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                 ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                                     ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket                                                                                                                             ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                                                                                                           ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                            ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                                ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                     ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                     ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                     ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                        ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[0]       ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1]       ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                 ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                 ;
; 9.743 ; 9.931        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                 ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                               ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[0]                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[1]                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[2]                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[3]                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[5]                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[6]                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[7]                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                          ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                                    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[0]                                                                                                  ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                                 ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[21]                                                                                                 ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT                                                                                                    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                                                                                                         ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                                                                                                         ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[2]                                                                                                         ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                                                                                                         ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                                                                                                         ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                                                                                                         ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                                                                                                         ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                                         ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[0]              ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[1]              ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[2]              ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[3]              ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[4]              ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[5]              ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[6]              ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[7]              ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                            ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                            ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                            ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg[0]                                                                                                     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                                       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[1]                                                                                                       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                                                  ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.337 ; 41.557       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 41.355 ; 41.575       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 41.355 ; 41.575       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 41.355 ; 41.575       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 41.355 ; 41.575       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 41.355 ; 41.575       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                        ;
; 41.358 ; 41.578       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 41.358 ; 41.578       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 41.358 ; 41.578       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 41.358 ; 41.578       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 41.358 ; 41.578       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ;
; 41.358 ; 41.578       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ;
; 41.358 ; 41.578       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ;
; 41.358 ; 41.578       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 41.401 ; 41.589       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 41.405 ; 41.593       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 41.405 ; 41.593       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 41.405 ; 41.593       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 41.405 ; 41.593       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 41.405 ; 41.593       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 41.405 ; 41.593       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 41.405 ; 41.593       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 41.405 ; 41.593       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 41.406 ; 41.594       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ;
; 41.406 ; 41.594       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ;
; 41.406 ; 41.594       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ;
; 41.406 ; 41.594       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ;
; 41.406 ; 41.594       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ;
; 41.406 ; 41.594       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ;
; 41.406 ; 41.594       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ;
; 41.406 ; 41.594       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ;
; 41.407 ; 41.595       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ;
; 41.407 ; 41.595       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                        ;
; 41.413 ; 41.601       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 41.413 ; 41.601       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 41.413 ; 41.601       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 41.413 ; 41.601       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 41.413 ; 41.601       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 41.413 ; 41.601       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 41.413 ; 41.601       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 41.413 ; 41.601       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 41.415 ; 41.603       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 41.415 ; 41.603       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 41.415 ; 41.603       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 41.415 ; 41.603       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 41.415 ; 41.603       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 41.415 ; 41.603       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 41.415 ; 41.603       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 41.425 ; 41.613       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ;
; 41.425 ; 41.613       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ;
; 41.425 ; 41.613       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ;
; 41.425 ; 41.613       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ;
; 41.425 ; 41.613       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ;
; 41.425 ; 41.613       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ;
; 41.425 ; 41.613       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ;
; 41.425 ; 41.613       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ;
; 41.425 ; 41.613       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ;
; 41.425 ; 41.613       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 41.459 ; 41.647       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ;
; 41.459 ; 41.647       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; 2.008 ; 2.262 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; 1.634 ; 1.919 ; Rise       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; -1.464 ; -1.719 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; -1.092 ; -1.377 ; Rise       ; SCI_SCLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START_LED ; CLOCK_50   ; 7.905 ; 7.694 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 8.452 ; 8.727 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 8.254 ; 8.469 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START_LED ; CLOCK_50   ; 7.626 ; 7.419 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 8.139 ; 8.407 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 7.955 ; 8.166 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.898 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]  ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]  ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]  ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                 ; 33.898                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                    ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                    ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 18.438       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 15.460       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                 ; 34.043                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                    ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                    ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 18.644       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 15.399       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                 ; 34.296                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                    ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                    ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 18.443       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 15.853       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 162.380                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                     ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 81.811       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 80.569       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 163.330                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                     ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.419       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 80.911       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 163.584                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                     ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.417       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 81.167       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 89.45 MHz  ; 89.45 MHz       ; CLOCK_50   ;      ;
; 108.35 MHz ; 108.35 MHz      ; SCI_SCLK   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 8.820  ; 0.000          ;
; SCI_SCLK ; 37.052 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.400 ; 0.000          ;
; SCI_SCLK ; 0.430 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 15.885 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 3.322 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; 9.754  ; 0.000                        ;
; SCI_SCLK ; 41.159 ; 0.000                        ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.820 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 11.135     ;
; 9.046 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.898     ;
; 9.048 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.896     ;
; 9.100 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.855     ;
; 9.127 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.828     ;
; 9.137 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.819     ;
; 9.147 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.809     ;
; 9.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.776     ;
; 9.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.776     ;
; 9.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.776     ;
; 9.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.776     ;
; 9.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.776     ;
; 9.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.776     ;
; 9.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.776     ;
; 9.251 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.688     ;
; 9.290 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.666     ;
; 9.363 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.582     ;
; 9.365 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.579     ;
; 9.365 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.580     ;
; 9.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.577     ;
; 9.373 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.572     ;
; 9.375 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.570     ;
; 9.384 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.571     ;
; 9.417 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.539     ;
; 9.423 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.542     ;
; 9.427 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.529     ;
; 9.434 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.518     ;
; 9.434 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.518     ;
; 9.435 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.517     ;
; 9.444 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.512     ;
; 9.454 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.502     ;
; 9.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.460     ;
; 9.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.460     ;
; 9.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.460     ;
; 9.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.460     ;
; 9.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.460     ;
; 9.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.460     ;
; 9.479 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.460     ;
; 9.489 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.450     ;
; 9.489 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.450     ;
; 9.489 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.450     ;
; 9.489 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.450     ;
; 9.489 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.450     ;
; 9.489 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.450     ;
; 9.489 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.450     ;
; 9.516 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.429     ;
; 9.518 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.427     ;
; 9.568 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.372     ;
; 9.570 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.386     ;
; 9.578 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.362     ;
; 9.579 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.380     ;
; 9.597 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.359     ;
; 9.601 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.366     ;
; 9.632 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.307     ;
; 9.632 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.307     ;
; 9.632 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.307     ;
; 9.632 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.307     ;
; 9.632 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.307     ;
; 9.632 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.307     ;
; 9.632 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.307     ;
; 9.640 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 10.307     ;
; 9.641 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 10.306     ;
; 9.649 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 10.305     ;
; 9.651 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 10.303     ;
; 9.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.263     ;
; 9.684 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.261     ;
; 9.692 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.253     ;
; 9.694 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.251     ;
; 9.701 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.255     ;
; 9.703 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.262     ;
; 9.711 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.245     ;
; 9.721 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.219     ;
; 9.730 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.235     ;
; 9.730 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.235     ;
; 9.751 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.202     ;
; 9.751 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.202     ;
; 9.752 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.201     ;
; 9.761 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.192     ;
; 9.761 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.192     ;
; 9.762 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.191     ;
; 9.765 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.183     ;
; 9.765 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.183     ;
; 9.765 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.183     ;
; 9.765 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.183     ;
; 9.765 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.183     ;
; 9.765 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.183     ;
; 9.765 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.183     ;
; 9.786 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.170     ;
; 9.786 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.173     ;
; 9.805 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.143     ;
; 9.807 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.141     ;
; 9.825 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.123     ;
; 9.827 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.129     ;
; 9.829 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.127     ;
; 9.835 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.110     ;
; 9.837 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.108     ;
; 9.854 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.095     ;
; 9.854 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.102     ;
; 9.855 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_valid            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 10.092     ;
; 9.859 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.100     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 37.052 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.252      ; 4.888      ;
; 37.052 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.252      ; 4.888      ;
; 37.052 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.252      ; 4.888      ;
; 37.052 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.252      ; 4.888      ;
; 37.052 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.252      ; 4.888      ;
; 37.052 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.252      ; 4.888      ;
; 37.052 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.252      ; 4.888      ;
; 37.052 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.252      ; 4.888      ;
; 37.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.184      ; 4.190      ;
; 37.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.184      ; 4.190      ;
; 37.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.184      ; 4.190      ;
; 37.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.184      ; 4.190      ;
; 37.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.184      ; 4.190      ;
; 37.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.184      ; 4.190      ;
; 37.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.184      ; 4.190      ;
; 37.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.184      ; 4.190      ;
; 37.878 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.008      ; 3.818      ;
; 37.878 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.008      ; 3.818      ;
; 37.878 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.008      ; 3.818      ;
; 37.878 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.008      ; 3.818      ;
; 37.878 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.008      ; 3.818      ;
; 37.878 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.008      ; 3.818      ;
; 37.878 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.008      ; 3.818      ;
; 37.962 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.071      ; 3.797      ;
; 37.962 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.071      ; 3.797      ;
; 37.962 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.071      ; 3.797      ;
; 37.962 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.071      ; 3.797      ;
; 37.962 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.071      ; 3.797      ;
; 37.962 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.071      ; 3.797      ;
; 37.962 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.071      ; 3.797      ;
; 37.962 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.071      ; 3.797      ;
; 38.091 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.203      ; 3.800      ;
; 38.091 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.203      ; 3.800      ;
; 38.091 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.203      ; 3.800      ;
; 38.091 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.203      ; 3.800      ;
; 38.091 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.203      ; 3.800      ;
; 38.091 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.203      ; 3.800      ;
; 38.091 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.203      ; 3.800      ;
; 38.091 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.203      ; 3.800      ;
; 38.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.049     ; 3.477      ;
; 38.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.049     ; 3.477      ;
; 38.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.049     ; 3.477      ;
; 38.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.049     ; 3.477      ;
; 38.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.049     ; 3.477      ;
; 38.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.049     ; 3.477      ;
; 38.162 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.049     ; 3.477      ;
; 38.255 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.135      ; 3.568      ;
; 38.255 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.135      ; 3.568      ;
; 38.255 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.135      ; 3.568      ;
; 38.255 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.135      ; 3.568      ;
; 38.255 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.135      ; 3.568      ;
; 38.255 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.135      ; 3.568      ;
; 38.255 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.135      ; 3.568      ;
; 38.255 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.135      ; 3.568      ;
; 38.320 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.014      ; 3.382      ;
; 38.320 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.014      ; 3.382      ;
; 38.320 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.014      ; 3.382      ;
; 38.320 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.014      ; 3.382      ;
; 38.320 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.014      ; 3.382      ;
; 38.320 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.014      ; 3.382      ;
; 38.320 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.014      ; 3.382      ;
; 38.320 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.014      ; 3.382      ;
; 38.343 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.226     ; 3.119      ;
; 38.343 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.226     ; 3.119      ;
; 38.343 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.226     ; 3.119      ;
; 38.343 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.226     ; 3.119      ;
; 38.343 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.226     ; 3.119      ;
; 38.343 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.226     ; 3.119      ;
; 38.343 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.226     ; 3.119      ;
; 38.343 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.226     ; 3.119      ;
; 38.418 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.289     ; 2.981      ;
; 38.418 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.289     ; 2.981      ;
; 38.418 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.289     ; 2.981      ;
; 38.418 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.289     ; 2.981      ;
; 38.418 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.289     ; 2.981      ;
; 38.418 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.289     ; 2.981      ;
; 38.418 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.289     ; 2.981      ;
; 38.461 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.105     ; 3.122      ;
; 38.461 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.105     ; 3.122      ;
; 38.461 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.105     ; 3.122      ;
; 38.461 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.105     ; 3.122      ;
; 38.461 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.105     ; 3.122      ;
; 38.461 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.105     ; 3.122      ;
; 38.461 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.105     ; 3.122      ;
; 38.461 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.105     ; 3.122      ;
; 38.534 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.185      ; 3.339      ;
; 38.660 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.117      ; 3.145      ;
; 38.736 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.427     ; 2.525      ;
; 38.906 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.726      ;
; 38.906 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.726      ;
; 38.906 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.726      ;
; 38.906 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.726      ;
; 38.906 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.726      ;
; 38.906 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.726      ;
; 38.906 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.726      ;
; 38.906 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.726      ;
; 38.938 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.298     ; 2.452      ;
; 38.961 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.123     ; 2.604      ;
; 39.129 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.298     ; 2.261      ;
; 39.298 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.453     ; 1.937      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                          ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwmout_reg                                                                                                                                                                                                                              ; pwmout_reg                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                    ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                          ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                   ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; pwmcounter_reg[0]                                                                                                                                                                                                                       ; pwmcounter_reg[0]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.463 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.731      ;
; 0.464 ; pwmcounter_reg[7]                                                                                                                                                                                                                       ; pwmcounter_reg[7]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.732      ;
; 0.465 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.733      ;
; 0.467 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.735      ;
; 0.471 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                            ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.740      ;
; 0.486 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.756      ;
; 0.500 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.768      ;
; 0.504 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.773      ;
; 0.509 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.778      ;
; 0.524 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.792      ;
; 0.528 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.797      ;
; 0.545 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.813      ;
; 0.591 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.859      ;
; 0.600 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.868      ;
; 0.606 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.873      ;
; 0.608 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[5]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.875      ;
; 0.612 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[21]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.880      ;
; 0.622 ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[6]                                                                                                                                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.890      ;
; 0.623 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.891      ;
; 0.627 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[1]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.895      ;
; 0.631 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.898      ;
; 0.633 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.901      ;
; 0.634 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.902      ;
; 0.634 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.902      ;
; 0.641 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.909      ;
; 0.642 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.910      ;
; 0.643 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[6]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.911      ;
; 0.643 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.911      ;
; 0.643 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.911      ;
; 0.643 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.911      ;
; 0.643 ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[4]                                                                                                                                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.911      ;
; 0.644 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[3]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[0]                                                                                                          ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.913      ;
; 0.651 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.919      ;
; 0.652 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.920      ;
; 0.653 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.921      ;
; 0.656 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.924      ;
; 0.657 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.925      ;
; 0.658 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[7]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.925      ;
; 0.658 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.926      ;
; 0.658 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.926      ;
; 0.659 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.927      ;
; 0.664 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.932      ;
; 0.678 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg[0]                                                                                 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.946      ;
; 0.698 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                          ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.967      ;
; 0.699 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.967      ;
; 0.702 ; pwmcounter_reg[6]                                                                                                                                                                                                                       ; pwmcounter_reg[6]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; pwmcounter_reg[4]                                                                                                                                                                                                                       ; pwmcounter_reg[4]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.970      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.445 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.684      ;
; 0.447 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.684      ;
; 0.448 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.097      ; 0.740      ;
; 0.470 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.716      ;
; 0.477 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.723      ;
; 0.480 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.722      ;
; 0.481 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.723      ;
; 0.482 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.724      ;
; 0.483 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.729      ;
; 0.484 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.730      ;
; 0.490 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.736      ;
; 0.492 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.738      ;
; 0.500 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.746      ;
; 0.501 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.743      ;
; 0.503 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.745      ;
; 0.509 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.752      ;
; 0.514 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.757      ;
; 0.523 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.741      ;
; 0.523 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.741      ;
; 0.527 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.773      ;
; 0.528 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.746      ;
; 0.562 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.042     ; 0.715      ;
; 0.563 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.042     ; 0.716      ;
; 0.563 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.042     ; 0.716      ;
; 0.563 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.042     ; 0.716      ;
; 0.564 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.042     ; 0.717      ;
; 0.582 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.097      ; 0.874      ;
; 0.604 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.846      ;
; 0.606 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.852      ;
; 0.609 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.855      ;
; 0.614 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.860      ;
; 0.616 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.862      ;
; 0.620 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.866      ;
; 0.621 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.866      ;
; 0.622 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.867      ;
; 0.624 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.869      ;
; 0.636 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.854      ;
; 0.662 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.905      ;
; 0.664 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.910      ;
; 0.664 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.910      ;
; 0.668 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.234      ; 1.097      ;
; 0.675 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.921      ;
; 0.678 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.924      ;
; 0.682 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.097      ; 0.974      ;
; 0.685 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.097      ; 0.977      ;
; 0.696 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.042     ; 0.849      ;
; 0.697 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.042     ; 0.850      ;
; 0.702 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.920      ;
; 0.708 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.097      ; 1.000      ;
; 0.711 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.238      ; 1.144      ;
; 0.718 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.097      ; 1.010      ;
; 0.719 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.962      ;
; 0.721 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.967      ;
; 0.733 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.979      ;
; 0.733 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.979      ;
; 0.734 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.980      ;
; 0.735 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.980      ;
; 0.736 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.097      ; 1.028      ;
; 0.742 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.985      ;
; 0.743 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.986      ;
; 0.746 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.992      ;
; 0.746 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.989      ;
; 0.747 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.965      ;
; 0.747 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.990      ;
; 0.753 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.996      ;
; 0.755 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.001      ;
; 0.760 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.006      ;
; 0.770 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.052     ; 0.913      ;
; 0.770 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.013      ;
; 0.779 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.024      ;
; 0.794 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.037      ;
; 0.800 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.043      ;
; 0.814 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.198      ; 1.207      ;
; 0.819 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.234      ; 1.248      ;
; 0.824 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.070      ;
; 0.824 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.070      ;
; 0.844 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.097      ; 1.136      ;
; 0.855 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.101      ;
; 0.881 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.474      ; 1.550      ;
; 0.882 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.238      ; 1.315      ;
; 0.884 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.474      ; 1.553      ;
; 0.886 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.129      ;
; 0.896 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.139      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.885 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.068      ;
; 15.885 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.068      ;
; 15.885 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.068      ;
; 15.885 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.068      ;
; 15.885 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.068      ;
; 15.885 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.068      ;
; 15.885 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.064      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.053      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.061      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.056      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.056      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.064      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.056      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.056      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.064      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.059      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.049      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.049      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.049      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.049      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[2]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.049      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.049      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.049      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.049      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.059      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_valid                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.059      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_endofpacket                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.059      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.051      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.051      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.049      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.064      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.064      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.059      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.065      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.065      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.065      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.065      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.065      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.065      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.065      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.065      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.058      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.053      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.053      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.053      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[7]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.053      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[21]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.059      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.059      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.057      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.064      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.056      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.056      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.056      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.056      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.064      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.064      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.060      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.061      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.068      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.058      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.058      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.061      ;
; 15.886 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.059      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.595      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.595      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.595      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.595      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.595      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.595      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.595      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.591      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.591      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.592      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.592      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.592      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.592      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.592      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.592      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.592      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.592      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.592      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.594      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.594      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.594      ;
; 3.322 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.591      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.585      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[4]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[6]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[2]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.585      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[6]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.585      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[21]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[4]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.585      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.596      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.323 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.587      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.593      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.582      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.585      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.585      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.593      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.585      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.585      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.593      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.589      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.589      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.589      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.589      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.589      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.593      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.593      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.592      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.592      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.592      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.592      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.592      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.592      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.592      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[11]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.592      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.587      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.582      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.582      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.582      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[7]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.582      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.586      ;
; 3.324 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.593      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                               ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[0]                                                                                                           ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[1]                                                                                                           ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                                                                                                           ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                                                                                                           ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                                                                                                           ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                                                                                                           ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                                                                                                           ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                                                                                                      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                                          ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_endofpacket                                                                                                      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_valid                                                                                                            ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read                                                                                                                 ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                           ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT                                                                                                    ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                 ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                                                  ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                                                                                                         ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                                                                                                         ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[2]                                                                                                         ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                                                                                                         ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                                                                                                         ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                                                                                                         ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                                                                                                         ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                                         ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[2]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[3]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[5]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[6]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[7]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[11]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[1]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[2]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[3]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[8]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[9]                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                           ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                          ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                                    ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]                                                                                                                                 ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[1]                                                                                                                                 ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                                                                                                                 ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[3]                                                                                                                                 ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[4]                                                                                                                                 ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                                                 ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[6]                                                                                                                                 ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[7]                                                                                                                                 ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                   ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.159 ; 41.375       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ;
; 41.198 ; 41.414       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ;
; 41.204 ; 41.420       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 41.204 ; 41.420       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 41.204 ; 41.420       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 41.204 ; 41.420       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 41.204 ; 41.420       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                        ;
; 41.218 ; 41.434       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 41.218 ; 41.434       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 41.218 ; 41.434       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 41.218 ; 41.434       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 41.218 ; 41.434       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ;
; 41.218 ; 41.434       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ;
; 41.218 ; 41.434       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ;
; 41.218 ; 41.434       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ;
; 41.227 ; 41.411       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ;
; 41.227 ; 41.411       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                        ;
; 41.235 ; 41.451       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 41.235 ; 41.451       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 41.235 ; 41.451       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ;
; 41.246 ; 41.430       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 41.251 ; 41.467       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 41.254 ; 41.470       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 41.258 ; 41.442       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 41.259 ; 41.443       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 41.259 ; 41.443       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 41.259 ; 41.443       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 41.259 ; 41.443       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 41.259 ; 41.443       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 41.259 ; 41.443       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 41.259 ; 41.443       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 41.260 ; 41.444       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ;
; 41.260 ; 41.444       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ;
; 41.260 ; 41.444       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ;
; 41.260 ; 41.444       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ;
; 41.260 ; 41.444       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ;
; 41.260 ; 41.444       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ;
; 41.260 ; 41.444       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ;
; 41.261 ; 41.445       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 41.261 ; 41.445       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 41.261 ; 41.445       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 41.261 ; 41.445       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 41.261 ; 41.445       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 41.261 ; 41.445       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 41.261 ; 41.445       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 41.261 ; 41.445       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 41.263 ; 41.447       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 41.263 ; 41.447       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 41.263 ; 41.447       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 41.263 ; 41.447       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 41.263 ; 41.447       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 41.263 ; 41.447       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 41.263 ; 41.447       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 41.263 ; 41.447       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 41.266 ; 41.450       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 41.266 ; 41.450       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 41.266 ; 41.450       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 41.266 ; 41.450       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 41.266 ; 41.450       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 41.266 ; 41.450       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 41.266 ; 41.450       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 41.266 ; 41.450       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 41.289 ; 41.473       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ;
; 41.289 ; 41.473       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ;
; 41.289 ; 41.473       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ;
; 41.289 ; 41.473       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ;
; 41.289 ; 41.473       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ;
; 41.289 ; 41.473       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ;
; 41.289 ; 41.473       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ;
; 41.289 ; 41.473       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ;
; 41.289 ; 41.473       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ;
; 41.289 ; 41.473       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ;
; 41.328 ; 41.512       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ;
; 41.328 ; 41.512       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; 1.676 ; 1.734 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; 1.305 ; 1.419 ; Rise       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; -1.179 ; -1.244 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; -0.811 ; -0.929 ; Rise       ; SCI_SCLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START_LED ; CLOCK_50   ; 7.248 ; 6.903 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 7.627 ; 8.056 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 7.377 ; 7.721 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START_LED ; CLOCK_50   ; 6.974 ; 6.637 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 7.330 ; 7.745 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 7.092 ; 7.428 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.273 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]  ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]  ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]  ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                 ; 34.273                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                    ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                    ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 18.530       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 15.743       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                 ; 34.383                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                    ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                    ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 18.708       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 15.675       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                 ; 34.668                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                    ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                    ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 18.533       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 16.135       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 162.647                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                     ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 81.869       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 80.778       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 163.590                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                     ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.509       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 81.081       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 163.854                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                     ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.507       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 81.347       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 14.904 ; 0.000          ;
; SCI_SCLK ; 40.367 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.186 ; 0.000          ;
; SCI_SCLK ; 0.199 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 17.955 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.666 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; 9.263  ; 0.000                        ;
; SCI_SCLK ; 40.778 ; 0.000                        ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.904 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 5.071      ;
; 14.973 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.988      ;
; 14.973 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.988      ;
; 14.973 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.988      ;
; 14.973 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.988      ;
; 14.973 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.988      ;
; 14.973 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.988      ;
; 14.973 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.988      ;
; 14.993 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.972      ;
; 14.996 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.969      ;
; 15.004 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.958      ;
; 15.048 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.927      ;
; 15.053 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.922      ;
; 15.101 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.874      ;
; 15.101 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.874      ;
; 15.104 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.871      ;
; 15.136 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.829      ;
; 15.137 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.828      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.170 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.791      ;
; 15.173 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.788      ;
; 15.173 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.788      ;
; 15.173 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.788      ;
; 15.173 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.788      ;
; 15.173 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.788      ;
; 15.173 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.788      ;
; 15.173 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.788      ;
; 15.179 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.796      ;
; 15.190 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.775      ;
; 15.190 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.775      ;
; 15.191 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.783      ;
; 15.192 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.782      ;
; 15.193 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.781      ;
; 15.193 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.772      ;
; 15.193 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.772      ;
; 15.193 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.772      ;
; 15.196 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.769      ;
; 15.201 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.761      ;
; 15.201 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.761      ;
; 15.204 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.758      ;
; 15.219 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 4.764      ;
; 15.245 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.730      ;
; 15.245 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.730      ;
; 15.248 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.727      ;
; 15.250 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.725      ;
; 15.250 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.725      ;
; 15.253 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.722      ;
; 15.261 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 4.716      ;
; 15.288 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.681      ;
; 15.288 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.681      ;
; 15.288 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.681      ;
; 15.288 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.681      ;
; 15.288 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.681      ;
; 15.288 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.681      ;
; 15.288 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.681      ;
; 15.296 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.673      ;
; 15.297 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.672      ;
; 15.308 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.665      ;
; 15.311 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.662      ;
; 15.317 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 4.668      ;
; 15.319 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.651      ;
; 15.330 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 4.633      ;
; 15.330 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 4.633      ;
; 15.330 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 4.633      ;
; 15.330 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 4.633      ;
; 15.330 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 4.633      ;
; 15.330 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 4.633      ;
; 15.330 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 4.633      ;
; 15.333 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.632      ;
; 15.333 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.632      ;
; 15.334 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.631      ;
; 15.334 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.631      ;
; 15.336 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.629      ;
; 15.337 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.628      ;
; 15.350 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.617      ;
; 15.351 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.619      ;
; 15.353 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.614      ;
; 15.360 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.615      ;
; 15.361 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 4.603      ;
; 15.363 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 4.620      ;
; 15.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 4.616      ;
; 15.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 4.610      ;
; 15.368 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 4.615      ;
; 15.376 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.599      ;
; 15.376 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.599      ;
; 15.379 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.596      ;
; 15.383 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 4.580      ;
; 15.383 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 4.580      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 40.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.894      ; 2.200      ;
; 40.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.894      ; 2.200      ;
; 40.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.894      ; 2.200      ;
; 40.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.894      ; 2.200      ;
; 40.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.894      ; 2.200      ;
; 40.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.894      ; 2.200      ;
; 40.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.894      ; 2.200      ;
; 40.367 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.894      ; 2.200      ;
; 40.665 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.873      ; 1.881      ;
; 40.665 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.873      ; 1.881      ;
; 40.665 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.873      ; 1.881      ;
; 40.665 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.873      ; 1.881      ;
; 40.665 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.873      ; 1.881      ;
; 40.665 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.873      ; 1.881      ;
; 40.665 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.873      ; 1.881      ;
; 40.665 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.873      ; 1.881      ;
; 40.729 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.748      ; 1.692      ;
; 40.729 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.748      ; 1.692      ;
; 40.729 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.748      ; 1.692      ;
; 40.729 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.748      ; 1.692      ;
; 40.729 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.748      ; 1.692      ;
; 40.729 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.748      ; 1.692      ;
; 40.729 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.748      ; 1.692      ;
; 40.781 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.733      ; 1.625      ;
; 40.781 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.733      ; 1.625      ;
; 40.781 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.733      ; 1.625      ;
; 40.781 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.733      ; 1.625      ;
; 40.781 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.733      ; 1.625      ;
; 40.781 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.733      ; 1.625      ;
; 40.781 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.733      ; 1.625      ;
; 40.789 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.784      ; 1.668      ;
; 40.789 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.784      ; 1.668      ;
; 40.789 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.784      ; 1.668      ;
; 40.789 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.784      ; 1.668      ;
; 40.789 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.784      ; 1.668      ;
; 40.789 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.784      ; 1.668      ;
; 40.789 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.784      ; 1.668      ;
; 40.789 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.784      ; 1.668      ;
; 40.858 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.866      ; 1.681      ;
; 40.858 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.866      ; 1.681      ;
; 40.858 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.866      ; 1.681      ;
; 40.858 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.866      ; 1.681      ;
; 40.858 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.866      ; 1.681      ;
; 40.858 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.866      ; 1.681      ;
; 40.858 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.866      ; 1.681      ;
; 40.858 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.866      ; 1.681      ;
; 40.861 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.769      ; 1.581      ;
; 40.861 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.769      ; 1.581      ;
; 40.861 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.769      ; 1.581      ;
; 40.861 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.769      ; 1.581      ;
; 40.861 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.769      ; 1.581      ;
; 40.861 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.769      ; 1.581      ;
; 40.861 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.769      ; 1.581      ;
; 40.861 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.769      ; 1.581      ;
; 40.903 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 1.389      ;
; 40.903 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 1.389      ;
; 40.903 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 1.389      ;
; 40.903 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 1.389      ;
; 40.903 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 1.389      ;
; 40.903 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 1.389      ;
; 40.903 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 1.389      ;
; 40.914 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.845      ; 1.604      ;
; 40.914 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.845      ; 1.604      ;
; 40.914 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.845      ; 1.604      ;
; 40.914 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.845      ; 1.604      ;
; 40.914 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.845      ; 1.604      ;
; 40.914 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.845      ; 1.604      ;
; 40.914 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.845      ; 1.604      ;
; 40.914 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.845      ; 1.604      ;
; 40.945 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.383      ;
; 40.945 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.383      ;
; 40.945 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.383      ;
; 40.945 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.383      ;
; 40.945 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.383      ;
; 40.945 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.383      ;
; 40.945 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.383      ;
; 40.945 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.655      ; 1.383      ;
; 41.007 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.731      ; 1.397      ;
; 41.007 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.731      ; 1.397      ;
; 41.007 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.731      ; 1.397      ;
; 41.007 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.731      ; 1.397      ;
; 41.007 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.731      ; 1.397      ;
; 41.007 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.731      ; 1.397      ;
; 41.007 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.731      ; 1.397      ;
; 41.007 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.731      ; 1.397      ;
; 41.027 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.856      ; 1.502      ;
; 41.058 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.835      ; 1.450      ;
; 41.109 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.565      ; 1.129      ;
; 41.171 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.600      ; 1.102      ;
; 41.180 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.721      ; 1.214      ;
; 41.217 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.759      ; 1.215      ;
; 41.217 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.759      ; 1.215      ;
; 41.217 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.759      ; 1.215      ;
; 41.217 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.759      ; 1.215      ;
; 41.217 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.759      ; 1.215      ;
; 41.217 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.759      ; 1.215      ;
; 41.217 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.759      ; 1.215      ;
; 41.217 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.759      ; 1.215      ;
; 41.245 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.600      ; 1.028      ;
; 41.302 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.536      ; 0.907      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwmout_reg                                                                                                                                                                                                                              ; pwmout_reg                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                    ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                          ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                   ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; pwmcounter_reg[0]                                                                                                                                                                                                                       ; pwmcounter_reg[0]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                          ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                            ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.202 ; pwmcounter_reg[7]                                                                                                                                                                                                                       ; pwmcounter_reg[7]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.210 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.331      ;
; 0.220 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.340      ;
; 0.226 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.346      ;
; 0.228 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.348      ;
; 0.229 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.349      ;
; 0.236 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.357      ;
; 0.236 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.357      ;
; 0.255 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.375      ;
; 0.259 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.379      ;
; 0.261 ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[6]                                                                                                                                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.383      ;
; 0.262 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[5]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.381      ;
; 0.262 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[21]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[1]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[0]                                                                                                          ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[4]                                                                                                                                                                        ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.392      ;
; 0.271 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[6]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[3]                                                                                                             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                     ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[7]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.393      ;
; 0.278 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg[0]                                                                                 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.405      ;
; 0.285 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.406      ;
; 0.290 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.411      ;
; 0.292 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.302 ; pwmcounter_reg[6]                                                                                                                                                                                                                       ; pwmcounter_reg[6]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                          ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; pwmcounter_reg[4]                                                                                                                                                                                                                       ; pwmcounter_reg[4]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.424      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.328      ;
; 0.202 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.313      ;
; 0.203 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.314      ;
; 0.204 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.314      ;
; 0.206 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.314      ;
; 0.208 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.317      ;
; 0.208 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.317      ;
; 0.209 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.319      ;
; 0.209 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.319      ;
; 0.211 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.321      ;
; 0.211 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.321      ;
; 0.212 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.322      ;
; 0.212 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.321      ;
; 0.214 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.323      ;
; 0.214 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.323      ;
; 0.218 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.318      ;
; 0.219 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.329      ;
; 0.220 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.333      ;
; 0.223 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.333      ;
; 0.224 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.337      ;
; 0.227 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.327      ;
; 0.232 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.332      ;
; 0.256 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.023     ; 0.317      ;
; 0.257 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.023     ; 0.318      ;
; 0.257 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.023     ; 0.318      ;
; 0.257 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.023     ; 0.318      ;
; 0.258 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.023     ; 0.319      ;
; 0.259 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.386      ;
; 0.262 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.373      ;
; 0.263 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.372      ;
; 0.263 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.374      ;
; 0.265 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.375      ;
; 0.265 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.376      ;
; 0.269 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.379      ;
; 0.270 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.380      ;
; 0.272 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.382      ;
; 0.274 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.384      ;
; 0.274 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.387      ;
; 0.277 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.377      ;
; 0.280 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.138      ; 0.502      ;
; 0.282 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.392      ;
; 0.284 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.394      ;
; 0.286 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.396      ;
; 0.286 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.396      ;
; 0.291 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.391      ;
; 0.298 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.426      ;
; 0.305 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.432      ;
; 0.306 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.419      ;
; 0.310 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.420      ;
; 0.310 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.421      ;
; 0.312 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.001      ; 0.397      ;
; 0.312 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.096      ; 0.492      ;
; 0.313 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.023     ; 0.374      ;
; 0.314 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.023     ; 0.375      ;
; 0.318 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.428      ;
; 0.319 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.429      ;
; 0.319 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.429      ;
; 0.319 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.419      ;
; 0.319 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.432      ;
; 0.320 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.433      ;
; 0.321 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.434      ;
; 0.325 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.435      ;
; 0.325 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.435      ;
; 0.325 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.438      ;
; 0.325 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.438      ;
; 0.326 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.436      ;
; 0.328 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.455      ;
; 0.331 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.444      ;
; 0.331 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.442      ;
; 0.332 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.459      ;
; 0.342 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.455      ;
; 0.348 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.461      ;
; 0.356 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.469      ;
; 0.361 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.471      ;
; 0.364 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.474      ;
; 0.365 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.475      ;
; 0.370 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.083      ; 0.537      ;
; 0.372 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.499      ;
; 0.375 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.096      ; 0.555      ;
; 0.376 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.081     ; 0.379      ;
; 0.389 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.210      ; 0.683      ;
; 0.392 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.210      ; 0.686      ;
; 0.407 ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.138      ; 0.629      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.004      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[3]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[4]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[6]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.012      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.004      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.955 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.011      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.008      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.011      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.010      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.010      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_valid                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.010      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_endofpacket                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.010      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.004      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.004      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.010      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.013      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.013      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.013      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.013      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[8]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.013      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[9]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.013      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.013      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[11]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.013      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.016      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.010      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.008      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.008      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.009      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.008      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.011      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.010      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.010      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.011      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.011      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.011      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.011      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.011      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.011      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.012      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.012      ;
; 17.956 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.010      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.781      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_valid                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_endofpacket                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.776      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.776      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.789      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.789      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.789      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.789      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.789      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.789      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.789      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.783      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.786      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.786      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.786      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.786      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[8]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.786      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[9]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.786      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.786      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[11]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.786      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[4]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[6]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[2]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.781      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[6]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.781      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[21]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.783      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.783      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.782      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[4]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.781      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.788      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.790      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.784      ;
; 1.666 ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.785      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[2]                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[1]                                                                                                                    ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                                                                                                    ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[3]                                                                                                                    ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[4]                                                                                                                    ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                                    ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[6]                                                                                                                    ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                      ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                   ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                              ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[1] ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[2] ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[3] ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[4] ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[5] ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[6] ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[7] ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[0]                                                                                                                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[1]                                                                                                                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[2]                                                                                                                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[3]                                                                                                                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[4]                                                                                                                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[5]                                                                                                                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[6]                                                                                                                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[7]                                                                                                                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[0]                                                                                                                 ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                                 ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[3]                                                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[5]                                                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[6]                                                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[7]                                                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                                                                                             ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                                                                                             ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                                                                             ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                                                                                             ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                                                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                                                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                                                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                                                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                                                                                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                             ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                             ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                             ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                             ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                             ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                             ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_endofpacket                                                                                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_valid                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read                                                                                                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                                     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]                                                                                                                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[7]                                                                                                                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[0] ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                              ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 40.778 ; 40.994       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 40.778 ; 40.994       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 40.778 ; 40.994       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 40.778 ; 40.994       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 40.778 ; 40.994       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 40.778 ; 40.994       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 40.778 ; 40.994       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 40.778 ; 40.994       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 40.783 ; 40.999       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ;
; 40.787 ; 41.003       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ;
; 40.787 ; 41.003       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ;
; 40.787 ; 41.003       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ;
; 40.787 ; 41.003       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ;
; 40.787 ; 41.003       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ;
; 40.787 ; 41.003       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ;
; 40.787 ; 41.003       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ;
; 40.787 ; 41.003       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ;
; 40.789 ; 41.005       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 40.789 ; 41.005       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 40.789 ; 41.005       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 40.789 ; 41.005       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 40.789 ; 41.005       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 40.789 ; 41.005       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 40.789 ; 41.005       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 40.789 ; 41.005       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 40.792 ; 41.008       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 40.793 ; 41.009       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ;
; 40.793 ; 41.009       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ;
; 40.793 ; 41.009       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ;
; 40.793 ; 41.009       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ;
; 40.793 ; 41.009       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ;
; 40.793 ; 41.009       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ;
; 40.793 ; 41.009       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ;
; 40.795 ; 41.011       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 40.795 ; 41.011       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 40.795 ; 41.011       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 40.795 ; 41.011       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 40.795 ; 41.011       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 40.795 ; 41.011       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 40.795 ; 41.011       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 40.795 ; 41.011       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 40.796 ; 41.012       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ;
; 40.796 ; 41.012       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                        ;
; 40.802 ; 41.018       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ;
; 40.802 ; 41.018       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ;
; 40.802 ; 41.018       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ;
; 40.802 ; 41.018       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ;
; 40.802 ; 41.018       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ;
; 40.802 ; 41.018       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ;
; 40.802 ; 41.018       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ;
; 40.802 ; 41.018       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ;
; 40.802 ; 41.018       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ;
; 40.802 ; 41.018       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ;
; 40.808 ; 41.024       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 40.808 ; 41.024       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 40.808 ; 41.024       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 40.808 ; 41.024       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 40.808 ; 41.024       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 40.808 ; 41.024       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 40.808 ; 41.024       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ;
; 40.821 ; 41.005       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ;
; 40.829 ; 41.013       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 40.842 ; 41.026       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 40.842 ; 41.026       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 40.842 ; 41.026       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 40.842 ; 41.026       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 40.842 ; 41.026       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                        ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ;
; 40.846 ; 41.030       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ;
; 40.851 ; 41.035       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 40.851 ; 41.035       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 40.851 ; 41.035       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ;
; 40.861 ; 41.045       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 40.861 ; 41.045       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 40.861 ; 41.045       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 40.861 ; 41.045       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 40.861 ; 41.045       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 40.861 ; 41.045       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 40.861 ; 41.045       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 40.861 ; 41.045       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 40.861 ; 41.045       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 40.861 ; 41.045       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; 1.045 ; 1.826 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; 0.890 ; 1.671 ; Rise       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; -0.806 ; -1.586 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; -0.653 ; -1.433 ; Rise       ; SCI_SCLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START_LED ; CLOCK_50   ; 3.683 ; 3.729 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 4.661 ; 4.594 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 4.528 ; 4.510 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START_LED ; CLOCK_50   ; 3.564 ; 3.606 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 4.516 ; 4.453 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 4.392 ; 4.377 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.349 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]  ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]  ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]  ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                 ; 37.349                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                    ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                    ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 19.344       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 18.005       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                 ; 37.399                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                    ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                    ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 19.409       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 17.990       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                 ; 37.522                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                    ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                    ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 19.347       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 18.175       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 164.874                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                     ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.696       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 82.178       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 165.254                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                     ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.941       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 82.313       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 165.347                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                                     ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.939       ;
;  pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 82.408       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 8.270  ; 0.186 ; 15.589   ; 1.666   ; 9.263               ;
;  CLOCK_50        ; 8.270  ; 0.186 ; 15.589   ; 1.666   ; 9.263               ;
;  SCI_SCLK        ; 37.022 ; 0.199 ; N/A      ; N/A     ; 40.778              ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  SCI_SCLK        ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; 2.008 ; 2.262 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; 1.634 ; 1.919 ; Rise       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCI_RXR_N ; SCI_SCLK   ; -0.806 ; -1.244 ; Rise       ; SCI_SCLK        ;
; SCI_TXD   ; SCI_SCLK   ; -0.653 ; -0.929 ; Rise       ; SCI_SCLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START_LED ; CLOCK_50   ; 7.905 ; 7.694 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 8.452 ; 8.727 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 8.254 ; 8.469 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; START_LED ; CLOCK_50   ; 3.564 ; 3.606 ; Rise       ; CLOCK_50        ;
; SCI_RXD   ; SCI_SCLK   ; 4.516 ; 4.453 ; Fall       ; SCI_SCLK        ;
; SCI_TXR_N ; SCI_SCLK   ; 4.392 ; 4.377 ; Fall       ; SCI_SCLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; START_LED     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCI_RXD       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCI_TXR_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; CLOCK_50      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_SCLK      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_RXR_N     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_TXD       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; START_LED     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SCI_RXD       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SCI_TXR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; START_LED     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SCI_RXD       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SCI_TXR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; START_LED     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SCI_RXD       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SCI_TXR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+------------+----------+------------+------------+------------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+------------+----------+------------+------------+------------+----------+
; CLOCK_50   ; CLOCK_50 ; 16570      ; 0          ; 0          ; 0        ;
; SCI_SCLK   ; CLOCK_50 ; false path ; false path ; 0          ; 0        ;
; CLOCK_50   ; SCI_SCLK ; false path ; 0          ; false path ; 0        ;
; SCI_SCLK   ; SCI_SCLK ; 149        ; 0          ; 130        ; 184      ;
+------------+----------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+------------+----------+------------+------------+------------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+------------+----------+------------+------------+------------+----------+
; CLOCK_50   ; CLOCK_50 ; 16570      ; 0          ; 0          ; 0        ;
; SCI_SCLK   ; CLOCK_50 ; false path ; false path ; 0          ; 0        ;
; CLOCK_50   ; SCI_SCLK ; false path ; 0          ; false path ; 0        ;
; SCI_SCLK   ; SCI_SCLK ; 149        ; 0          ; 130        ; 184      ;
+------------+----------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Recovery Transfers                                                    ;
+------------+----------+------------+----------+------------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+----------+------------+----------+------------+----------+
; CLOCK_50   ; CLOCK_50 ; 174        ; 0        ; 0          ; 0        ;
; CLOCK_50   ; SCI_SCLK ; false path ; 0        ; false path ; 0        ;
+------------+----------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Removal Transfers                                                     ;
+------------+----------+------------+----------+------------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+----------+------------+----------+------------+----------+
; CLOCK_50   ; CLOCK_50 ; 174        ; 0        ; 0          ; 0        ;
; CLOCK_50   ; SCI_SCLK ; false path ; 0        ; false path ; 0        ;
+------------+----------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Nov 07 10:25:02 2013
Info: Command: quartus_sta sample_ledslider_top -c sample_ledslider_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_l5n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a* 
Info (332104): Reading SDC File: 'pwm_control_core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'peridot_top.sdc'
Warning (332174): Ignored filter at peridot_top.sdc(16): *|altpll_component|auto_generated|* could not be matched with a clock
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.270               0.000 CLOCK_50 
    Info (332119):    37.022               0.000 SCI_SCLK 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLOCK_50 
    Info (332119):     0.485               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 15.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.589               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 3.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.702               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.742               0.000 CLOCK_50 
    Info (332119):    41.337               0.000 SCI_SCLK 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.898 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 8.820
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.820               0.000 CLOCK_50 
    Info (332119):    37.052               0.000 SCI_SCLK 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 CLOCK_50 
    Info (332119):     0.430               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 15.885
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.885               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 3.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.322               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.754
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.754               0.000 CLOCK_50 
    Info (332119):    41.159               0.000 SCI_SCLK 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.273 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 14.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.904               0.000 CLOCK_50 
    Info (332119):    40.367               0.000 SCI_SCLK 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.199               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 17.955
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.955               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.666               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.263               0.000 CLOCK_50 
    Info (332119):    40.778               0.000 SCI_SCLK 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.349 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 535 megabytes
    Info: Processing ended: Thu Nov 07 10:25:05 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


