# Hi, Iâ€™m Ajith ðŸ‘‹

ðŸŽ¯ **VLSI Verification Engineer | SystemVerilog | UVM | SOC | FPGA Enthusiast**

I am highly interested in the **Verification domain of VLSI**, with hands-on experience in building **SystemVerilog and UVM-based verification environments**. I enjoy working on **protocol-based verification**, **memory subsystems**, and exploring **SoC and FPGA-level design and verification workflows**.

---

## ðŸ”§ Technical Skills
- **Verification:** SystemVerilog, UVM, Constrained Random Verification, Scoreboards, Assertions  
- **Protocols:** APB (hands-on) 
- **Design Concepts:** RTL fundamentals, FSMs, FIFOs, RAMs  
- **SoC & FPGA:** Block-level verification, interface-driven testing, simulation & debugging  
- **Tools:** Synopsys VCS, EDA Playground, EPWave, Git, Linux

---

## ðŸ“Œ Featured Projects

### ðŸ”¹ UVM APB RAM Verification
- Built complete UVM testbench (agent, driver, monitor, scoreboard, env, test)
- Implemented multiple sequences: write, read, write-read, bulk operations, reset & error cases
- Verified protocol compliance, address range, data integrity, and PSLVERR behavior  
ðŸ“‚ Repo: `uvm-apb-ram-verification`

### ðŸ”¹ SystemVerilog FIFO Verification
- Verified FIFO basic functionality and boundary conditions
- Tested overflow, underflow, full/empty flag behavior
- Ensured correct FIFO ordering (first-in, first-out)  
ðŸ“‚ Repo: `sv-fifo-verification`

---

## ðŸ“œ Certifications
- **Udemy â€“ SystemVerilog Certification**
- **Udemy â€“ Verification Series: UVM Projects**

---

## ðŸš€ Interests
- SoC-level verification methodologies  
- FPGA-based design and verification
- Protocol verification (APB, AXI)

---

## ðŸ“« Connect with Me
- LinkedIn: *linked.com/in/ajith-jayan-9770bb216*
- Email: *ajithjayanmi@gmail.com*

Always open to learning, collaboration, and verification challenges.
