# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do work2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/v_code_work/work2 {D:/v_code_work/work2/seg7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:01 on Mar 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/v_code_work/work2" D:/v_code_work/work2/seg7.v 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 16:30:01 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/v_code_work/work2 {D:/v_code_work/work2/CLK.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:01 on Mar 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/v_code_work/work2" D:/v_code_work/work2/CLK.v 
# -- Compiling module CLK
# 
# Top level modules:
# 	CLK
# End time: 16:30:01 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/v_code_work/work2 {D:/v_code_work/work2/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:01 on Mar 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/v_code_work/work2" D:/v_code_work/work2/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:30:01 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/v_code_work/work2 {D:/v_code_work/work2/butten.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:01 on Mar 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/v_code_work/work2" D:/v_code_work/work2/butten.v 
# -- Compiling module butten
# 
# Top level modules:
# 	butten
# End time: 16:30:01 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/v_code_work/work2 {D:/v_code_work/work2/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:01 on Mar 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/v_code_work/work2" D:/v_code_work/work2/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 16:30:01 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/v_code_work/work2 {D:/v_code_work/work2/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:01 on Mar 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/v_code_work/work2" D:/v_code_work/work2/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:30:01 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:30:01 on Mar 05,2019
# Loading work.testbench
# Loading work.top
# Loading work.main
# Loading work.seg7
# Loading work.butten
# Loading work.CLK
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/v_code_work/work2/testbench.v(54)
#    Time: 1900 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/v_code_work/work2/testbench.v line 54
add wave -position end  sim:/testbench/top/u4/ten
add wave -position end  sim:/testbench/top/u4/single
add wave -position end  sim:/testbench/top/u4/fsm
restart
run -continue
# ** Note: $finish    : D:/v_code_work/work2/testbench.v(54)
#    Time: 1900 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/v_code_work/work2/testbench.v line 54
# End time: 16:32:12 on Mar 05,2019, Elapsed time: 0:02:11
# Errors: 0, Warnings: 0
