// Seed: 816508146
module module_0 (
    output logic id_0,
    output id_1
);
  logic id_3;
  logic id_4;
  assign id_3 = id_4;
  logic id_5;
  assign id_4 = 1;
  reg id_6 = 0;
  generate
    reg id_7;
  endgenerate
  logic id_8;
  always @(negedge 1'b0 or 1) begin
    id_6 <= id_7;
  end
  logic id_9 = 1'b0;
  assign id_5 = 1;
  assign id_0 = 1;
endmodule
