verilog xil_defaultlib --include "../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl" \
"../../../bd/bd_dot/ip/bd_dot_axis_dot_0_0/sim/bd_dot_axis_dot_0_0.v" \
"../../../bd/bd_dot/sim/bd_dot.v" \

sv xil_defaultlib --include "../../../../project_x.srcs/sim_dot/bd/bd_dot/ipshared/8713/hdl" \
"../../../bd/bd_dot/ip/bd_dot_axi4stream_vip_0_0/sim/bd_dot_axi4stream_vip_0_0_pkg.sv" \
"../../../bd/bd_dot/ip/bd_dot_axi4stream_vip_0_0/sim/bd_dot_axi4stream_vip_0_0.sv" \
"../../../bd/bd_dot/ip/bd_dot_axi4stream_vip_1_0/sim/bd_dot_axi4stream_vip_1_0_pkg.sv" \
"../../../bd/bd_dot/ip/bd_dot_axi4stream_vip_1_0/sim/bd_dot_axi4stream_vip_1_0.sv" \

verilog xil_defaultlib "glbl.v"

nosort
