#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov  3 17:03:29 2023
# Process ID: 18484
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19032 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab6_timing\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.xpr
open_bd_design {D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M02_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M02_ARESETN]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int_v1_0:1.0 PWM_w_Int_v1_0_0
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI] [get_bd_intf_pins PWM_w_Int_v1_0_0/s00_axi]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins PWM_w_Int_v1_0_0/s00_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins PWM_w_Int_v1_0_0/s00_axi_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins PWM_w_Int_v1_0_0/LEDs]
endgroup
set_property name PWM [get_bd_ports LEDs_0]
set_property name PWMs [get_bd_ports PWM]
update_module_reference swerv_soc_syscon_wrapper_0_0
assign_bd_address [get_bd_addr_segs {PWM_w_Int_v1_0_0/s00_axi/reg0 }]
set_property offset 0x80140000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_PWM_w_Int_v1_0_0_reg0}]
add_files -scan_for_includes {D:/_Code/verilog/ptc/ptc/ptc_top.v D:/_Code/verilog/ptc/ptc/ptc_defines.v D:/_Code/verilog/ptc/ptc/ptc_wrapper.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference ptc_wrapper ptc_wrapper_0
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_cyc_o] [get_bd_pins ptc_wrapper_0/wb_cyc_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_stb_o] [get_bd_pins ptc_wrapper_0/wb_stb_i]
set_property location {3 1056 530} [get_bd_cells ptc_wrapper_0]
set_property location {3 1050 518} [get_bd_cells ptc_wrapper_0]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_we_o] [get_bd_pins ptc_wrapper_0/wb_we_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_dat_o] [get_bd_pins ptc_wrapper_0/wb_dat_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_adr_o] [get_bd_pins ptc_wrapper_0/wb_adr_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_sel_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_sel_o]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_dat_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_dat_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_ack_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_ack_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_err_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_err_i]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins ptc_wrapper_0/wb_clk_i]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins ptc_wrapper_0/wb_rst_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_inta_o] [get_bd_pins syscon_wrapper_0/ptc_irq]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {7.5 3250 385} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {8}] [get_bd_cells xlconcat_0]
set_property location {8 3267 428} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins syscon_wrapper_0/o_sw_irq3] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins syscon_wrapper_0/o_sw_irq4] [get_bd_pins xlconcat_0/In3]
delete_bd_objs [get_bd_nets extintsrc_req_0_1] [get_bd_ports extintsrc_req_0]
connect_bd_net [get_bd_pins swerv_wrapper_verilog_0/extintsrc_req] [get_bd_pins xlconcat_0/dout]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run swerv_soc_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
